   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "acim_freq_ctrl.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_GetPriorityGrouping:
  25              	.LFB103:
  26              	 .file 1 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include/core_cm4.h"
   1:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.3
   5:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * @date     09. August 2017
   6:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  25:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  31:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  34:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  36:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  40:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  44:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  47:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  50:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  54:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  55:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  63:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  
  65:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  71:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  73:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
  76:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
  88:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
 216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
 248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 716:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 721:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 726:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 730:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 734:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 737:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 740:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 743:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 746:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 748:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 749:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 756:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 761:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 767:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 771:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 774:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 777:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 780:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 784:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 788:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 792:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 795:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 798:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 800:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 801:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 808:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 813:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 826:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 830:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 833:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 846:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 847:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 850:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 851:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 855:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 861:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 864:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 867:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 870:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 873:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 876:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 879:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 883:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 887:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 891:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 895:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 898:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 901:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 903:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 904:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 905:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 906:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
 909:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 910:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 911:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
 912:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
 914:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 915:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 916:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 928:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 932:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 936:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 940:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 941:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 942:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 945:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 948:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 951:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 954:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 957:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 960:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 963:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 966:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 969:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 972:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 975:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 978:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 981:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 984:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 987:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 990:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 993:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
 996:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1000:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1004:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1008:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1012:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1016:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1020:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1024:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1027:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1030:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1033:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1036:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1039:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1042:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1045:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1048:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1050:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1051:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1052:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1053:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1056:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1057:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1058:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1059:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1061:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1062:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1063:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1066:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1068:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1070:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1074:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1078:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1082:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1085:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1088:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1089:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1093:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1097:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
1527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
1535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif
1570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** */
1589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   @{
1598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #else
1606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #else
1626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1663 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1664 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1665 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE103:
  62              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	__NVIC_EnableIRQ:
  68              	.LFB104:
1666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1675 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 FB71     	 strb r3,[r7,#7]
1676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  86              	 .loc 1 1676 0
  87 000a 97F90730 	 ldrsb r3,[r7,#7]
  88 000e 002B     	 cmp r3,#0
  89 0010 0BDB     	 blt .L5
1677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  90              	 .loc 1 1678 0
  91 0012 0849     	 ldr r1,.L7
  92 0014 97F90730 	 ldrsb r3,[r7,#7]
  93 0018 5B09     	 lsrs r3,r3,#5
  94 001a FA79     	 ldrb r2,[r7,#7]
  95 001c 02F01F02 	 and r2,r2,#31
  96 0020 0120     	 movs r0,#1
  97 0022 00FA02F2 	 lsl r2,r0,r2
  98 0026 41F82320 	 str r2,[r1,r3,lsl#2]
  99              	.L5:
1679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 100              	 .loc 1 1680 0
 101 002a 0C37     	 adds r7,r7,#12
 102              	.LCFI7:
 103              	 .cfi_def_cfa_offset 4
 104 002c BD46     	 mov sp,r7
 105              	.LCFI8:
 106              	 .cfi_def_cfa_register 13
 107              	 
 108 002e 5DF8047B 	 ldr r7,[sp],#4
 109              	.LCFI9:
 110              	 .cfi_restore 7
 111              	 .cfi_def_cfa_offset 0
 112 0032 7047     	 bx lr
 113              	.L8:
 114              	 .align 2
 115              	.L7:
 116 0034 00E100E0 	 .word -536813312
 117              	 .cfi_endproc
 118              	.LFE104:
 120              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 121              	 .align 2
 122              	 .thumb
 123              	 .thumb_func
 125              	__NVIC_SetPriority:
 126              	.LFB111:
1681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1713:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1714:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1715:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1716:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1717:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1718:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1719:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1720:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1721:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1722:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1723:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1724:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1725:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1726:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1727:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1728:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1729:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1730:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1731:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1732:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1734:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1736:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1737:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1738:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1739:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1740:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1741:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1742:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1743:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1744:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1745:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1746:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1747:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1748:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1749:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1750:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1751:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1752:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1753:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1754:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1755:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1756:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1757:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1758:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1759:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1760:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1761:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1762:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1763:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1764:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1765:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1766:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1767:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1768:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1769:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1770:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1771:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1772:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1773:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1774:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1775:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1776:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1777:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1778:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1779:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1780:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1781:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1782:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1783:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1785:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1787:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1788:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1789:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1790:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1791:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1792:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1793:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1794:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1795:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1796:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1797:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1798:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1799:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1800:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1801:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1802:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1803:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 127              	 .loc 1 1803 0
 128              	 .cfi_startproc
 129              	 
 130              	 
 131              	 
 132 0000 80B4     	 push {r7}
 133              	.LCFI10:
 134              	 .cfi_def_cfa_offset 4
 135              	 .cfi_offset 7,-4
 136 0002 83B0     	 sub sp,sp,#12
 137              	.LCFI11:
 138              	 .cfi_def_cfa_offset 16
 139 0004 00AF     	 add r7,sp,#0
 140              	.LCFI12:
 141              	 .cfi_def_cfa_register 7
 142 0006 0346     	 mov r3,r0
 143 0008 3960     	 str r1,[r7]
 144 000a FB71     	 strb r3,[r7,#7]
1804:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 145              	 .loc 1 1804 0
 146 000c 97F90730 	 ldrsb r3,[r7,#7]
 147 0010 002B     	 cmp r3,#0
 148 0012 0ADB     	 blt .L10
1805:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 149              	 .loc 1 1806 0
 150 0014 0D49     	 ldr r1,.L12
 151 0016 97F90730 	 ldrsb r3,[r7,#7]
 152 001a 3A68     	 ldr r2,[r7]
 153 001c D2B2     	 uxtb r2,r2
 154 001e 9200     	 lsls r2,r2,#2
 155 0020 D2B2     	 uxtb r2,r2
 156 0022 0B44     	 add r3,r3,r1
 157 0024 83F80023 	 strb r2,[r3,#768]
 158 0028 0AE0     	 b .L9
 159              	.L10:
1807:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1809:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1810:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 160              	 .loc 1 1810 0
 161 002a 0949     	 ldr r1,.L12+4
 162 002c FB79     	 ldrb r3,[r7,#7]
 163 002e 03F00F03 	 and r3,r3,#15
 164 0032 043B     	 subs r3,r3,#4
 165 0034 3A68     	 ldr r2,[r7]
 166 0036 D2B2     	 uxtb r2,r2
 167 0038 9200     	 lsls r2,r2,#2
 168 003a D2B2     	 uxtb r2,r2
 169 003c 0B44     	 add r3,r3,r1
 170 003e 1A76     	 strb r2,[r3,#24]
 171              	.L9:
1811:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1812:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 172              	 .loc 1 1812 0
 173 0040 0C37     	 adds r7,r7,#12
 174              	.LCFI13:
 175              	 .cfi_def_cfa_offset 4
 176 0042 BD46     	 mov sp,r7
 177              	.LCFI14:
 178              	 .cfi_def_cfa_register 13
 179              	 
 180 0044 5DF8047B 	 ldr r7,[sp],#4
 181              	.LCFI15:
 182              	 .cfi_restore 7
 183              	 .cfi_def_cfa_offset 0
 184 0048 7047     	 bx lr
 185              	.L13:
 186 004a 00BF     	 .align 2
 187              	.L12:
 188 004c 00E100E0 	 .word -536813312
 189 0050 00ED00E0 	 .word -536810240
 190              	 .cfi_endproc
 191              	.LFE111:
 193              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 194              	 .align 2
 195              	 .thumb
 196              	 .thumb_func
 198              	NVIC_EncodePriority:
 199              	.LFB113:
1813:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1814:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1815:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1816:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1817:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1818:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1819:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1820:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1821:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1822:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1823:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1824:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1825:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
1826:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1827:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1828:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1829:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1830:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1831:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   else
1832:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   {
1833:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1834:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   }
1835:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
1836:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1837:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1838:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** /**
1839:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1840:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1841:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1842:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1843:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1844:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1845:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1846:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1847:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1848:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****  */
1849:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1850:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** {
 200              	 .loc 1 1850 0
 201              	 .cfi_startproc
 202              	 
 203              	 
 204              	 
 205 0000 80B4     	 push {r7}
 206              	.LCFI16:
 207              	 .cfi_def_cfa_offset 4
 208              	 .cfi_offset 7,-4
 209 0002 89B0     	 sub sp,sp,#36
 210              	.LCFI17:
 211              	 .cfi_def_cfa_offset 40
 212 0004 00AF     	 add r7,sp,#0
 213              	.LCFI18:
 214              	 .cfi_def_cfa_register 7
 215 0006 F860     	 str r0,[r7,#12]
 216 0008 B960     	 str r1,[r7,#8]
 217 000a 7A60     	 str r2,[r7,#4]
1851:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 218              	 .loc 1 1851 0
 219 000c FB68     	 ldr r3,[r7,#12]
 220 000e 03F00703 	 and r3,r3,#7
 221 0012 FB61     	 str r3,[r7,#28]
1852:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1853:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1854:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1855:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 222              	 .loc 1 1855 0
 223 0014 FB69     	 ldr r3,[r7,#28]
 224 0016 C3F10703 	 rsb r3,r3,#7
 225 001a 062B     	 cmp r3,#6
 226 001c 28BF     	 it cs
 227 001e 0623     	 movcs r3,#6
 228 0020 BB61     	 str r3,[r7,#24]
1856:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 229              	 .loc 1 1856 0
 230 0022 FB69     	 ldr r3,[r7,#28]
 231 0024 0633     	 adds r3,r3,#6
 232 0026 062B     	 cmp r3,#6
 233 0028 02D9     	 bls .L15
 234              	 .loc 1 1856 0 is_stmt 0 discriminator 1
 235 002a FB69     	 ldr r3,[r7,#28]
 236 002c 013B     	 subs r3,r3,#1
 237 002e 00E0     	 b .L16
 238              	.L15:
 239              	 .loc 1 1856 0 discriminator 2
 240 0030 0023     	 movs r3,#0
 241              	.L16:
 242              	 .loc 1 1856 0 discriminator 4
 243 0032 7B61     	 str r3,[r7,#20]
1857:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** 
1858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****   return (
1859:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 244              	 .loc 1 1859 0 is_stmt 1 discriminator 4
 245 0034 BB69     	 ldr r3,[r7,#24]
 246 0036 0122     	 movs r2,#1
 247 0038 02FA03F3 	 lsl r3,r2,r3
 248 003c 5A1E     	 subs r2,r3,#1
 249 003e BB68     	 ldr r3,[r7,#8]
 250 0040 1A40     	 ands r2,r2,r3
 251 0042 7B69     	 ldr r3,[r7,#20]
 252 0044 9A40     	 lsls r2,r2,r3
1860:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 253              	 .loc 1 1860 0 discriminator 4
 254 0046 7B69     	 ldr r3,[r7,#20]
 255 0048 0121     	 movs r1,#1
 256 004a 01FA03F3 	 lsl r3,r1,r3
 257 004e 591E     	 subs r1,r3,#1
 258 0050 7B68     	 ldr r3,[r7,#4]
 259 0052 0B40     	 ands r3,r3,r1
1858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 260              	 .loc 1 1858 0 discriminator 4
 261 0054 1343     	 orrs r3,r3,r2
1861:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h ****          );
1862:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Include\core_cm4.h **** }
 262              	 .loc 1 1862 0 discriminator 4
 263 0056 1846     	 mov r0,r3
 264 0058 2437     	 adds r7,r7,#36
 265              	.LCFI19:
 266              	 .cfi_def_cfa_offset 4
 267 005a BD46     	 mov sp,r7
 268              	.LCFI20:
 269              	 .cfi_def_cfa_register 13
 270              	 
 271 005c 5DF8047B 	 ldr r7,[sp],#4
 272              	.LCFI21:
 273              	 .cfi_restore 7
 274              	 .cfi_def_cfa_offset 0
 275 0060 7047     	 bx lr
 276              	 .cfi_endproc
 277              	.LFE113:
 279 0062 00BF     	 .section .text.XMC_CCU8_EnableShadowTransfer,"ax",%progbits
 280              	 .align 2
 281              	 .thumb
 282              	 .thumb_func
 284              	XMC_CCU8_EnableShadowTransfer:
 285              	.LFB172:
 286              	 .file 2 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc_ccu8.h"
   1:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
   2:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @file xmc_ccu8.h
   3:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @date 2017-09-15
   4:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
   5:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @cond
   6:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
   7:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
   9:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * All rights reserved.                        
  11:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                                             
  12:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * following conditions are met:   
  14:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                                                                              
  15:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * disclaimer.                        
  17:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
  18:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
  21:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * products derived from this software without specific prior written permission.                  
  23:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                                                                              
  24:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                                                                              
  32:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
  35:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  36:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Change History
  37:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * --------------
  38:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  39:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-02-20:
  40:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Initial <br>
  41:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Documentation updates <br>
  42:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  43:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-06-20:
  44:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  45:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Added XMC_CCU8_SLICE_LoadSelector() API, to select which compare register value has to be 
  46:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       during external load event.
  47:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  48:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-07-01:
  49:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - In XMC_CCU8_SLICE_CHECK_INTERRUPT macro, fixed the missing item for compare match down for
  50:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  51:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-07-24:
  52:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_ConfigureStatusBitOverrideEvent() is updated to support XMC14 device. <br>
  53:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  54:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-08-17:
  55:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_PRESCALER_t enum is added to set the prescaler divider. <br>
  56:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_t is added for all the devices except XMC45 devices, t
  57:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       shadow transfer has to happen. <br>
  58:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SOURCE_OUT0_t, XMC_CCU8_SOURCE_OUT1_t, XMC_CCU8_SOURCE_OUT2_t, XMC_CCU8_SOURCE_OU
  59:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       to maps one of the ST to OUT0, OUT1, OUT3, OUT4 signals.
  60:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - In XMC_CCU8_SLICE_COMPARE_CONFIG_t structure, selector_out0, selector_out1, selector_out2,
  61:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       added to support XMC14 devices.
  62:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_EnableShadowTransfer() API is made as inline, to improve the speed. <br>
  63:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_EnableCascadedShadowTransfer(), XMC_CCU8_SLICE_DisableCascadedShadowTransfe
  64:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       XMC_CCU8_SLICE_SetShadowTransferMode() API are supported for all the devices except XMC45.
  65:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  66:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-09-29:
  67:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - In XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_t, two more enum items are added to support exte
  68:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       settings.
  69:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  70:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2015-10-07:
  71:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_SetTimerCompareMatchChannel1(), XMC_CCU8_SLICE_SetTimerCompareMatchChannel2
  72:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       added to update the respective compare registers directly.
  73:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_GetEvent() is made as inline.
  74:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_MULTI_IRQ_ID_t is added to support the XMC_CCU8_SLICE_EnableMultipleEvents(
  75:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *       XMC_CCU8_SLICE_DisableMultipleEvents() APIs.
  76:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - DOC updates for the newly added APIs.
  77:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  78:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2016-03-09:
  79:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Optimization of write only registers
  80:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  81:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2016-05-20:
  82:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Added XMC_CCU8_SLICE_StopClearTimer()
  83:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Changed XMC_CCU8_SLICE_StopTimer() and XMC_CCU8_SLICE_ClearTimer() 
  84:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  85:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2017-04-27:
  86:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - XMC_CCU8_SLICE_SetPrescaler() changed div_val parameter to type XMC_CCU8_SLICE_PRESCALER_t
  87:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  88:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2017-09-15:
  89:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Fix XMC_CCU8_SLICE_SetShadowTransferMode()
  90:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *     - Added parity checking functionality
  91:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
  92:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @endcond
  93:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
  94:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
  95:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #ifndef XMC_CCU8_H
  96:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #define XMC_CCU8_H
  97:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
  98:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**************************************************************************************************
  99:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * HEADER FILES
 100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
 101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #include "xmc_common.h"
 102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU80)
 104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if UC_FAMILY == XMC1
 106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  #include "xmc1_ccu8_map.h"
 107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if UC_FAMILY == XMC4
 110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  #include "xmc4_ccu8_map.h"
 111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @addtogroup XMClib XMC Peripheral Library
 115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @{
 116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @addtogroup CCU8
 120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @brief Capture Compare Unit 8 (CCU8) low level driver for XMC family of microcontrollers<br>
 122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The CCU8 peripheral functions play a major role in applications that need complex Pulse Width Mo
 124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * generation, with complementary high side and low side switches, multi phase control. These funct
 125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * with a very flexible and programmable signal conditioning scheme, make the CCU8 the must have pe
 126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * of the art motor control, multi phase and multi level power electronics systems.\n
 127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Each CCU8 module is comprised of four identical 16 bit Capture/Compare Timer slices, CC8y (where
 128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * timer slice can work in compare mode or in capture mode.
 129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * APIs provided in this file cover the following functional blocks of CCU8:
 131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -- Timer configuration, Capture configuration, Function/Event configuration, Interrupt configura
 132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par Note:
 133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 1. SLICE (APIs prefixed with e.g. XMC_CCU8_SLICE_)
 134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 2. Module (APIs are not having any prefix e.g. XMC_CCU8_)
 135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par Timer(Compare mode) configuration:
 137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This section of the LLD provides the configuration structure XMC_CCU8_SLICE_COMPARE_CONFIG_t, 
 138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_SLICE_DEAD_TIME_CONFIG_t and the initialization functions XMC_CCU8_SLICE_CompareInit(),
 139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It can be used to:
 141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Start and Stop the timer. (XMC_CCU8_SLICE_StartTimer(), XMC_CCU8_SLICE_StopTimer())
 142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Update the period, compare, Dither, Prescaler  and Passive values. (XMC_CCU8_SLICE_SetTimerPe
 143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    XMC_CCU8_SLICE_SetTimerCompareMatch(), XMC_CCU8_SLICE_SetPrescaler(), XMC_CCU8_SLICE_SetDithe
 144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    XMC_CCU8_SLICE_SetPassiveLevel())
 145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Configure the dead time.(XMC_CCU8_SLICE_SetDeadTimeValue(), XMC_CCU8_SLICE_SetDeadTimePrescal
 146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Enable the slices to support multichannel mode. (XMC_CCU8_SLICE_EnableMultiChannelMode())
 147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
 148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par Capture configuration:
 149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This section of the LLD provides the configuration structure XMC_CCU8_SLICE_CAPTURE_CONFIG_t and
 150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * function XMC_CCU8_SLICE_CaptureInit().
 151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It can be used to:
 153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Configure the capture functionality. (XMC_CCU8_SLICE_Capture0Config(), XMC_CCU8_SLICE_Capture
 154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Read the captured values along with the status, which indicate the value is latest or not.
 155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    (XMC_CCU8_SLICE_GetCaptureRegisterValue())
 156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
 157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par Function/Event configuration:
 158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This section of the LLD provides the configuration structure XMC_CCU8_SLICE_EVENT_CONFIG_t.
 159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
 160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It can be used to:
 161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Enable and Disable the events. (XMC_CCU8_SLICE_EnableEvent(), XMC_CCU8_SLICE_DisableEvent())
 162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Configure to start and stop the timer on external events.(XMC_CCU8_SLICE_StartConfig(), XMC_C
 163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Modulation, external load and Gating of the timer output.(XMC_CCU8_SLICE_ModulationConfig(), 
 164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    XMC_CCU8_SLICE_LoadConfig(), XMC_CCU8_SLICE_GateConfig())
 165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Control the count direction of the timer based on the external event. (XMC_CCU8_SLICE_Directi
 166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# Count the external events.(XMC_CCU8_SLICE_CountConfig())
 167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * -# External Trap. Which can be used as protective feature.(XMC_CCU8_SLICE_EnableTrap(), XMC_CCU8
 168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    XMC_CCU8_SLICE_TrapConfig())
 169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par Interrupt configuration:
 171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This section of the LLD provides the function to configure the interrupt node to each event (XMC
 172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
 173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @{
 174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**************************************************************************************************
 177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * MACROS
 178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
 179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #define XMC_CCU8_SLICE_CHECK_INTERRUPT(interrupt) \
 180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     ((interrupt == XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH)           || \
 181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_ONE_MATCH)              || \
 182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_1)  || \
 183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_1)|| \
 184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_2)  || \
 185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_2)|| \
 186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_EVENT0)                 || \
 187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_EVENT1)                 || \
 188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_EVENT2)                 || \
 189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (interrupt == XMC_CCU8_SLICE_IRQ_ID_TRAP))
 190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      
 191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /* Macro to check if the slice ptr passed is valid */
 192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #define XMC_CCU8_SLICE_CHECK_COMP_CHANNEL(cmp_channel) \
 193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     ((cmp_channel == XMC_CCU8_SLICE_COMPARE_CHANNEL_1) || \
 194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****      (cmp_channel == XMC_CCU8_SLICE_COMPARE_CHANNEL_2))
 195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**************************************************************************************************
 197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * ENUMS
 198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
 199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Typedef for CCU8 Global data structure
 202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef CCU8_GLOBAL_TypeDef XMC_CCU8_MODULE_t;
 204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Typedef for CCU8 Slice data structure
 207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef CCU8_CC8_TypeDef XMC_CCU8_SLICE_t;
 209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Return Value of an API
 212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_STATUS
 214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_STATUS_OK      = 0U, /**< API fulfils request */
 216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_STATUS_ERROR       , /**< API cannot fulfil request */
 217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_STATUS_RUNNING     , /**< The timer slice is currently running */
 218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_STATUS_IDLE          /**< The timer slice is currently idle */
 219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_STATUS_t;
 220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CCU8 module clock
 223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_CLOCK
 225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_CLOCK_SCU        = 0U, /**< Select the fCCU as the clock */
 227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_CLOCK_EXTERNAL_A     , /**< External clock-A */
 228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_CLOCK_EXTERNAL_B     , /**< External clock-B */
 229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_CLOCK_EXTERNAL_C       /**< External clock-C */
 230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_CLOCK_t;
 231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CCU8 set the shadow transfer type for multichannel mode
 234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER
 236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0       = (uint32_t)0x4000000, /**< Shadow transfe
 238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                      only for slice
 239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0  = (uint32_t)0x4000400, /**< Shadow transfe
 240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                      and hardware f
 241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1       = (uint32_t)0x8000000, /**< Shadow transfe
 242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                      only for slice
 243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1  = (uint32_t)0x8000800, /**< Shadow transfe
 244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                      and hardware f
 245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2       = (uint32_t)0x10000000, /**< Shadow transf
 246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                       only for slic
 247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2  = (uint32_t)0x10001000, /**< Shadow transf
 248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                       and hardware 
 249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3       = (uint32_t)0x20000000, /**< Shadow transf
 250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                       only for slic
 251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3  = (uint32_t)0x20002000  /**< Shadow transf
 252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                       and hardware 
 253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_MULTI_CHANNEL_SHADOW_TRANSFER_t;
 254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Operational modes of CCU8 slice
 257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_MODE
 259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODE_COMPARE  = 0U, /**< slice(CC8y) operates in Compare Mode */
 261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODE_CAPTURE        /**< slice(CC8y) operates in Capture Mode */
 262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_MODE_t;
 263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Slice Output selection
 266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_OUTPUT
 268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_OUTPUT_0  = 1U, /**< Slice Output-0 */
 270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_OUTPUT_1  = 2U, /**< Slice Output-1 */
 271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_OUTPUT_2  = 4U, /**< Slice Output-2 */
 272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_OUTPUT_3  = 8U  /**< Slice Output-3 */
 273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_OUTPUT_t;
 274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Timer counting modes for the slice
 277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_TIMER_COUNT_MODE
 279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_COUNT_MODE_EA  = 0U, /**< Edge Aligned Mode */
 281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_COUNT_MODE_CA        /**< Centre Aligned Mode */
 282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_TIMER_COUNT_MODE_t;
 283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Timer repetition mode for the slice
 286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_TIMER_REPEAT_MODE
 288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_REPEAT_MODE_REPEAT = 0U, /**< Repetitive mode: continuous mode of operation 
 290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_REPEAT_MODE_SINGLE       /**< Single shot mode: Once a Period match/One matc
 291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                      occurs timer goes to idle state */
 292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t;
 293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Timer counting direction for the CCU8 slice
 296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_TIMER_COUNT_DIR
 298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_COUNT_DIR_UP   = 0U, /**< Counting up */
 300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_COUNT_DIR_DOWN       /**< Counting down */
 301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_TIMER_COUNT_DIR_t;
 302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Capture mode register sets
 305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_CAP_REG_SET
 307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_CAP_REG_SET_LOW  = 0U, /**< Capture register-0, Capture register-1 used */
 309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_CAP_REG_SET_HIGH       /**< Capture register-0, Capture register-1 used */
 310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_CAP_REG_SET_t;
 311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Prescaler mode
 314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_PRESCALER_MODE
 316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_MODE_NORMAL = 0U, /**< Fixed division of module clock */
 318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_MODE_FLOAT        /**< Floating divider */
 319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_PRESCALER_MODE_t;
 320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Timer output passive level
 323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL
 325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_LOW  = 0U, /**< Passive level = Low */
 327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH       /**< Passive level = High */
 328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t;
 329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Compare Channel selection
 332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_COMPARE_CHANNEL
 334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_COMPARE_CHANNEL_1  = 0U, /**< Compare Channel-1 */
 336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_COMPARE_CHANNEL_2        /**< Compare Channel-2 */
 337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_COMPARE_CHANNEL_t;
 338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Timer clock Divider
 341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_PRESCALER
 343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_1  = 0U, /**< Slice Clock = fccu8 */
 345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_2      , /**< Slice Clock = fccu8/2 */
 346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_4      , /**< Slice Clock = fccu8/4 */
 347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_8      , /**< Slice Clock = fccu8/8 */
 348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_16     , /**< Slice Clock = fccu8/16 */
 349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_32     , /**< Slice Clock = fccu8/32 */
 350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_64     , /**< Slice Clock = fccu8/64 */
 351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_128    , /**< Slice Clock = fccu8/128 */
 352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_256    , /**< Slice Clock = fccu8/256 */
 353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_512    , /**< Slice Clock = fccu8/512 */
 354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_1024   , /**< Slice Clock = fccu8/1024 */
 355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_2048   , /**< Slice Clock = fccu8/2048 */
 356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_4096   , /**< Slice Clock = fccu8/4096 */
 357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_8192   , /**< Slice Clock = fccu8/8192 */
 358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_16384  , /**< Slice Clock = fccu8/16384 */
 359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_PRESCALER_32768    /**< Slice Clock = fccu8/32768 */
 360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_PRESCALER_t;
 361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Dead Time Generator Clock Divider
 364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_DTC_DIV
 366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_DTC_DIV_1  = 0U, /**< DTC clock = Slice Clock */
 368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_DTC_DIV_2      , /**< DTC clock = Slice Clock/2 */
 369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_DTC_DIV_4      , /**< DTC clock = Slice Clock/4 */
 370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_DTC_DIV_8        /**< DTC clock = Slice Clock/8 */
 371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_DTC_DIV_t;
 372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  The compare channel output which is routed to the slice output signal(STy).
 376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_STATUS
 378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_STATUS_CHANNEL_1        = 0U, /**< Channel-1 status connected to Slice Status */
 380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_STATUS_CHANNEL_2            , /**< Channel-2 status connected to Slice Status */
 381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_STATUS_CHANNEL_1_AND_2      , /**< \b Wired \b AND of Channel-1 and Channel-2 stat
 382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                     Slice status */
 383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if ((UC_SERIES == XMC13) || (UC_SERIES == XMC14)) || defined(DOXYGEN)
 384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_STATUS_CHANNEL_1_OR_2         /**< \b Wired \b OR of Channel-1 and Channel-2 statu
 385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                     status. @note Only available for XMC1300 and XM
 386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_STATUS_t;
 388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Compare channel for which modulation has to be applied
 391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_MODULATION_CHANNEL
 393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODULATION_CHANNEL_NONE  = 0U, /**< No modulation */
 395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODULATION_CHANNEL_1         , /**< Modulation for Compare Channel-1 */
 396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODULATION_CHANNEL_2         , /**< Modulation for Compare Channel-2 */
 397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODULATION_CHANNEL_1_AND_2     /**< Modulation for Compare Channel-1 and Compare C
 398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_MODULATION_CHANNEL_t;
 399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  External Function list
 402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_FUNCTION
 404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_START           = 0U, /**< Start function */
 406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_STOP                , /**< Stop function */
 407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_CAPTURE_EVENT0      , /**< Capture Event-0 function, CCycapt0 signal is u
 408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                      generation */
 409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_CAPTURE_EVENT1      , /**< Capture Event-1 function, CCycapt1 signal is u
 410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                      generation */
 411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_GATING              , /**< Gating function */
 412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_DIRECTION           , /**< Direction function */
 413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_LOAD                , /**< Load function */
 414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_COUNT               , /**< Counting function */
 415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_OVERRIDE            , /**< Override function */
 416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_MODULATION          , /**< Modulation function */
 417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_FUNCTION_TRAP                  /**< Trap function */
 418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_FUNCTION_t;
 419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  External Event list
 422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_EVENT
 424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_NONE  = 0U, /**< None */
 426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_0         , /**< Event-0 */
 427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_1         , /**< Event-1 */
 428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_2           /**< Event-2 */
 429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_EVENT_t;
 430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  External Event trigger criteria  - Edge sensitivity
 433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY
 435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_NONE          = 0U, /**< None */
 437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE       , /**< Rising Edge of the input signal ge
 438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                  event trigger */
 439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE      , /**< Falling Edge of the input signal g
 440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                  trigger */
 441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE           /**< Both Rising and Falling edges caus
 442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_t;
 443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  External Event trigger criteria  - Level sensitivity
 446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY
 448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH = 0U, /**< Level sensitive functions react to 
 450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW  = 1U, /**< Level sensitive functions react to 
 451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     /* Below enum items can be utilised specific to the functionality */
 452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW = 0U, /**< Timer counts up, during Low sta
 453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH = 1U /**< Timer counts up, during High st
 454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_t;
 455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Low pass filter Configuration. The External Event input should be stable for a selected number 
 458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_EVENT_FILTER
 460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_FILTER_DISABLED  = 0U, /**< No Low Pass Filtering is applied */
 462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_FILTER_3_CYCLES      , /**< Input should be stable for 3 clock cycles */
 463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_FILTER_5_CYCLES      , /**< Input should be stable for 5 clock cycles */
 464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_FILTER_7_CYCLES        /**< Input should be stable for 7 clock cycles */
 465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_EVENT_FILTER_t;
 466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  External Event Input list. This list depicts the possible input connections to the CCU8 slice.
 469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Interconnects are specific to each device.
 470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef uint8_t XMC_CCU8_SLICE_INPUT_t;
 472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Actions that can be performed upon detection of an external Timer STOP event
 476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_END_MODE
 478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_END_MODE_TIMER_STOP       = 0U, /**< Stops the timer, without clearing TIMER regis
 480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_END_MODE_TIMER_CLEAR          , /**< Without stopping timer, clears the TIMER regi
 481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_END_MODE_TIMER_STOP_CLEAR       /**< Stops the timer and clears the TIMER register
 482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_END_MODE_t;
 483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Actions that can be performed upon detection of an external Timer START event
 486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_START_MODE
 488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_START_MODE_TIMER_START       = 0U, /**< Start the timer from the current count of 
 490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_START_MODE_TIMER_START_CLEAR       /**< Clears the TIMER register and start the ti
 491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_START_MODE_t;
 492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Modulation of timer output signals
 495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_MODULATION_MODE
 497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODULATION_MODE_CLEAR_ST_OUT  = 0U, /**< Clear ST and OUT signals */
 499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MODULATION_MODE_CLEAR_OUT           /**< Clear only the OUT signal */
 500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_MODULATION_MODE_t;
 501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Trap exit mode
 504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_TRAP_EXIT_MODE
 506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TRAP_EXIT_MODE_AUTOMATIC = 0U, /**< Clear trap state as soon as the trap signal is
 508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TRAP_EXIT_MODE_SW              /**< Clear only when acknowledged by software */
 509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_TRAP_EXIT_MODE_t;
 510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Timer clear on capture
 513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_TIMER_CLEAR_MODE
 515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_CLEAR_MODE_NEVER    = 0U, /**< Never clear the timer on any capture event */
 517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_CLEAR_MODE_CAP_HIGH     , /**< Clear only when timer value has been captured
 518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_CLEAR_MODE_CAP_LOW      , /**< Clear only when timer value has been captured
 519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_TIMER_CLEAR_MODE_ALWAYS         /**< Always clear the timer upon detection of any 
 520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_TIMER_CLEAR_MODE_t;
 521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Multi Channel Shadow transfer request configuration options
 524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_MCMS_ACTION
 526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR          = 0U, /**< Transfer Compare and Period Shadow 
 528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                 the actual registers upon MCS xfer 
 529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP     = 1U, /**< Transfer Compare, Period and Presca
 530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                 register values to the actual regis
 531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                 request */
 532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT = 3U  /**< Transfer Compare, Period ,Prescaler
 533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                 Compare register values to the actu
 534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                 MCS xfer request */
 535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_MCMS_ACTION_t;
 536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Available Interrupt Event Ids
 539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_IRQ_ID
 541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_PERIOD_MATCH            = 0U , /**< Period match counting up */
 543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_ONE_MATCH               = 1U , /**< One match counting down */
 544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_1   = 2U , /**< Compare match counting up for channel 1
 545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_1 = 3U , /**< Compare match counting down for channel
 546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_UP_CH_2   = 4U , /**< Compare match counting up for channel 2
 547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_COMPARE_MATCH_DOWN_CH_2 = 5U , /**< Compare match counting down for channel
 548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_EVENT0                  = 8U , /**< Event-0 occurrence */
 549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_EVENT1                  = 9U , /**< Event-1 occurrence */
 550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_EVENT2                  = 10U, /**< Event-2 occurrence */
 551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_IRQ_ID_TRAP                    = 11U  /**< Trap occurrence */
 552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_IRQ_ID_t;
 553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Available Interrupt Event Ids, which is added to support multi event APIs
 556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_MULTI_IRQ_ID
 558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_PERIOD_MATCH            = 0x1U,   /**< Period match counting up */
 560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_ONE_MATCH               = 0x2U,   /**< One match counting down */
 561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP_CH_1   = 0x4U,   /**< Compare match counting up for 
 562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN_CH_1 = 0x8U,   /**< Compare match counting down fo
 563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP_CH_2   = 0x10U,  /**< Compare match counting up for 
 564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN_CH_2 = 0x20U,  /**< Compare match counting down fo
 565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT0                  = 0x100U, /**< Event-0 occurrence */
 566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT1                  = 0x200U, /**< Event-1 occurrence */
 567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MULTI_IRQ_ID_EVENT2                  = 0x400U, /**< Event-2 occurrence */
 568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_MULTI_IRQ_ID_t;
 569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Service Request Lines for CCU8. Event are mapped to these SR lines and these are used to generat
 572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_SR_ID
 574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SR_ID_0    = 0U, /**< Service Request Line-0 selected  */
 576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SR_ID_1        , /**< Service Request Line-1 selected  */
 577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SR_ID_2        , /**< Service Request Line-2 selected  */
 578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SR_ID_3          /**< Service Request Line-3 selected  */
 579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_SR_ID_t;
 580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Slice shadow transfer options.
 584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SHADOW_TRANSFER
 586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_SLICE_0            = CCU8_GCSS_S0SE_Msk,  /**< Transfer Period, Compare 
 588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           shadow register values to
 589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           SLICE-0 */
 590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_0     = CCU8_GCSS_S0DSE_Msk, /**< Transfer Dither compare s
 591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           to actual register for SL
 592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_0  = CCU8_GCSS_S0PSE_Msk, /**< Transfer Prescaler shadow
 593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           actual register for SLICE
 594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_SLICE_1            = CCU8_GCSS_S1SE_Msk,  /**< Transfer Period, Compare 
 595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           shadow register values to
 596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           SLICE-1 */
 597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_1     = CCU8_GCSS_S1DSE_Msk, /**< Transfer Dither compare s
 598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           to actual registers for S
 599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_1  = CCU8_GCSS_S1PSE_Msk, /**< Transfer Prescaler shadow
 600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           actual register for SLICE
 601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_SLICE_2            = CCU8_GCSS_S2SE_Msk,  /**< Transfer Period, Compare 
 602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           shadow register values to
 603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           SLICE-2 */
 604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_2     = CCU8_GCSS_S2DSE_Msk, /**< Transfer Dither compare s
 605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           to actual register for SL
 606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_2  = CCU8_GCSS_S2PSE_Msk, /**< Transfer Prescaler shadow
 607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           actual register for SLICE
 608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_SLICE_3            = CCU8_GCSS_S3SE_Msk,  /**< Transfer Period, Compare 
 609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           shadow register values to
 610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           SLICE-3 */
 611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_DITHER_SLICE_3     = CCU8_GCSS_S3DSE_Msk, /**< Transfer Dither compare s
 612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           to actual register for SL
 613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SHADOW_TRANSFER_PRESCALER_SLICE_3  = CCU8_GCSS_S3PSE_Msk  /**< Transfer Prescaler shadow
 614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                           actual register for SLICE
 615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SHADOW_TRANSFER_t;
 616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if (UC_SERIES != XMC45) || defined(DOXYGEN)
 618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Slice shadow transfer mode options.
 620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @note Not available for XMC4500 series
 621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE
 623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_IN_PERIOD_MATCH_AND_ONE_MATCH = 0U, /**< Shadow transfer is d
 625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                One match. */
 626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_PERIOD_MATCH = 1U,  /**< Shadow transfer is done only
 627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_ONLY_IN_ONE_MATCH = 2U  /**< Shadow transfer is done only in 
 628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_SHADOW_TRANSFER_MODE_t;
 629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU8V3) || defined(DOXYGEN) /* Defined for XMC1400 devices only */
 632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Output sources for OUTy0 signal
 634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @note Only available for XMC1400 series
 635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  typedef enum XMC_CCU8_SOURCE_OUT0
 637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT0_ST1      = (uint32_t)0x0, /**< CCU8yST1 signal path is connected the CCU8x.O
 639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT0_INV_ST1  = (uint32_t)0x1, /**< Inverted CCU8yST1 signal path is connected th
 640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT0_ST2      = (uint32_t)0x2, /**< CCU8yST2 signal path is connected the CCU8x.O
 641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT0_INV_ST2  = (uint32_t)0x3  /**< Inverted CCU8yST2 signal path is connected th
 642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SOURCE_OUT0_t;
 643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Output sources for OUTy1 signal
 646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  @note Only available for XMC1400 series
 647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  typedef enum XMC_CCU8_SOURCE_OUT1
 649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT1_ST1      = (uint32_t)0x1, /**< CCU8yST1 signal path is connected the CCU8x.O
 651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT1_INV_ST1  = (uint32_t)0x0, /**< Inverted CCU8yST1 signal path is connected th
 652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT1_ST2      = (uint32_t)0x3, /**< CCU8yST2 signal path is connected the CCU8x.O
 653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT1_INV_ST2  = (uint32_t)0x2  /**< Inverted CCU8yST2 signal path is connected th
 654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SOURCE_OUT1_t;
 655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Output sources for OUTy2 signal
 658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @note Only available for XMC1400 series
 659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  typedef enum XMC_CCU8_SOURCE_OUT2
 661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT2_ST2      = (uint32_t)0x0, /**< CCU8yST2 signal path is connected the CCU8x.O
 663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT2_INV_ST2  = (uint32_t)0x1, /**< Inverted CCU8yST2 signal path is connected th
 664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT2_ST1      = (uint32_t)0x2, /**< CCU8yST1 signal path is connected the CCU8x.O
 665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT2_INV_ST1  = (uint32_t)0x3  /**< Inverted CCU8yST1 signal path is connected th
 666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SOURCE_OUT2_t;
 667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Output sources for OUTy3 signal
 670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  @note Only available for XMC1400 series
 671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  typedef enum XMC_CCU8_SOURCE_OUT3
 673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT3_ST2      = (uint32_t)0x1, /**< CCU8yST2 signal path is connected the CCU8x.O
 675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT3_INV_ST2  = (uint32_t)0x0, /**< Inverted CCU8yST2 signal path is connected th
 676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT3_ST1      = (uint32_t)0x3, /**< CCU8yST1 signal path is connected the CCU8x.O
 677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SOURCE_OUT3_INV_ST1  = (uint32_t)0x2  /**< Inverted CCU8yST1 signal path is connected th
 678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SOURCE_OUT3_t;
 679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Output selector for CCU8x.OUT0-3
 684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if !defined(CCU8V3) /* Defined for all devices except XMC1400 */
 686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_OUT_PATH
 687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT0_ST1      = (uint32_t)0x20000, /**< CCU8yST1 signal path is connected the C
 689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT0_INV_ST1  = (uint32_t)0x20002, /**< Inverted CCU8yST1 signal path is connec
 690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT1_ST1      = (uint32_t)0x40000, /**< CCU8yST1 signal path is connected the C
 691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT1_INV_ST1  = (uint32_t)0x40004, /**< Inverted CCU8yST1 signal path is connec
 692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT2_ST2      = (uint32_t)0x80000, /**< CCU8yST2 signal path is connected the C
 693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT2_INV_ST2  = (uint32_t)0x80008, /**< Inverted CCU8yST2 signal path is connec
 694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT3_ST2      = (uint32_t)0x100000,/**< CCU8yST2 signal path is connected the C
 695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT3_INV_ST1  = (uint32_t)0x100010 /**< Inverted CCU8yST2 signal path is connec
 696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_OUT_PATH_t;
 697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #else
 698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_OUT_PATH
 699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT0_ST1      = (uint32_t)0x000C0, /**< CCU8yST1 signal path is connected the C
 701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT0_INV_ST1  = (uint32_t)0x000D0, /**< Inverted CCU8yST1 signal path is connec
 702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT0_ST2      = (uint32_t)0x000E0, /**< CCU8yST2 signal path is connected the C
 703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT0_INV_ST2  = (uint32_t)0x000F0, /**< Inverted CCU8yST2 signal path is connec
 704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT1_ST1      = (uint32_t)0x00D00, /**< CCU8yST1 signal path is connected the C
 705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT1_INV_ST1  = (uint32_t)0x00C00, /**< Inverted CCU8yST1 signal path is connec
 706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT1_ST2      = (uint32_t)0x00F00, /**< CCU8yST2 signal path is connected the C
 707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT1_INV_ST2  = (uint32_t)0x00E00, /**< Inverted CCU8yST2 signal path is connec
 708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT2_ST2      = (uint32_t)0x0C000, /**< CCU8yST2 signal path is connected the C
 709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT2_INV_ST2  = (uint32_t)0x0D000, /**< Inverted CCU8yST2 signal path is connec
 710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT2_ST1      = (uint32_t)0x0E000, /**< CCU8yST1 signal path is connected the C
 711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT2_INV_ST1  = (uint32_t)0x0F000, /**< Inverted CCU8yST1 signal path is connec
 712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT3_ST2      = (uint32_t)0xD0000, /**< CCU8yST2 signal path is connected the C
 713:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT3_INV_ST2  = (uint32_t)0xC0000, /**< Inverted CCU8yST2 signal path is connec
 714:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT3_ST1      = (uint32_t)0xF0000, /**< CCU8yST1 signal path is connected the C
 715:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_OUT_PATH_OUT3_INV_ST1  = (uint32_t)0xE0000  /**< Inverted CCU8yST1 signal path is connec
 716:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_OUT_PATH_t;
 717:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 718:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 719:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Immediate write into configuration register
 720:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  @note Only available for XMC1400 series
 721:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 722:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_WRITE_INTO
 723:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 724:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_WRITE_INTO_PERIOD_CONFIGURATION = CCU8_CC8_STC_IRPC_Msk,                  /**< Imm
 725:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Wri
 726:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Con
 727:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_WRITE_INTO_COMPARE1_CONFIGURATION = CCU8_CC8_STC_IRCC1_Msk,               /**< Imm
 728:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Wri
 729:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Con
 730:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_WRITE_INTO_COMPARE2_CONFIGURATION = CCU8_CC8_STC_IRCC2_Msk,               /**< Imm
 731:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Wri
 732:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Con
 733:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_WRITE_INTO_PASSIVE_LEVEL_CONFIGURATION = CCU8_CC8_STC_IRLC_Msk,           /**< Imm
 734:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Wri
 735:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                            Config
 736:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_WRITE_INTO_DITHER_VALUE_CONFIGURATION = CCU8_CC8_STC_IRDC_Msk,            /**< Imm
 737:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Wri
 738:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                            Config
 739:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_WRITE_INTO_FLOATING_PRESCALER_VALUE_CONFIGURATION = CCU8_CC8_STC_IRFC_Msk /**< Imm
 740:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Wri
 741:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                 Val
 742:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_WRITE_INTO_t;
 743:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 744:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 745:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 746:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Automatic Shadow Transfer request when writing into shadow register
 747:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  @note Only available for XMC1400 series
 748:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 749:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO
 750:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 751:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PERIOD_SHADOW = CCU8_CC8_STC_ASPC_Msk,        
 752:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 753:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 754:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 755:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE1_SHADOW = CCU8_CC8_STC_ASCC1_Msk,     
 756:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 757:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 758:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 759:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_COMPARE2_SHADOW = CCU8_CC8_STC_ASCC2_Msk,     
 760:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 761:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 762:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 763:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_PASSIVE_LEVEL = CCU8_CC8_STC_ASLC_Msk,        
 764:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 765:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 766:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_DITHER_SHADOW = CCU8_CC8_STC_ASDC_Msk,        
 767:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 768:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 769:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_FLOATING_PRESCALER_SHADOW = CCU8_CC8_STC_ASFC_
 770:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                                                                  
 771:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 772:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                                    
 773:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 774:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_AUTOMAIC_SHADOW_TRANSFER_WRITE_INTO_t;
 775:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 776:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 777:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 778:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  CCU8 slice mask which can be used for the APIs as input where multi slice support is available
 779:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 780:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_SLICE_MASK
 781:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 782:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MASK_SLICE_0  = 1U , /**< SLICE-0 */
 783:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MASK_SLICE_1  = 2U , /**< SLICE-1 */
 784:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MASK_SLICE_2  = 4U , /**< SLICE-2 */
 785:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_MASK_SLICE_3  = 8U   /**< SLICE-3 */
 786:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_MASK_t;
 787:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 788:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 789:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Selects which signal is controlling the delay between the change at the CCU8 outputs and effect
 790:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 791:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_PARITY_CHECKER_DELAY_INPUT
 792:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 793:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTA = 0 << CCU8_GPCHK_PCDS_Pos,
 794:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTB = 1 << CCU8_GPCHK_PCDS_Pos,
 795:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTC = 2 << CCU8_GPCHK_PCDS_Pos,
 796:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_IGBTD = 3 << CCU8_GPCHK_PCDS_Pos
 797:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_PARITY_CHECKER_DELAY_INPUT_t;
 798:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 799:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 800:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 801:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Selects which signal contains the driver parity information
 802:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 803:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT
 804:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 805:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_0 = 0 << CCU8_GPCHK_PISEL_Pos,
 806:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_1 = 1 << CCU8_GPCHK_PISEL_Pos,
 807:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_2 = 2 << CCU8_GPCHK_PISEL_Pos,
 808:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_SLICE_3 = 3 << CCU8_GPCHK_PISEL_Pos,
 809:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_PARITY_CHECKER_DRIVER_INPUT_t;
 810:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 811:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 812:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Selects if we have an odd or even parity
 813:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 814:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef enum XMC_CCU8_PARITY_CHECKER_TYPE
 815:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 816:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_TYPE_EVEN = 0 << CCU8_GPCHK_PCTS_Pos,
 817:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_PARITY_CHECKER_TYPE_ODD = 1 << CCU8_GPCHK_PCTS_Pos,
 818:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_PARITY_CHECKER_TYPE_t;
 819:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 820:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**************************************************************************************************
 821:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * DATA STRUCTURES
 822:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
 823:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 824:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 825:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Configuration data structure of an External Event(Event-0/1/2).
 826:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Needed to configure the various aspects of an External Event.
 827:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  This structure will not connect the external event with an external function.
 828:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 829:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef struct XMC_CCU8_SLICE_EVENT_CONFIG
 830:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 831:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_INPUT_t                   mapped_input; /**< Required input signal for the Event. 
 832:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_EDGE_SENSITIVITY_t  edge;         /**< Select the event edge of the input si
 833:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                               This is needed for an edge sensitive 
 834:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_LEVEL_SENSITIVITY_t level;        /**< Select the event level of the input s
 835:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                               This is needed for an level sensitive
 836:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_CCU8_SLICE_EVENT_FILTER_t            duration;     /**< Low Pass filter duration in terms of 
 837:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_EVENT_CONFIG_t;
 838:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 839:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /*Anonymous structure/union guard start*/
 840:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(__CC_ARM)
 841:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #pragma push
 842:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #pragma anon_unions
 843:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #elif defined(__TASKING__)
 844:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #pragma warning 586
 845:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
 846:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 847:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 848:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Dead Time configuration
 849:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 850:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef struct XMC_CCU8_SLICE_DEAD_TIME_CONFIG
 851:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 852:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 853:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 854:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 855:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
 856:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t enable_dead_time_channel1 : 1; /**< Enable dead time for Compare Channel-1 */
 857:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t enable_dead_time_channel2 : 1; /**< Enable dead time for Compare Channel-2 */
 858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel1_st_path : 1;          /**< Should dead time be applied to ST output of Comp
 859:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel1_inv_st_path : 1;      /**< Should dead time be applied to inverse ST output
 860:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                    Compare Channel-1? */
 861:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel2_st_path : 1;          /**< Should dead time be applied to ST output of Comp
 862:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel2_inv_st_path : 1;      /**< Should dead time be applied to inverse ST output
 863:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                    Compare Channel-2? */
 864:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t div : 2;                       /**< Dead time prescaler divider value.
 865:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                    Accepts enum ::XMC_CCU8_SLICE_DTC_DIV_t*/
 866:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 24;
 867:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
 868:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t dtc;
 869:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
 870:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 871:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 872:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 873:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
 874:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel1_st_rising_edge_counter : 8; /**< Contains the delay value that is applied t
 875:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                       for compare channel-1. Range: [0x0 to 0xFF]
 876:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel1_st_falling_edge_counter : 8; /**< Contains the delay value that is applied 
 877:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                        for compare channel-1. Range: [0x0 to 0xFF
 878:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 16;
 879:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
 880:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t dc1r;
 881:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
 882:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 883:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 884:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 885:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
 886:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel2_st_rising_edge_counter : 8; /**< Contains the delay value that is applied t
 887:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                     for compare channel-2. Range: [0x0 to 0xFF]*/
 888:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t channel2_st_falling_edge_counter : 8; /**< Contains the delay value that is applied 
 889:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                                     for compare channel-2. Range: [0x0 to 0xFF]*/
 890:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 16;
 891:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
 892:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t dc2r;
 893:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
 894:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_DEAD_TIME_CONFIG_t;
 895:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 896:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 897:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Configuration data structure for CCU8 slice. Specifically configures the CCU8 slice to compare 
 898:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  This excludes event and function configuration.
 899:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 900:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef struct XMC_CCU8_SLICE_COMPARE_CONFIG
 901:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 902:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 903:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 904:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 905:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
 906:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t timer_mode : 1;         /**< Edge aligned or Centre Aligned.
 907:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SLICE_TIMER_COUNT_MODE_t */
 908:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t monoshot : 1;           /**< Single shot or Continuous mode .
 909:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t */
 910:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t shadow_xfer_clear : 1; /**< Should PR and CR shadow xfer happen when timer is cleare
 911:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 10;
 912:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t dither_timer_period: 1; /**< Can the period of the timer dither? */
 913:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t dither_duty_cycle : 1;  /**< Can the compare match of the timer dither? */
 914:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 1;
 915:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t prescaler_mode: 1;      /**< Normal or floating prescaler mode.
 916:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SLICE_PRESCALER_MODE_t */
 917:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 8;
 918:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t mcm_ch1_enable : 1;     /**< Multi-Channel mode for compare channel 1 enable? */
 919:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t mcm_ch2_enable : 1;     /**< Multi-Channel mode for compare channel 2 enable? */
 920:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 2;
 921:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t slice_status : 2;       /**< Which of the two channels drives the slice status outpu
 922:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                          Accepts enum :: XMC_CCU8_SLICE_STATUS_t*/
 923:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 1;
 924:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
 925:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t tc;
 926:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
 927:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 928:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 929:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 930:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
 931:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t passive_level_out0 : 1; /**< ST and OUT passive levels Configuration for OUT0. 
 932:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                          Accepts enum :: XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t */
 933:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t passive_level_out1 : 1; /**< ST and OUT passive levels Configuration for OUT1. 
 934:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                          Accepts enum :: XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t */
 935:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t passive_level_out2 : 1; /**< ST and OUT passive levels Configuration for OUT2. 
 936:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                          Accepts enum :: XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t */
 937:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t passive_level_out3 : 1; /**< ST and OUT passive levels Configuration for OUT3. 
 938:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 	                                          Accepts enum :: XMC_CCU8_SLICE_OUTPUT_PASSIVE_LEVEL_t */
 939:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 28;
 940:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
 941:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t psl;
 942:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
 943:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 944:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 945:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 946:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
 947:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t asymmetric_pwm : 1;     /**< Should the PWM be a function of the 2 compare channels
 948:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             rather than period value? */
 949:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #if !defined(CCU8V3)    /* Defined for all devices except XMC1400 */                             
 950:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t invert_out0 : 1;        /**< Should inverted ST of Channel-1 be connected to OUT0? *
 951:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t invert_out1 : 1;        /**< Should inverted ST of Channel-1 be connected to OUT1? *
 952:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t invert_out2 : 1;        /**< Should inverted ST of Channel-2 be connected to OUT2? *
 953:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t invert_out3 : 1;        /**< Should inverted ST of Channel-2 be connected to OUT3? *
 954:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 27;
 955:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #else
 956:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 3;
 957:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t selector_out0 : 2;      /**< Connect ST or inverted ST of Channel-1 or Channel-2 be 
 958:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SOURCE_OUT0_t 
 959:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             refer OCS1 bit-field of CHC register. 
 960:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 											@note Only available for XMC1400 series */
 961:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 2;
 962:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t selector_out1 : 2;      /**< Connect ST or inverted ST of Channel-1 or Channel-2 be 
 963:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SOURCE_OUT1_t 
 964:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             refer OCS2 bit-field of CHC register. 
 965:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 											@note Only available for XMC1400 series */
 966:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 2;
 967:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t selector_out2 : 2;      /**< Connect ST or inverted ST of Channel-1 or Channel-2 be 
 968:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SOURCE_OUT2_t 
 969:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             refer OCS3 bit-field of CHC register.
 970:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 											@note Only available for XMC1400 series */
 971:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 2;
 972:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t selector_out3 : 2;      /**< Connect ST or inverted ST of Channel-1 or Channel-2 be 
 973:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SOURCE_OUT3_t 
 974:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             refer OCS4 bit-field of CHC register.
 975:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 											@note Only available for XMC1400 series */
 976:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 14;
 977:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #endif
 978:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
 979:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t chc;
 980:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
 981:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t prescaler_initval : 4;      /**< Initial prescaler divider value 
 982:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Accepts enum :: XMC_CCU8_SLICE_PRESCALER_t */
 983:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t float_limit : 4;            /**< The max value which the prescaler divider can increment
 984:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Range : [0 to 15] */
 985:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t dither_limit : 4;           /**< The value that determines the spreading of dithering 
 986:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                             Range : [0 to 15] */
 987:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t timer_concatenation : 1;    /**< Enables the concatenation of the timer if true*/
 988:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_COMPARE_CONFIG_t;
 989:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
 990:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
 991:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Configuration data structure for CCU8 slice. Specifically configures the CCU8 slice to capture 
 992:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  This excludes event and function configuration.
 993:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
 994:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** typedef struct XMC_CCU8_SLICE_CAPTURE_CONFIG
 995:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 996:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   union
 997:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   {
 998:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     struct
 999:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     {
1000:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 4;
1001:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t fifo_enable : 1;      /**< Should the capture registers be setup as a FIFO?(Extended
1002:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t timer_clear_mode : 2; /**< How should the timer register be cleared upon detection o
1003:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                           Accepts enum ::XMC_CCU8_SLICE_TIMER_CLEAR_MODE_t */
1004:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 4;
1005:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t same_event : 1;       /**< Should the capture event for C1V/C0V and C3V/C2V be same 
1006:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t ignore_full_flag : 1; /**< Should updates to capture registers follow full flag rule
1007:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 3;
1008:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t prescaler_mode: 1;    /**< Normal or floating prescaler Accepts enum :: XMC_CCU8_SLI
1009:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****       uint32_t : 15;
1010:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     };
1011:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****     uint32_t tc;
1012:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   };
1013:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t prescaler_initval : 4;    /**< Prescaler divider value */
1014:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t float_limit : 4;          /**< The max value which the prescaler divider can increment t
1015:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   uint32_t timer_concatenation : 1;    /**< Enables the concatenation of the timer */
1016:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } XMC_CCU8_SLICE_CAPTURE_CONFIG_t;
1017:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /*Anonymous structure/union guard end*/
1018:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(__CC_ARM)
1019:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #pragma pop
1020:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #elif defined(__TASKING__)
1021:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   #pragma warning restore
1022:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1023:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**************************************************************************************************
1024:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * API Prototypes
1025:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  **************************************************************************************************
1026:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #ifdef __cplusplus
1027:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** extern "C" {
1028:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1029:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1030:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_IsValidModule(const XMC_CCU8_MODULE_t *const module)
1031:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1032:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   bool tmp = false;
1033:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   
1034:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = (module == CCU80);
1035:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   
1036:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU81)
1037:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (module == CCU81);
1038:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1039:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   
1040:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return tmp;  
1041:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } 
1042:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1043:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_IsValidSlice(const XMC_CCU8_SLICE_t *const slice)
1044:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1045:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   bool tmp = false;
1046:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   
1047:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = (slice == CCU80_CC80);
1048:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU80_CC81)  
1049:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU80_CC81);
1050:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1051:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU80_CC82)  
1052:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU80_CC82);
1053:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1054:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU80_CC83)  
1055:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU80_CC83);
1056:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1057:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU81)  
1058:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU81_CC80);
1059:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU81_CC81)  
1060:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU81_CC81);
1061:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1062:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU81_CC82)  
1063:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU81_CC82);
1064:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1065:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU81_CC83)  
1066:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   tmp = tmp || (slice == CCU81_CC83);
1067:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1068:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif 
1069:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  
1070:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return tmp;  
1071:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** } 
1072:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1073:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1074:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1075:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param mcs_action multi-channel shadow transfer request configuration
1076:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1077:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1078:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1079:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1080:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Initialization of global register GCTRL.\n\n
1081:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  As part of module initialization, behaviour of the module upon detection
1082:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Multi-Channel Mode trigger is configured. Will also invoke the XMC_CCU8_EnableModule().
1083:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  The API call would bring up the required CCU8 module and also initialize the module for
1084:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  the required multi-channel shadow transfer.
1085:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1086:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1087:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_SLICE_CompareInit()<BR> XMC_CCU8_SLICE_CaptureInit().
1088:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1089:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_Init(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_SLICE_MCMS_ACTION_t mcs_action);
1090:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1091:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1092:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1093:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1094:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1095:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1096:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1097:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Enables the CCU8 module and brings it to active state.\n\n
1098:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Also disables the gating of the clock signal (if applicable depending on the device being select
1099:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Invoke this API before any operations are done on the CCU8 module. Invoked from  XMC_CCU8_Init()
1100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_SetModuleClock()<BR>  XMC_CCU8_DisableModule()<BR>  XMC_CCU8_StartPrescaler().
1103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_EnableModule(XMC_CCU8_MODULE_t *const module);
1105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Brings the CCU8 module to reset state and enables gating of the clock signal(if applicable depen
1113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * on the device being selected).\n\n
1114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Invoke this API when a CCU8 module needs to be disabled completely.
1115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Any operation on the CCU8 module will have no effect after this API is called.
1116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_EnableModule()<BR> XMC_CCU8_DisableModule().
1119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_DisableModule(XMC_CCU8_MODULE_t *const module);
1121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param clock Choice of input clock to the module
1125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Selects the Module Clock by configuring GCTRL.PCIS bits.\n\n
1130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  There are 3 potential clock sources. This API helps to select the required clock source.
1131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Call to this API is valid after the XMC_CCU8_Init().
1132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * None.<BR>
1135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SetModuleClock(XMC_CCU8_MODULE_t *const module, const XMC_CCU8_CLOCK_t clock);
1137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Starts the prescaler and restores clocks to the timer slices, by setting GIDLC.SPRB bit.<br>\n
1146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Once the input to the prescaler has been chosen and the prescaler divider of all slices program
1147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  the prescaler itself may be started. Invoke this  API after XMC_CCU8_Init()
1148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  (Mandatory to fully initialize the module).
1149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_Init()<BR>  XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock()<BR>  XMC_CCU8_StartPres
1152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_StopPrescaler().
1153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_StartPrescaler(XMC_CCU8_MODULE_t *const module)
1155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_StartPrescaler:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLC |= (uint32_t) CCU8_GIDLC_SPRB_Msk;
1158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Starts the parity function.<br>\n
1167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Invoke this  API after XMC_CCU8_Init()
1168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_Init()<BR>  XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock()<BR> XMC_CCU8_StopParity
1171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_StartParityChecker(XMC_CCU8_MODULE_t *const module)
1173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_StartParityChecker:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLC |= (uint32_t) CCU8_GIDLC_SPCH_Msk;
1176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Stops the prescaler and blocks clocks to the timer slices, by setting GIDLS.CPRB bit.\n\n
1185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Clears the run bit of the prescaler. Ensures that the module clock is not supplied to
1186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the slices of the module.
1187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock()<BR>  XMC_CCU8_StartPrescaler()<BR>  XMC_CCU8
1190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_StopPrescaler(XMC_CCU8_MODULE_t *const module)
1192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_StopPrescaler:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLS |= (uint32_t) CCU8_GIDLS_CPRB_Msk;
1195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Stops the parity function.<br>\n
1204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock()<BR>  XMC_CCU8_StartParityChecker()<BR>
1207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_StopParityChecker(XMC_CCU8_MODULE_t *const module)
1209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_StopParityChecker:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLS |= (uint32_t) CCU8_GIDLS_CPCH_Msk;
1212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns the state of the prescaler, by reading GSTAT.PRB bit.\n\n
1221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * If clock is being supplied to the slices of the  module then returns as true. 
1222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartPrescaler()<BR>  XMC_CCU8_StopPrescaler()<BR> XMC_CCU8_EnableClock()<BR>  XMC_CCU8
1225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_IsPrescalerRunning(XMC_CCU8_MODULE_t *const module)
1227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_IsPrescalerRunning:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((bool)((module->GSTAT & (uint32_t) CCU8_GSTAT_PRB_Msk) == CCU8_GSTAT_PRB_Msk));
1230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns the state of the parity checker.\n\n
1239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker()<BR>  XMC_CCU8_StopParityChecker()<BR> XMC_CCU8_EnableClock()<BR>  
1242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_IsParityCheckerRunning(XMC_CCU8_MODULE_t *const module)
1244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_IsPrescalerRunning:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((bool)((module->GSTAT & (uint32_t) CCU8_GSTAT_PCRB_Msk) == CCU8_GSTAT_PCRB_Msk));
1247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param clock_mask Slices whose clocks are to be enabled simultaneously.
1252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Bit location 0/1/2/3 represents slice-0/1/2/3 respectively. 
1253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x1 to 0xF]
1254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Enables clocks of multiple slices at a time, by configuring GIDLC.CS0I, GIDLC.CS1I, GIDLC.CS2I, 
1259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * GIDLC.CS3I bits.\n\n
1260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Takes an input clock_mask, which determines the slices that would receive the clock. Bring them 
1261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * of the idle state simultaneously.
1262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_EnableClock()<BR>  XMC_CCU8_DisableClock().
1265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_EnableMultipleClocks(XMC_CCU8_MODULE_t *const module, const uint8_t c
1267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_EnableMultipleClocks:Invalid Module Pointer", XMC_CCU8_IsValidModule(module)
1269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_EnableMultipleClocks:Invalid clock mask", (clock_mask < 16U));
1270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLC |= (uint32_t) clock_mask;
1272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param compare_init Pointer to slice configuration structure
1277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Initialization of a CC8 slice to compare mode, by configuring CC8yTC, CC8yCMC, CC8yPSC, CC8yDITH
1282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CC8yFPCS, CC8yCHC registers.\n\n
1283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CC8 slice is configured with Timer configurations in this routine. Timer is stopped before initi
1284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * by calling XMC_CCU8_SLICE_StopTimer(). After initialization user has to explicitly enable
1285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the shadow transfer for the required values by calling XMC_CCU8_EnableShadowTransfer() with appr
1286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * None.
1289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_CompareInit(XMC_CCU8_SLICE_t *const slice,
1291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                 const XMC_CCU8_SLICE_COMPARE_CONFIG_t *const compare_init);
1292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param capture_init Pointer to slice configuration structure
1296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1299:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1300:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Initialization of a CC8 slice to capture mode, by configuring CC8yTC, CC8yCMC, CC8yPSC,CC8yFPCS 
1301:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CC8 slice is configured with Capture configurations in  this routine. Timer is stopped before in
1302:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * by calling XMC_CCU8_SLICE_StopTimer(). After initialization user has to explicitly enable the sh
1303:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * for the required  values by calling XMC_CCU8_EnableShadowTransfer() with appropriate mask. 
1304:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1305:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1306:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_SLICE_Capture0Config()<BR>  XMC_CCU8_SLICE_Capture1Config().
1307:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1308:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_CaptureInit(XMC_CCU8_SLICE_t *const slice,
1309:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                 const XMC_CCU8_SLICE_CAPTURE_CONFIG_t *const capture_init);
1310:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1311:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1312:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1313:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice_number Slice for which the clock should be Enabled.
1314:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x0 to 0x3]
1315:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1316:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1317:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1318:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1319:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Enables the slice timer clock, by configuring GIDLC.CS0I, GIDLC.CS1I, GIDLC.CS2I, 
1320:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  GIDLC.CS3I bits according to the selected \a slice_number.\n\n
1321:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  It is possible to enable/disable clock at slice level. This uses the \b slice_number to indicat
1322:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  slice whose clock needs to be enabled. Directly accessed register is GIDLC.
1323:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1324:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1325:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_DisableClock()<BR>  XMC_CCU8_EnableMultipleClocks()<BR>  XMC_CCU8_StartPrescaler()<BR> 
1326:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1327:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_EnableClock(XMC_CCU8_MODULE_t *const module, const uint8_t slice_numb
1328:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1329:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_EnableClock:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1330:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_EnableClock:Invalid Slice Number", (slice_number < 4U));
1331:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1332:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLC |= ((uint32_t) 1 << slice_number);
1333:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1334:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1335:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1336:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1337:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice_number Slice for which the clock should be disabled.
1338:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x0 to 0x3]
1339:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1340:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1341:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1342:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1343:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Disables the slice timer clock, by configuring GIDLS.SS0I, GIDLS.SSS1I, GIDLS.SSS2I, 
1344:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * GIDLS.SSS3I bits according to the selected \a slice_number .\n\n
1345:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It is possible to disable clock at slice level using the module pointer.
1346:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \b slice_number is used to disable the clock to a given slice of the module.
1347:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1348:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1349:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_EnableClock()<BR>  XMC_CCU8_EnableMultipleClocks()<BR>  XMC_CCU8_StartPrescaler()<BR>  
1350:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1351:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_DisableClock(XMC_CCU8_MODULE_t *const module, const uint8_t slice_num
1352:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1353:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_DisableClock:Invalid Module Pointer", XMC_CCU8_IsValidModule(module));
1354:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_DisableClock:Invalid Slice Number", (slice_number < 4U));
1355:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1356:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GIDLS |= ((uint32_t) 1 << slice_number);
1357:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1358:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1359:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1360:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1361:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice_number Slice for which the clock should be disabled.
1362:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x0 to 0x3]
1363:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param output Slice output.
1364:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1365:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1366:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1367:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1368:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Enables slice outputs to be used to perform the parity check. 
1369:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1370:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1371:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker()<BR>  XMC_CCU8_SLICE_ParityCheckerDisableSliceOutput()<BR>
1372:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1373:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerEnableSliceOutput(XMC_CCU8_MODULE_t *const module,
1374:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1375:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerEnableSliceOutput:Invalid Module Pointer", XMC_CCU8_IsVal
1376:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerEnableSliceOutput:Invalid Slice Number", (slice_number < 
1377:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1378:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GPCHK |= (uint32_t)(((output & (1 << slice_number)) << CCU8_GPCHK_PCSEL0_Pos) |
1379:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                               ((output & (2 << slice_number)) << CCU8_GPCHK_PCSEL1_Pos) |
1380:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                               ((output & (4 << slice_number)) << CCU8_GPCHK_PCSEL2_Pos) |
1381:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                               ((output & (8 << slice_number)) << CCU8_GPCHK_PCSEL3_Pos));
1382:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1383:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1384:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1385:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1386:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice_number Slice for which the clock should be disabled.
1387:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x0 to 0x3]
1388:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param output Slice output ::XMC_CCU8_SLICE_OUTPUT_t.
1389:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1390:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1391:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1392:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1393:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Enables slice outputs to be used to perform the parity check. 
1394:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1395:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1396:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker()<BR>  XMC_CCU8_SLICE_ParityCheckerEnableSliceOutput()<BR>
1397:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1398:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerDisableSliceOutput(XMC_CCU8_MODULE_t *const module
1399:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1400:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerDisableSliceOutput:Invalid Slice Pointer", XMC_CCU8_IsVal
1401:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerDisableSliceOutput:Invalid Slice Number", (slice_number <
1402:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1403:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GPCHK &= (uint32_t)~(((output & (1 << slice_number)) << CCU8_GPCHK_PCSEL0_Pos) |
1404:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                ((output & (2 << slice_number)) << CCU8_GPCHK_PCSEL1_Pos) |
1405:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                ((output & (4 << slice_number)) << CCU8_GPCHK_PCSEL2_Pos) |
1406:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                ((output & (8 << slice_number)) << CCU8_GPCHK_PCSEL3_Pos));
1407:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1408:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1409:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1410:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1411:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param input signal controlling the delay between the change at the CCU8 outputs and effective c
1412:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1413:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1414:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1415:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1416:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Selects which signal is controlling the delay between the change at the CCU8 outputs and effecti
1417:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1418:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1419:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker()<BR>
1420:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1421:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerSetDelayInput(XMC_CCU8_MODULE_t *const module, con
1422:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1423:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerSetDelayInput:Invalid Module Pointer", XMC_CCU8_IsValidMo
1424:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GPCHK = (module->GPCHK & (uint32_t)~CCU8_GPCHK_PCDS_Msk) | input;
1425:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1426:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1427:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1428:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1429:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param input signal contains the driver parity information ::XMC_CCU8_PARITY_CHECKER_DRIVER_INPU
1430:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1431:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1432:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1433:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1434:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Selects which signal contains the driver parity information.
1435:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The signal must be selected throughout the input selector mux of each slice. The signal must be 
1436:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1437:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1438:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker(), XMC_CCU8_SLICE_SetInput()<BR>.
1439:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1440:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerSetDriverInput(XMC_CCU8_MODULE_t *const module, co
1441:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1442:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerSetDelayInput:Invalid Module Pointer", XMC_CCU8_IsValidMo
1443:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GPCHK = (module->GPCHK & (uint32_t)~CCU8_GPCHK_PISEL_Msk) | input;
1444:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1445:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1446:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1447:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1448:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param type odd or even parity ::XMC_CCU8_PARITY_CHECKER_TYPE_t.
1449:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1450:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1451:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1452:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1453:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Selects if we have an odd or even parity.
1454:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1455:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1456:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker()<BR>.
1457:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1458:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_ParityCheckerSetType(XMC_CCU8_MODULE_t *const module, const XMC
1459:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1460:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerSetDelayInput:Invalid Module Pointer", XMC_CCU8_IsValidMo
1461:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GPCHK = (module->GPCHK & (uint32_t)~CCU8_GPCHK_PCTS_Msk) | type;
1462:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1463:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1464:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1465:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1466:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1467:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return status of parity checker. If >0 then an error is dectected
1468:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1469:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1470:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns current value of the XOR chain.
1471:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1472:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1473:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_StartParityChecker()<BR>
1474:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1475:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE uint32_t XMC_CCU8_SLICE_ParityCheckerGetStatus(XMC_CCU8_MODULE_t *const module)
1476:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1477:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ParityCheckerSetDelayInput:Invalid Module Pointer", XMC_CCU8_IsValidMo
1478:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return (module->GPCHK & CCU8_GPCHK_PCST_Msk);
1479:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1480:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1481:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1482:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1483:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param out_path_msk configuration for output path selection.
1484:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *        combination of XMC_CCU8_OUT_PATH_t enum items can be used to create a mask.
1485:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
1486:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1487:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1488:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1489:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1490:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configure the out the path of the two compare channels with specified ST signal, by configuring 
1491:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  ^ CC8yCHC register.\n\n
1492:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * 
1493:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * For the two compare channels it is possible to select either direct ST signal or inverted ST sig
1494:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \b out_path_msk is used to set the required out put path.
1495:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1496:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1497:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * None
1498:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** */
1499:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_SetOutPath(XMC_CCU8_SLICE_t *const slice, const uint32_t out_path_msk);
1500:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1501:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1502:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1503:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the External Start Function
1504:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param start_mode Behaviour of slice when the start function is activated
1505:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1506:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1507:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1508:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1509:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Configures the Start Function of the slice, by configuring CC8yCMC.ENDS and CC8yTC.ENDM bits.\n
1510:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Start function is mapped with one of the 3 events. An external signal can control when a CC8 ti
1511:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Additionally, the behaviour of the slice upon activation of the start function is configured as
1512:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1513:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1514:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_SLICE_StopConfig()<BR>  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1515:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1516:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_StartConfig(XMC_CCU8_SLICE_t *const slice,
1517:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                 const XMC_CCU8_SLICE_EVENT_t event,
1518:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                 const XMC_CCU8_SLICE_START_MODE_t start_mode);
1519:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1520:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1521:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1522:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the External Stop Function
1523:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param end_mode Behaviour of slice when the stop function is activated
1524:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1525:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1526:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1527:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1528:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Stop function for the slice, by configuring CC8yCMC.STRTS and CC8yTC.STRM bits.\n
1529:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Stop function is mapped with one of the 3 events. An external signal can control when a CCU8 tim
1530:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Additionally, the behaviour of the slice upon activation of the stop function is configured as w
1531:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1532:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1533:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_SLICE_StartConfig()<BR>  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput()
1534:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1535:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_StopConfig(XMC_CCU8_SLICE_t *const slice,
1536:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                const XMC_CCU8_SLICE_EVENT_t event,
1537:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                const XMC_CCU8_SLICE_END_MODE_t end_mode);
1538:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1539:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1540:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1541:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the External load Function
1542:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1543:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1544:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1545:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1546:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Configures the Load Function for the slice, by configuring CC8yCMC.LDS bit.\n\n
1547:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Load function is mapped with one of the 3 events. Up on occurrence of the event,\n
1548:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  if CC8yTCST.CDIR set to 0,CC8yTIMER register is reloaded with the value from compare channel 1 
1549:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                            compare channel 2\n
1550:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  if CC8yTCST.CDIR set to 1,CC8yTIMER register is reloaded with the value from period register\n
1551:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  
1552:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1553:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1554:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1555:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1556:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_LoadConfig(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_EVENT_t event);
1557:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1558:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1559:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1560:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param ch_num Select which compare channel value has to be loaded to the Timer register during e
1561:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1562:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1563:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1564:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1565:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  Up on occurrence of the external load event, if CC8yTCST.CDIR set to 0, CC8yTIMER register can 
1566:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  with the value from compare channel 1 or compare channel 2\n
1567:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  If CC8yTC.TLS is 0, compare channel 1 value is loaded to the CC8yTIMER register\n
1568:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  If CC8yTC.TLS is 1, compare channel 2 value is loaded to the CC8yTIMER register\n
1569:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1570:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1571:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1572:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1573:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_LoadSelector(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_COMPARE_CHANNE
1574:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1575:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1576:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1577:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the External Modulation Function
1578:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param mod_mode Desired Modulation mode
1579:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param channel Specify the channel(s) on which the modulation should be applied.
1580:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param synch_with_pwm Option to synchronize modulation with PWM start
1581:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                       Pass \b true if the modulation needs to be synchronized with PWM signal.
1582:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1583:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1584:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1585:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1586:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Output Modulation Function of the slice, by configuring CC8yCMC.MOS, CC8yTC.EMT a
1587:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CC8yTC.EMS bits.\n\n
1588:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Modulation function is mapped with one of the 3 events. The output signal of the CCU can
1589:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * be modulated according to a external input.  Additionally, the behaviour of the slice upon activ
1590:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * of the modulation function is configured as well.
1591:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1592:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1593:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1594:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1595:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_ModulationConfig(XMC_CCU8_SLICE_t *const slice,
1596:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                      const XMC_CCU8_SLICE_EVENT_t event,
1597:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                      const XMC_CCU8_SLICE_MODULATION_MODE_t mod_mode,
1598:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                      const XMC_CCU8_SLICE_MODULATION_CHANNEL_t channel, 
1599:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                      const bool synch_with_pwm
1600:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                      );
1601:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1602:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1603:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1604:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the External Count Function
1605:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1606:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1607:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1608:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1609:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Count Function of the slice, by configuring CC8yCMC.CNTS bit.\n\n
1610:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Count function is mapped with one of the 3 events. CCU8 slice can take an external
1611:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * signal to act as the counting event. The CCU8 slice would count the
1612:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * edges present on the \b event selected. 
1613:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1614:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1615:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1616:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1617:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_CountConfig(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_EVENT_t event);
1618:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1619:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1620:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1621:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event  Map an External event to the External Gating Function
1622:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1623:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1624:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1625:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1626:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Gating Function of the slice, by configuring CC8yCMC.GATES bit.\n\n
1627:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Gating function is mapped with one of the 3 events.  A CCU8 slice can use an input signal that w
1628:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * operate as counter gating. If the configured Active level is detected the counter will gate all 
1629:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1630:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1631:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1632:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1633:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_GateConfig(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_EVENT_t event);
1634:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1635:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1636:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1637:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the Capture-0 Function
1638:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1639:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1640:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1641:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1642:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Capture-0 Function of the slice, by configuring CC8yCMC.CAP0S bit.\n\n
1643:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Capture function is mapped with one of the 3 events.  A CCU8 slice can be configured into captur
1644:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * with the selected \b event. In this mode the CCU8 will capture the timer value into CC8yC0V and 
1645:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1646:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1647:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1648:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1649:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_Capture0Config(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_EVENT_t even
1650:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1651:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1652:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1653:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the Capture-1 Function
1654:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1655:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1656:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1657:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1658:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Capture-1 Function of the slice, by configuring CC8yCMC.CAP1S bit.\n\n
1659:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Capture function is mapped with one of the 3 events. A CCU8 slice can be configured into capture
1660:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * mode with the selected \b event. In this mode the CCU8 will capture the timer value into CC8yC2V
1661:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1662:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1663:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1664:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1665:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_Capture1Config(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_EVENT_t even
1666:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1667:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1668:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1669:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1670:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    bool would return true if the extended capture read back mode is enabled<BR>
1671:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1672:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1673:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Checks if Extended capture mode read is enabled for particular slice or not, by reading CC8yTC.E
1674:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * In this mode the there is only one associated read address for all the capture registers.
1675:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Individual capture registers can still be accessed in this mode.
1676:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1677:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1678:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_GetCapturedValueFromFifo().
1679:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1680:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_SLICE_IsExtendedCapReadEnabled(const XMC_CCU8_SLICE_t *const slice)
1681:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1682:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_IsPrescalerRunning:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
1683:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((bool)((slice->TC & (uint32_t) CCU8_CC8_TC_ECM_Msk) == (uint32_t)CCU8_CC8_TC_ECM_Msk));
1684:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1685:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1686:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #if defined(CCU8V1) /* Defined for XMC4800, XMC4700, XMC4500, XMC4400, XMC4200, XMC4100 devices onl
1687:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1688:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
1689:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice_number to check whether read value belongs to required slice or not
1690:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1691:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *   int32_t   Returns -1 if the FIFO value being retrieved is not from the \b slice_number.
1692:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *             Returns the value captured in the \b slice_number, if captured value is from the cor
1693:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                     Range: [0x0 to 0xFFFF]
1694:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1695:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1696:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Read captured value from FIFO(ECRD register).\n\n
1697:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This is applicable only in the Capture mode of operation. The signal whose timing characteristic
1698:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * must be mapped to an event which in turn must be mapped to the capture function. Based on the ca
1699:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * instant timer values are captured into capture registers. Timing characteristics of the input si
1700:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * derived/inferred from the captured values.
1701:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1702:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1703:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_IsExtendedCapReadEnabled().
1704:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1705:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** int32_t XMC_CCU8_GetCapturedValueFromFifo(const XMC_CCU8_MODULE_t *const module, const uint8_t slic
1706:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #else
1707:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1708:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1709:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param set The capture register set from which the captured value is to be retrieved
1710:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1711:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    uint32_t Returns the value captured in the \b slice_number
1712:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *             Range: [0x0 to 0xFFFF]
1713:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1714:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1715:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Read captured value from FIFO(CC8yECRD0 and CC8yECRD1).\n\n
1716:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This is applicable only in the Capture mode of operation. The signal whose timing characteristic
1717:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * must be mapped to an event which in turn must be mapped to the capture function. Based on the ca
1718:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * instant timer values are captured into capture registers. Timing characteristics of the input si
1719:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * derived/inferred from the captured values.
1720:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1721:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1722:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_IsExtendedCapReadEnabled().
1723:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @note Defined for XMC4800, XMC4700, XMC4500, XMC4400, XMC4200, XMC4100 devices only. For other d
1724:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1725:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** uint32_t XMC_CCU8_SLICE_GetCapturedValueFromFifo(const XMC_CCU8_SLICE_t *const slice,
1726:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 		                                             const XMC_CCU8_SLICE_CAP_REG_SET_t set);
1727:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** #endif
1728:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1729:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1730:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1731:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event Map an External event to the External Count Direction Function
1732:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1733:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1734:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1735:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1736:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Count Direction of the slice, by configuring CC8yCMC.UDS bit.\n\n
1737:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Count direction function is mapped with one of the 3 events. A slice can be configured to change
1738:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CC8yTIMER count direction depending on an external signal.
1739:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1740:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1741:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1742:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1743:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_DirectionConfig(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_EVENT_t eve
1744:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1745:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1746:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1747:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1748:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1749:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1750:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1751:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the status bit override Function of the slice, by configuring CC8yCMC.OFS bit.\n\n
1752:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Status bit override function is mapped with one of the 3 events. A slice can be configured to ch
1753:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * output of the timer's CC8yST1 signal depending on an external signal.
1754:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1755:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1756:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureStatusBitOverrideEvent().
1757:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1758:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_StatusBitOverrideConfig(XMC_CCU8_SLICE_t *const slice);
1759:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1760:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1761:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1762:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param exit_mode How should a previously logged trap state be exited?
1763:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param synch_with_pwm Should exit of trap state be synchronized with PWM cycle start?
1764:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1765:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1766:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1767:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1768:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1769:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Trap Function of the slice, by configuring CC8yCMC.TS, CC8yTC.TRPSE, and CC8yTC.T
1770:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Trap function is mapped with Event-2. Criteria for exiting the trap state is configured.
1771:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This trap function allows PWM outputs to react on the state of an input pin.
1772:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Thus PWM output can be forced to inactive state upon detection of a trap.
1773:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It is also possible to synchronize the trap function with the PWM signal using the \b synch_with
1774:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1775:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1776:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ConfigureEvent()<BR>  XMC_CCU8_SLICE_SetInput().
1777:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1778:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_TrapConfig(XMC_CCU8_SLICE_t *const slice,
1779:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                const XMC_CCU8_SLICE_TRAP_EXIT_MODE_t exit_mode,
1780:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                bool synch_with_pwm);
1781:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1782:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1783:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1784:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param ev1_config Pointer to event 1 configuration data
1785:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param ev2_config Pointer to event 2 configuration data
1786:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1787:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1788:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1789:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1790:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1791:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Map Status bit override function with an Event1 & Event 2 of the slice and configure CC8yINS reg
1792:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Details such as the input mapped to the event, event detection criteria and Low Pass filter opti
1793:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * by this routine for the events 1 & 2.  Event-1 input would be the trigger to override the value.
1794:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Event-2 input would be the override value.
1795:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1796:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1797:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StatusBitOverrideConfig().
1798:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1799:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU8_SLICE_t *const slice,
1800:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                     const XMC_CCU8_SLICE_EVENT_CONFIG_t *const ev1_
1801:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                     const XMC_CCU8_SLICE_EVENT_CONFIG_t *const ev2_
1802:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1803:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1804:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1805:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event The External Event which needs to be configured.
1806:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param config Pointer to event configuration data.
1807:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1808:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1809:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1810:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1811:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures an External Event of the slice, by updating CC8yINS register .\n\n
1812:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Details such as the input mapped to the event, event detection criteria and low pass filter
1813:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * options are programmed by this routine. The Event \b config  will configure the input selection,
1814:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the edge selection, the level selection and the Low pass filter for the  event.
1815:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1816:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1817:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StartConfig()<BR>  XMC_CCU8_SLICE_StopConfig()<BR>  XMC_CCU8_SLICE_LoadConfig()<
1818:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ModulationConfig()<BR>  XMC_CCU8_SLICE_CountConfig()<BR>  XMC_CCU8_SLICE_GateCon
1819:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_Capture0Config()<BR> XMC_CCU8_SLICE_Capture1Config()<BR>  XMC_CCU8_SLICE_Directi
1820:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StatusBitOverrideConfig()<BR>  XMC_CCU8_SLICE_TrapConfig().
1821:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1822:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_ConfigureEvent(XMC_CCU8_SLICE_t *const slice,
1823:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                    const XMC_CCU8_SLICE_EVENT_t event,
1824:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                    const XMC_CCU8_SLICE_EVENT_CONFIG_t *config);
1825:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1826:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1827:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1828:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param event The External Event which needs to be configured.
1829:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param input One of the 16 inputs meant to be mapped to the desired event
1830:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1831:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1832:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1833:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1834:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1835:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Selects an input for an external event, by configuring CC8yINS register.\n\n
1836:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It is possible to select one of the possible 16 input signals for a given Event.
1837:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This configures the CC8yINS.EVxIS for the selected event.
1838:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1839:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1840:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StartConfig()<BR>  XMC_CCU8_SLICE_StopConfig()<BR>  XMC_CCU8_SLICE_LoadConfig()<
1841:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_ModulationConfig()<BR> XMC_CCU8_SLICE_CountConfig()<BR>  XMC_CCU8_SLICE_GateConf
1842:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_Capture0Config()<BR>  XMC_CCU8_SLICE_Capture1Config()<BR> XMC_CCU8_SLICE_Directi
1843:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StatusBitOverrideConfig()<BR>  XMC_CCU8_SLICE_TrapConfig().
1844:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1845:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_SetInput(XMC_CCU8_SLICE_t *const slice,
1846:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                              const XMC_CCU8_SLICE_EVENT_t event,
1847:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                              const XMC_CCU8_SLICE_INPUT_t input);
1848:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1849:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1850:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1851:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param out_mask  Output signals for which the Trap function needs to be activated.
1852:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Use ::XMC_CCU8_SLICE_OUTPUT_t enum items to create a mask of choice,
1853:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   using a bit wise OR operation
1854:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x1 to 0xF]
1855:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1856:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1857:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1858:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1859:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Enables the trap feature, by setting CC8yTC.TRAPE0, CC8yTC.TRAPE1, CC8yTC.TRAPE2 and CC8yTC.TRAP
1860:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \a out_mask.\n\n
1861:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * A particularly useful feature where the PWM output can be forced inactive upon detection of a tr
1862:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * can be the output of a sensing element which has just detected an abnormal electrical condition.
1863:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1864:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1865:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_TrapConfig()<BR>  XMC_CCU8_SLICE_DisableTrap()<BR>  XMC_CCU8_SLICE_ConfigureEven
1866:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_SetInput().
1867:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1868:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_EnableTrap(XMC_CCU8_SLICE_t *const slice, const uint32_t out_ma
1869:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1870:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_EnableTrap:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
1871:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->TC |= (uint32_t)out_mask << CCU8_CC8_TC_TRAPE0_Pos;
1872:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1873:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1874:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1875:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1876:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param out_mask  Output signals for which the Trap function needs to be deactivated.
1877:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Use ::XMC_CCU8_SLICE_OUTPUT_t enum items to create a mask of choice,
1878:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   using a bit wise OR operation.
1879:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                   Range: [0x1 to 0xF]
1880:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1881:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1882:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1883:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1884:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Disables the trap feature, by clearing CC8yTC.TRAPE0, CC8yTC.TRAPE1, CC8yTC.TRAPE2 and CC8yTC.TR
1885:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \a out_mask.\n\n.\n\n
1886:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This API will revert the changes done by XMC_CCU8_SLICE_EnableTrap().
1887:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This Ensures that the TRAP function has no effect on the output of the CCU8 slice.
1888:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1889:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1890:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_EnableTrap().
1891:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1892:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_DisableTrap(XMC_CCU8_SLICE_t *const slice, const uint32_t out_m
1893:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1894:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_DisableTrap:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
1895:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   
1896:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->TC &= ~((uint32_t)out_mask << CCU8_CC8_TC_TRAPE0_Pos);
1897:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1898:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1899:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1900:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1901:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1902:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    bool returns \b true if the Timer is running else it returns \b false.
1903:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1904:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1905:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns the state of the timer (Either Running or stopped(idle)), by reading CC8yTCST.TRB bit.
1906:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1907:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1908:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StartTimer()<BR>  XMC_CCU8_SLICE_StopTimer().
1909:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1910:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_SLICE_IsTimerRunning(const XMC_CCU8_SLICE_t *const slice)
1911:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1912:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
1913:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return(bool)(((slice->TCST) & CCU8_CC8_TCST_TRB_Msk) == (uint32_t)CCU8_CC8_TCST_TRB_Msk);
1914:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1915:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1916:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1917:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Pointer to an instance of CC8 slice
1918:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1919:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    bool returns \b true if the dead time counter of Compare channel-1 is running else it returns
1920:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1921:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1922:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns the state of the  Dead time counter 1 (Either Running or stopped(idle)), by reading CC8y
1923:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This returns the state of the dead time counter which is linked to Compare channel-1.
1924:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1925:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1926:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_IsDeadTimeCntr2Running().
1927:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1928:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_SLICE_IsDeadTimeCntr1Running(const XMC_CCU8_SLICE_t *const slice)
1929:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1930:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_IsDeadTimeCntr1Running:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(s
1931:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return(bool)(((slice->TCST) & CCU8_CC8_TCST_DTR1_Msk) == (uint32_t)CCU8_CC8_TCST_DTR1_Msk);
1932:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1933:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1934:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1935:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Pointer to an instance of CC8 slice
1936:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1937:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    bool returns \b true if the dead time counter of Compare channel-2 is running else it returns
1938:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1939:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1940:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns the state of the  Dead time counter 2 (Either Running or stopped(idle)), by reading CC8y
1941:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This returns the state of the dead time counter which is linked to Compare channel-2.
1942:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1943:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1944:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_IsDeadTimeCntr1Running().
1945:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1946:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE bool XMC_CCU8_SLICE_IsDeadTimeCntr2Running(const XMC_CCU8_SLICE_t *const slice)
1947:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1948:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_IsDeadTimeCntr2Running:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(s
1949:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return(bool)(((slice->TCST) & CCU8_CC8_TCST_DTR2_Msk) == (uint32_t)CCU8_CC8_TCST_DTR2_Msk);
1950:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1951:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1952:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1953:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1954:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1955:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *   ::XMC_CCU8_SLICE_TIMER_COUNT_DIR_t returns the direction in which the timer is counting.
1956:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1957:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1958:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Returns the timer counting direction, by reading CC8yTCST.CDIR bit.\n\n
1959:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This API will return the direction in which the timer is currently
1960:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * incrementing(XMC_CCU8_SLICE_TIMER_COUNT_DIR_UP) or decrementing (XMC_CCU8_SLICE_TIMER_COUNT_DIR_
1961:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1962:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1963:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  None.
1964:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1965:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE XMC_CCU8_SLICE_TIMER_COUNT_DIR_t XMC_CCU8_SLICE_GetCountingDir(const XMC_CCU8_SLICE
1966:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1967:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_GetCountingDir:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
1968:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((XMC_CCU8_SLICE_TIMER_COUNT_DIR_t)(((slice->TCST) & CCU8_CC8_TCST_CDIR_Msk) >> CCU8_CC8_TC
1969:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1970:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1971:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1972:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1973:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1974:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1975:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1976:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Starts the timer counting operation, by setting CC8yTCSET.TRBS bit.\n\n
1977:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * It is necessary to have configured the CC8 slice before starting its timer.
1978:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Before the Timer is started ensure that the clock is provided to the slice.
1979:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1980:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1981:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StopTimer().
1982:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
1983:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_StartTimer(XMC_CCU8_SLICE_t *const slice)
1984:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
1985:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
1986:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->TCSET = CCU8_CC8_TCSET_TRBS_Msk;
1987:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
1988:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
1989:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
1990:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
1991:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
1992:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
1993:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1994:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
1995:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Stops the Timer.\n\n
1996:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Timer counting operation can be stopped by invoking this API, by setting CC8yTCCLR.TRBC bit.
1997:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
1998:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
1999:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StartTimer().
2000:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2001:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_StopTimer(XMC_CCU8_SLICE_t *const slice)
2002:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2003:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
2004:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TRBC_Msk;
2005:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2006:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2007:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2008:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2009:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2010:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2011:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2012:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2013:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Resets the timer count to zero, by setting CC8yTCCLR.TCC bit.\n\n
2014:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * A timer which has been stopped can still retain the last counted value.
2015:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * After invoking this API the timer value will be cleared.
2016:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2017:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2018:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StartTimer().
2019:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2020:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_ClearTimer(XMC_CCU8_SLICE_t *const slice)
2021:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2022:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
2023:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->TCCLR = (uint32_t) CCU8_CC8_TCCLR_TCC_Msk;
2024:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2025:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2026:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2027:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2028:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2029:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2030:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2031:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2032:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Stops and resets the timer count to zero, by setting CC8yTCCLR.TCC and CC8yTCCLR.TRBC bit.\n\n
2033:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2034:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2035:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_StartTimer().
2036:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2037:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_StopClearTimer(XMC_CCU8_SLICE_t *const slice)
2038:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2039:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_StopClearTimer:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
2040:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->TCCLR = CCU8_CC8_TCCLR_TRBC_Msk | CCU8_CC8_TCCLR_TCC_Msk;
2041:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2042:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2043:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2044:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2045:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2046:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    ::XMC_CCU8_SLICE_MODE_t returns XMC_CCU8_SLICE_MODE_COMPARE if the slice is operating in comp
2047:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                          returns XMC_CCU8_SLICE_MODE_CAPTURE if the slice is operating in captur
2048:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2049:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2050:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Retrieves the current mode of operation in the slice (either Capture mode or Compare mode), by r
2051:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * CC8yTC.CMOD bit.\n\n
2052:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Ensure that before invoking this API the CCU8 slice should be configured otherwise the output of
2053:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * invalid.
2054:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2055:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2056:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  None.
2057:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2058:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE XMC_CCU8_SLICE_MODE_t XMC_CCU8_SLICE_GetSliceMode(const XMC_CCU8_SLICE_t *const sli
2059:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2060:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_GetSliceMode:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice));
2061:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((XMC_CCU8_SLICE_MODE_t)(((slice->TC) & CCU8_CC8_TC_CMOD_Msk) >> CCU8_CC8_TC_CMOD_Pos));
2062:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2063:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2064:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2065:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2066:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param mode Desired repetition mode (Either single shot or Continuous)
2067:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2068:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2069:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2070:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2071:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the Timer to either Single shot mode or continuous mode, by configuring CC8yTC.TSSM b
2072:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The timer will count up to the terminal count as specified in the period register and stops imme
2073:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * mode has been set to single shot. In the continuous mode of operation, the timer starts counting
2074:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * reaching the terminal count.
2075:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2076:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2077:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_GetTimerRepeatMode().
2078:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2079:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_SetTimerRepeatMode(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_TIMER_RE
2080:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2081:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2082:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2083:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <br>
2084:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  ::XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t returns XMC_CCU8_SLICE_TIMER_REPEAT_MODE_REPEAT if continu
2085:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                                     returns XMC_CCU8_SLICE_TIMER_REPEAT_MODE_SINGLE if single sh
2086:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2087:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2088:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Retrieves the Timer repeat mode, either Single shot mode or continuous mode, by reading CC8yTC.T
2089:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The timer will count upto the terminal count as specified in the period register and stops immed
2090:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * mode has been set to single shot mode. In the continuous mode of operation, the timer starts cou
2091:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * all over again after reaching the terminal count.
2092:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2093:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2094:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_SetTimerRepeatMode().
2095:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2096:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t XMC_CCU8_SLICE_GetTimerRepeatMode(
2097:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                                                                     const XMC_CCU8_
2098:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2099:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_GetTimerRepeatMode:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slice
2100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((XMC_CCU8_SLICE_TIMER_REPEAT_MODE_t)(((slice->TC) & CCU8_CC8_TC_TSSM_Msk) >> CCU8_CC8_TC_T
2101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param mode Desired counting mode (Either Edge Aligned or Center Aligned)
2105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Configures the timer counting mode either Edge Aligned or Center Aligned, by configuring CC8yTC.
2110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * In the edge aligned mode, the timer counts from 0 to the terminal count. Once the timer count ha
2111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * compare value, the timer status output asserts itself. It will now deassert only after the timer
2112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * terminal count.\n In the center aligned mode, the timer first counts from 0 to the terminal coun
2113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * During this upward and downward counting, the timer status output stays asserted as long as the 
2114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * greater than the compare value.
2115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_GetTimerCountingMode().
2118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_SetTimerCountingMode(XMC_CCU8_SLICE_t *const slice, const XMC_CCU8_SLICE_TIMER_
2120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <br>
2124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  ::XMC_CCU8_SLICE_TIMER_COUNT_MODE_t returns XMC_CCU8_SLICE_TIMER_COUNT_MODE_EA if edge aligned 
2125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                                     returns XMC_CCU8_SLICE_TIMER_COUNT_MODE_CA if center aligned
2126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Retrieves timer counting mode either Edge aligned or Center Aligned, by reading CC8yTC.TCM bit.\
2129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_SetTimerCountingMode().
2132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE XMC_CCU8_SLICE_TIMER_COUNT_MODE_t XMC_CCU8_SLICE_GetTimerCountingMode(
2134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 		                                                                            const XMC_CCU8_SLICE_
2135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_GetTimerCountingMode:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(sli
2137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((XMC_CCU8_SLICE_TIMER_COUNT_MODE_t)(((slice->TC) & CCU8_CC8_TC_TCM_Msk) >> CCU8_CC8_TC_TCM
2138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param period_val Timer period value
2142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *        Range: [0x0 to 0xFFFF]
2143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Programs the timer period, by writing CC8yPRS register.\n\n
2148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The frequency of counting/ PWM frequency is determined by this value. The period value is writte
2149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * register. Explicitly enable the shadow transfer for the the period value by calling
2150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_CCU8_EnableShadowTransfer() with appropriate mask. If shadow transfer is enabled and the tim
2151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * a period match transfers the value from the shadow register to the actual period register.
2152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_GetTimerPeriodMatch().
2155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_SetTimerPeriodMatch(XMC_CCU8_SLICE_t *const slice, const uint16_t period_val);
2157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *   uint16_t returns the current timer period value
2162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *            Range: [0x0 to 0xFFFF]
2163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Retrieves the timer period value currently effective, by reading CC8yPR register.\n\n
2166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * If the timer is active then the value being returned is currently being used for the PWM period.
2167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Note:</b><br>
2169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The XMC_CCU8_SLICE_SetTimerPeriodMatch() would set the new period value to a shadow register.
2170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This would only transfer the new values into the actual period register if the shadow transfer r
2171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * is enabled and if a period match occurs. Hence a consecutive call to XMC_CCU8_SLICE_GetTimerPeri
2172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * would not reflect the new values until the shadow transfer completes.
2173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_SetTimerPeriodMatch().
2176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE uint16_t XMC_CCU8_SLICE_GetTimerPeriodMatch(const XMC_CCU8_SLICE_t *const slice)
2178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_GetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU8_IsValidSlice(slic
2180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   return((uint16_t) slice->PR);
2181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param channel Select the compare channel to which the \b compare_val has to programmed.
2185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param compare_val Timer compare value
2186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Programs the timer compare value, by writing CC8yCR1S and CC8yCR2S registers.\n\n
2191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  The PWM duty cycle is determined by this value.\n\n
2192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The compare value is written to a shadow register. Explicitly enable the shadow transfer for
2193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the the period/compare value by calling XMC_CCU8_EnableShadowTransfer() with
2194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * appropriate mask.If shadow transfer is enabled and the timer is running,
2195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * a period match transfers the value from the shadow register to the actual compare register.
2196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_EnableShadowTransfer().
2199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** void XMC_CCU8_SLICE_SetTimerCompareMatch(XMC_CCU8_SLICE_t *const slice,
2201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                          const XMC_CCU8_SLICE_COMPARE_CHANNEL_t channel,
2202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                          const uint16_t compare_val);
2203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param compare_val Timer compare value
2207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Programs the timer compare1 value, by writing CC8yCR1S register.\n\n
2212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The PWM duty cycle is determined by this value.\n\n
2213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The compare value is written to a shadow register. Explicitly enable the shadow transfer for
2214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the the period/compare value by calling XMC_CCU8_EnableShadowTransfer() with appropriate mask.
2215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * If shadow transfer is enabled and the timer is running, a period match transfers the value from
2216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the shadow register to the actual compare register.
2217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_EnableShadowTransfer().
2220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_SetTimerCompareMatchChannel1(XMC_CCU8_SLICE_t *const slice, con
2222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatchChannel1:Invalid Slice Pointer", XMC_CCU8_IsValidS
2224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->CR1S = (uint32_t) compare_val;
2225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param compare_val Timer compare value
2230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Programs the timer compare2 value, by writing CC8yCR2S register.\n\n
2235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The PWM duty cycle is determined by this value.\n\n
2236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The compare value is written to a shadow register. Explicitly enable the shadow transfer for
2237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the the period/compare value by calling XMC_CCU8_EnableShadowTransfer() with appropriate mask.
2238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * If shadow transfer is enabled and the timer is running, a period match transfers the value from
2239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the shadow register to the actual compare register.
2240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_EnableShadowTransfer().
2243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_SLICE_SetTimerCompareMatchChannel2(XMC_CCU8_SLICE_t *const slice, con
2245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
2246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_SLICE_SetTimerCompareMatchChannel2:Invalid Slice Pointer", XMC_CCU8_IsValidS
2247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   slice->CR2S = (uint32_t) compare_val;
2248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
2249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param slice Constant pointer to CC8 Slice
2252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param channel Select the compare channel to retrieve from.
2253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *   uint16_t returns the current timer compare value
2255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *            Range: [0x0 to 0xFFFF]
2256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Retrieves the timer compare value currently effective, by reading CC8yCR1S and CC8yCR2S register
2259:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * If the timer is active then the value being returned is currently being for the PWM duty cycle( 
2260:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2261:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Note:</b><br>
2262:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The XMC_CCU8_SLICE_SetTimerCompareMatch() would set the new compare value to a shadow register.
2263:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * This would only transfer the new values into the actual compare register if the shadow transfer 
2264:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * is enabled and if a period match occurs. Hence a consecutive call to XMC_CCU8_SLICE_GetTimerComp
2265:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * would not reflect the new values until the shadow transfer completes.
2266:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2267:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2268:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  XMC_CCU8_SLICE_SetTimerCompareMatch().
2269:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2270:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** uint16_t XMC_CCU8_SLICE_GetTimerCompareMatch(const XMC_CCU8_SLICE_t *const slice,
2271:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****                                              const XMC_CCU8_SLICE_COMPARE_CHANNEL_t channel);
2272:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** 
2273:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** /**
2274:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param module Constant pointer to CCU8 module
2275:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @param shadow_transfer_msk Shadow transfer request mask for various transfers.
2276:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                            Use ::XMC_CCU8_SHADOW_TRANSFER_t enum items to create a mask of choic
2277:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *                            using a bit wise OR operation.
2278:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * @return <BR>
2279:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *    None<BR>
2280:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2281:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Description:</b><br>
2282:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Requests of shadow transfer for Period, Compare, Passive level, dither and prescaler, by configu
2283:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * the GCSS register.\n\n
2284:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * The transfer from the shadow registers to the actual registers is done in the immediate next occ
2285:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * shadow transfer trigger after the API is called.
2286:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2287:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * Any call to XMC_CCU8_SLICE_SetTimerPeriodMatch()<BR>  XMC_CCU8_SLICE_SetTimerCompareMatch()<BR> 
2288:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * XMC_XMC_CCU8_SLICE_SetPrescaler()<BR> XMC_CCU8_SLICE_CompareInit()<BR> XMC_CCU8_SLICE_CaptureIni
2289:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * must be succeeded by this API.
2290:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *
2291:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  * \par<b>Related APIs:</b><br>
2292:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  *  None.
2293:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****  */
2294:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** __STATIC_INLINE void XMC_CCU8_EnableShadowTransfer(XMC_CCU8_MODULE_t *const module, const uint32_t 
2295:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** {
 287              	 .loc 2 2295 0
 288              	 .cfi_startproc
 289              	 
 290              	 
 291              	 
 292 0000 80B4     	 push {r7}
 293              	.LCFI22:
 294              	 .cfi_def_cfa_offset 4
 295              	 .cfi_offset 7,-4
 296 0002 83B0     	 sub sp,sp,#12
 297              	.LCFI23:
 298              	 .cfi_def_cfa_offset 16
 299 0004 00AF     	 add r7,sp,#0
 300              	.LCFI24:
 301              	 .cfi_def_cfa_register 7
 302 0006 7860     	 str r0,[r7,#4]
 303 0008 3960     	 str r1,[r7]
2296:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   XMC_ASSERT("XMC_CCU8_EnableShadowTransfer:Invalid module Pointer", XMC_CCU8_IsValidModule(module)
2297:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h ****   module->GCSS = (uint32_t)shadow_transfer_msk;  
 304              	 .loc 2 2297 0
 305 000a 7B68     	 ldr r3,[r7,#4]
 306 000c 3A68     	 ldr r2,[r7]
 307 000e 1A61     	 str r2,[r3,#16]
2298:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_ccu8.h **** }
 308              	 .loc 2 2298 0
 309 0010 0C37     	 adds r7,r7,#12
 310              	.LCFI25:
 311              	 .cfi_def_cfa_offset 4
 312 0012 BD46     	 mov sp,r7
 313              	.LCFI26:
 314              	 .cfi_def_cfa_register 13
 315              	 
 316 0014 5DF8047B 	 ldr r7,[sp],#4
 317              	.LCFI27:
 318              	 .cfi_restore 7
 319              	 .cfi_def_cfa_offset 0
 320 0018 7047     	 bx lr
 321              	 .cfi_endproc
 322              	.LFE172:
 324 001a 00BF     	 .section .text.XMC_SCU_SetCcuTriggerHigh,"ax",%progbits
 325              	 .align 2
 326              	 .thumb
 327              	 .thumb_func
 329              	XMC_SCU_SetCcuTriggerHigh:
 330              	.LFB221:
 331              	 .file 3 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc_scu.h"
   1:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
   2:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @file xmc_scu.h
   3:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @date 2016-03-09
   4:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
   5:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @cond
   6:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
   7:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
   9:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * All rights reserved.                        
  11:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                                             
  12:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * following conditions are met:   
  14:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  15:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * disclaimer.                        
  17:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 
  18:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 
  21:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  24:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                                                                              
  32:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  35:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  36:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Change History
  37:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * --------------
  38:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  39:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-02-20:
  40:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Initial <br>
  41:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  42:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-05-20:
  43:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  44:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  46:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-06-20:
  47:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  53:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-11-30:
  54:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  55:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *      
  56:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * 2016-03-09:
  57:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Optimization of write only registers
  58:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *      
  59:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @endcond 
  60:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  61:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
  62:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #ifndef XMC_SCU_H
  63:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #define XMC_SCU_H
  64:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  
  65:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
  66:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * HEADER FILES
  67:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  68:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc_common.h>
  69:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
  70:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
  71:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
  73:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
  74:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  
  75:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
  76:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup SCU
  77:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  79:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * SCU provides the following features,
  82:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Power control
  83:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4 
  84:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Hibernate control 
  85:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  86:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Reset control
  87:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Clock control
  88:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  90:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  92:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  94:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
  96:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Clock driver features:
  97:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  99:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 107:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 108:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 111:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 112:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Reset driver features:
 113:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 114:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 117:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 118:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif <br>
 121:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 122:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Interrupt driver features:
 123:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 127:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 128:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Hibernate driver features:
 129:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 134:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Trap driver features:
 135:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 137:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Parity driver features:
 138:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 141:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Power driver features:
 142:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 144:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 145:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Miscellaneous features:
 146:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 148:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 152:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 153:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 157:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
 158:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
 159:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  
 160:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 161:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * MACROS
 162:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 163:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 164:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 165:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * ENUMS
 166:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 167:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
 168:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
 170:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** {
 172:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****                                   processing another request. */
 177:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 179:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 180:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 181:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * DATA TYPES
 182:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 183:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 184:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
 185:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
 187:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 189:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 190:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * DEVICE EXTENSIONS
 191:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 192:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 193:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc1_scu.h>
 195:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #include <xmc4_scu.h>
 197:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #else
 198:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #error "Unspecified chipset"
 199:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 200:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 201:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 202:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * API Prototypes
 203:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 204:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 205:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #ifdef __cplusplus
 206:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** extern "C" {
 207:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 208:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 209:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 210:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
 211:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 212:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 216:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 217:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 218:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 219:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 220:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 227:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
 230:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** {
 332              	 .loc 3 231 0
 333              	 .cfi_startproc
 334              	 
 335              	 
 336              	 
 337 0000 80B4     	 push {r7}
 338              	.LCFI28:
 339              	 .cfi_def_cfa_offset 4
 340              	 .cfi_offset 7,-4
 341 0002 83B0     	 sub sp,sp,#12
 342              	.LCFI29:
 343              	 .cfi_def_cfa_offset 16
 344 0004 00AF     	 add r7,sp,#0
 345              	.LCFI30:
 346              	 .cfi_def_cfa_register 7
 347 0006 7860     	 str r0,[r7,#4]
 232:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 348              	 .loc 3 232 0
 349 0008 0549     	 ldr r1,.L20
 350 000a 054B     	 ldr r3,.L20
 351 000c DA6C     	 ldr r2,[r3,#76]
 352 000e 7B68     	 ldr r3,[r7,#4]
 353 0010 1343     	 orrs r3,r3,r2
 354 0012 CB64     	 str r3,[r1,#76]
 233:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** }
 355              	 .loc 3 233 0
 356 0014 0C37     	 adds r7,r7,#12
 357              	.LCFI31:
 358              	 .cfi_def_cfa_offset 4
 359 0016 BD46     	 mov sp,r7
 360              	.LCFI32:
 361              	 .cfi_def_cfa_register 13
 362              	 
 363 0018 5DF8047B 	 ldr r7,[sp],#4
 364              	.LCFI33:
 365              	 .cfi_restore 7
 366              	 .cfi_def_cfa_offset 0
 367 001c 7047     	 bx lr
 368              	.L21:
 369 001e 00BF     	 .align 2
 370              	.L20:
 371 0020 00400050 	 .word 1342193664
 372              	 .cfi_endproc
 373              	.LFE221:
 375              	 .section .text.XMC_SCU_SetCcuTriggerLow,"ax",%progbits
 376              	 .align 2
 377              	 .thumb
 378              	 .thumb_func
 380              	XMC_SCU_SetCcuTriggerLow:
 381              	.LFB222:
 234:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** 
 235:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** /**
 236:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 237:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 241:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 242:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 243:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  *
 244:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 245:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 252:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****  */
 255:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** {
 382              	 .loc 3 256 0
 383              	 .cfi_startproc
 384              	 
 385              	 
 386              	 
 387 0000 80B4     	 push {r7}
 388              	.LCFI34:
 389              	 .cfi_def_cfa_offset 4
 390              	 .cfi_offset 7,-4
 391 0002 83B0     	 sub sp,sp,#12
 392              	.LCFI35:
 393              	 .cfi_def_cfa_offset 16
 394 0004 00AF     	 add r7,sp,#0
 395              	.LCFI36:
 396              	 .cfi_def_cfa_register 7
 397 0006 7860     	 str r0,[r7,#4]
 257:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 398              	 .loc 3 257 0
 399 0008 0549     	 ldr r1,.L23
 400 000a 054B     	 ldr r3,.L23
 401 000c DA6C     	 ldr r2,[r3,#76]
 402 000e 7B68     	 ldr r3,[r7,#4]
 403 0010 DB43     	 mvns r3,r3
 404 0012 1340     	 ands r3,r3,r2
 405 0014 CB64     	 str r3,[r1,#76]
 258:F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc\xmc_scu.h **** }
 406              	 .loc 3 258 0
 407 0016 0C37     	 adds r7,r7,#12
 408              	.LCFI37:
 409              	 .cfi_def_cfa_offset 4
 410 0018 BD46     	 mov sp,r7
 411              	.LCFI38:
 412              	 .cfi_def_cfa_register 13
 413              	 
 414 001a 5DF8047B 	 ldr r7,[sp],#4
 415              	.LCFI39:
 416              	 .cfi_restore 7
 417              	 .cfi_def_cfa_offset 0
 418 001e 7047     	 bx lr
 419              	.L24:
 420              	 .align 2
 421              	.L23:
 422 0020 00400050 	 .word 1342193664
 423              	 .cfi_endproc
 424              	.LFE222:
 426              	 .section .text.ACIM_FREQ_CTRL_lInitializeVarAfterInit,"ax",%progbits
 427              	 .align 2
 428              	 .global ACIM_FREQ_CTRL_lInitializeVarAfterInit
 429              	 .thumb
 430              	 .thumb_func
 432              	ACIM_FREQ_CTRL_lInitializeVarAfterInit:
 433              	.LFB239:
 434              	 .file 4 "../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c"
   1:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
   2:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @file acim_freq_ctrl.c
   3:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @date 2015-10-08
   4:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
   5:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * NOTE:
   6:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
   8:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @cond
   9:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  **************************************************************************************************
  10:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * ACIM_FREQ_CTRL v4.0.7 - Supports frequency control- constant V/f Control\nfor the AC induction m
  11:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  12:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Copyright (c) 2015, Infineon Technologies AG
  13:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * All rights reserved.
  14:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  15:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * following conditions are met:
  17:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  18:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *   disclaimer.
  20:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  21:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  24:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  27:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  35:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  **************************************************************************************************
  38:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  39:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Change History
  40:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * --------------
  41:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  42:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * 2015-02-16:
  43:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *     - Initial version
  44:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  45:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * 2015-02-20:
  46:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *     - MotorParamInit - reset PI buffer value
  47:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  48:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * 2015-10-08:
  49:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *     - CPU_CTRL_XMCx APP init function call removed.
  50:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  51:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @endcond
  52:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  53:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
  54:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**************************************************************************************************
  55:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * HEADER FILES
  56:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  **************************************************************************************************
  57:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #include "acim_freq_ctrl.h"
  58:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**************************************************************************************************
  59:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * MACROS
  60:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  **************************************************************************************************
  61:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (UC_SERIES == XMC13)
  62:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*ADC work around code*/
  63:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #define ADC_AI0040    ( *(uint32_t*) 0x480340E0 )
  64:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #define ADC_AI0041    ( *(uint32_t*) 0x480340E4 )
  65:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
  66:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**************************************************************************************************
  67:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * LOCAL DATA
  68:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  **************************************************************************************************
  69:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
  70:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**************************************************************************************************
  71:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * LOCAL ROUTINES
  72:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  **************************************************************************************************
  73:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ADC_AVAILABLE == 1U)
  74:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
  75:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This function do the ADC configurations
  76:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler of the ACIM_FREQ_CTRL App
  77:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return void
  78:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
  79:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  80:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Reentrancy:  Yes</b><BR>
  81:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Sync/Async:  Synchronous</b><BR>
  82:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
  83:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
  84:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_ADCConfig(ACIM_FREQ_CTRL_ADCConfig_t*const HandlePtr);
  85:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
  86:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
  87:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This function calibrates the amplifier bias voltage.
  88:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler pointer of ACIM_FREQ_CTRL App
  89:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return void
  90:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
  91:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
  92:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Reentrancy:  Yes</b><BR>
  93:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Sync/Async:  Synchronous</b><BR>
  94:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
  95:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_AmpBiasVoltCalibration(ACIM_FREQ_CTRL_t* const HandlePtr);
  96:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
  97:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
  98:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This function initialize  channel-1 compare value before starting of boot strap.
  99:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler pointer of ACIM_FREQ_CTRL App
 100:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return void
 101:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
 102:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
 103:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Reentrancy:  Yes</b><BR>
 104:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Sync/Async:  Synchronous</b><BR>
 105:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 106:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_BootStrapConfiguration(ACIM_FREQ_CTRL_t* const HandlePtr);
 107:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
 108:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This function do the ISR configuration.
 109:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler of the ISR module of ACIM_FREQ_CTRL App
 110:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return void
 111:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
 112:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  *
 113:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Reentrancy:  Yes</b><BR>
 114:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <b>Sync/Async:  Synchronous</b><BR>
 115:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 116:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** static void ACIM_FREQ_CTRL_ISRInit(ACIM_FREQ_CTRL_ISRHandle_t* const HandlePtr);
 117:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
 118:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This function initialize the run time parameters of motor.
 119:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler pointer of ACIM_FREQ_CTRL App
 120:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return void
 121:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
 122:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 123:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** static void ACIM_FREQ_CTRL_MotorParamInit(ACIM_FREQ_CTRL_t* const HandlePtr);
 124:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*
 125:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Function Initializes the required variable after init
 126:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 127:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lInitializeVarAfterInit(ACIM_FREQ_CTRL_t* const HandlePtr);
 128:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 129:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*
 130:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Function register for SVP and PCL task
 131:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 132:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lTaskSchedulerRegisteration(ACIM_FREQ_CTRL_t*const HandlePtr,ACIM_FREQ_CTRL_TAS
 133:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     const ACIM_FREQ_CTRL_EID_t error_num,uint32_t task_time);
 134:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 135:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*
 136:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Function updates task scheduler times for frequency update API
 137:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 138:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t frequency_
 139:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ADC_AVAILABLE == 1U)
 140:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*
 141:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Function updates queue entry
 142:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 143:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lADCQueueEntry(ACIM_FREQ_CTRL_ADCConfig_t *const HandlePtr,uint8_t active_queue
 144:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 145:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
 146:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This function initialize the automation app.
 147:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler pointer of ACIM_FREQ_CTRL App
 148:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return void
 149:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
 150:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 151:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 152:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** static ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_Automation_Init(ACIM_FREQ_CTRL_t*const HandlePtr);
 153:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 154:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 155:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**
 156:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @brief This is local function. Call by the APIs to set the parameter value.
 157:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] HandlePtr Handler pointer of ACIM_FREQ_CTRL App
 158:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] param_value This is required value to be set
 159:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @param[in] param_id Handler pointer of ACIM_FREQ_CTRL App
 160:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * @return ACIM_FREQ_CTRL_STATUS_t status of the API
 161:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * <BR>
 162:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 163:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetParameter(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t para
 164:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****                                                     ACIM_FREQ_CTRL_PID_t param_id);
 165:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*
 166:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * Function Initializes for ISR
 167:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 168:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lISRInit(ACIM_FREQ_CTRL_t* const HandlePtr);
 169:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 170:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /**************************************************************************************************
 171:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** * API IMPLEMENTATION
 172:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ***************************************************************************************************
 173:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lInitializeVarAfterInit(ACIM_FREQ_CTRL_t* const HandlePtr)
 174:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 435              	 .loc 4 174 0
 436              	 .cfi_startproc
 437              	 
 438              	 
 439              	 
 440 0000 80B4     	 push {r7}
 441              	.LCFI40:
 442              	 .cfi_def_cfa_offset 4
 443              	 .cfi_offset 7,-4
 444 0002 83B0     	 sub sp,sp,#12
 445              	.LCFI41:
 446              	 .cfi_def_cfa_offset 16
 447 0004 00AF     	 add r7,sp,#0
 448              	.LCFI42:
 449              	 .cfi_def_cfa_register 7
 450 0006 7860     	 str r0,[r7,#4]
 175:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Initialize current limit input if current limit is enabled */
 176:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((HandlePtr->acim_config_ptr->enable_iavg_actcurrent == (uint16_t) 1)
 451              	 .loc 4 176 0
 452 0008 7B68     	 ldr r3,[r7,#4]
 453 000a 1B68     	 ldr r3,[r3]
 454 000c 1B7E     	 ldrb r3,[r3,#24]
 455 000e 03F00403 	 and r3,r3,#4
 456 0012 DBB2     	 uxtb r3,r3
 457 0014 002B     	 cmp r3,#0
 458 0016 0CD0     	 beq .L26
 177:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       && (HandlePtr->acim_config_ptr->enable_current_limit == (uint16_t) 1))
 459              	 .loc 4 177 0
 460 0018 7B68     	 ldr r3,[r7,#4]
 461 001a 1B68     	 ldr r3,[r3]
 462 001c DB7D     	 ldrb r3,[r3,#23]
 463 001e 03F00803 	 and r3,r3,#8
 464 0022 DBB2     	 uxtb r3,r3
 465 0024 002B     	 cmp r3,#0
 466 0026 04D0     	 beq .L26
 178:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 179:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* Initialize current control actual input */
 180:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->current_limit_ptr->input_ptr = &HandlePtr->motor_current;
 467              	 .loc 4 180 0
 468 0028 7B68     	 ldr r3,[r7,#4]
 469 002a 5B69     	 ldr r3,[r3,#20]
 470 002c 7A68     	 ldr r2,[r7,#4]
 471 002e 9832     	 adds r2,r2,#152
 472 0030 9A60     	 str r2,[r3,#8]
 473              	.L26:
 181:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 182:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Initialize position input and speed reference, if position control is enabled */
 183:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->acim_config_ptr->enable_position_control == (uint16_t) 1)
 474              	 .loc 4 183 0
 475 0032 7B68     	 ldr r3,[r7,#4]
 476 0034 1B68     	 ldr r3,[r3]
 477 0036 DB7D     	 ldrb r3,[r3,#23]
 478 0038 03F00203 	 and r3,r3,#2
 479 003c DBB2     	 uxtb r3,r3
 480 003e 002B     	 cmp r3,#0
 481 0040 05D0     	 beq .L25
 184:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 185:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->speed_set_ptr = &HandlePtr->position_control_ptr->output;
 482              	 .loc 4 185 0
 483 0042 7B68     	 ldr r3,[r7,#4]
 484 0044 DB68     	 ldr r3,[r3,#12]
 485 0046 03F10C02 	 add r2,r3,#12
 486 004a 7B68     	 ldr r3,[r7,#4]
 487 004c 1A67     	 str r2,[r3,#112]
 488              	.L25:
 186:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 187:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 489              	 .loc 4 187 0
 490 004e 0C37     	 adds r7,r7,#12
 491              	.LCFI43:
 492              	 .cfi_def_cfa_offset 4
 493 0050 BD46     	 mov sp,r7
 494              	.LCFI44:
 495              	 .cfi_def_cfa_register 13
 496              	 
 497 0052 5DF8047B 	 ldr r7,[sp],#4
 498              	.LCFI45:
 499              	 .cfi_restore 7
 500              	 .cfi_def_cfa_offset 0
 501 0056 7047     	 bx lr
 502              	 .cfi_endproc
 503              	.LFE239:
 505              	 .section .text.ACIM_FREQ_CTRL_lISRInit,"ax",%progbits
 506              	 .align 2
 507              	 .global ACIM_FREQ_CTRL_lISRInit
 508              	 .thumb
 509              	 .thumb_func
 511              	ACIM_FREQ_CTRL_lISRInit:
 512              	.LFB240:
 188:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lISRInit(ACIM_FREQ_CTRL_t* const HandlePtr)
 189:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 513              	 .loc 4 189 0
 514              	 .cfi_startproc
 515              	 
 516              	 
 517 0000 80B5     	 push {r7,lr}
 518              	.LCFI46:
 519              	 .cfi_def_cfa_offset 8
 520              	 .cfi_offset 7,-8
 521              	 .cfi_offset 14,-4
 522 0002 82B0     	 sub sp,sp,#8
 523              	.LCFI47:
 524              	 .cfi_def_cfa_offset 16
 525 0004 00AF     	 add r7,sp,#0
 526              	.LCFI48:
 527              	 .cfi_def_cfa_register 7
 528 0006 7860     	 str r0,[r7,#4]
 190:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* ISR Init for fast control loop */
 191:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_ISRInit(HandlePtr->fcl_config_ptr);
 529              	 .loc 4 191 0
 530 0008 7B68     	 ldr r3,[r7,#4]
 531 000a 1B6A     	 ldr r3,[r3,#32]
 532 000c 1846     	 mov r0,r3
 533 000e FFF7FEFF 	 bl ACIM_FREQ_CTRL_ISRInit
 192:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 193:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->acim_config_ptr->pcl_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_PCL_ISR)
 534              	 .loc 4 193 0
 535 0012 7B68     	 ldr r3,[r7,#4]
 536 0014 1B68     	 ldr r3,[r3]
 537 0016 5B7C     	 ldrb r3,[r3,#17]
 538 0018 022B     	 cmp r3,#2
 539 001a 04D1     	 bne .L28
 194:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 195:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* ISR Init for primary control loop */
 196:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     ACIM_FREQ_CTRL_ISRInit(HandlePtr->pcl_config_ptr);
 540              	 .loc 4 196 0
 541 001c 7B68     	 ldr r3,[r7,#4]
 542 001e 5B6A     	 ldr r3,[r3,#36]
 543 0020 1846     	 mov r0,r3
 544 0022 FFF7FEFF 	 bl ACIM_FREQ_CTRL_ISRInit
 545              	.L28:
 197:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 198:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 546              	 .loc 4 198 0
 547 0026 0837     	 adds r7,r7,#8
 548              	.LCFI49:
 549              	 .cfi_def_cfa_offset 8
 550 0028 BD46     	 mov sp,r7
 551              	.LCFI50:
 552              	 .cfi_def_cfa_register 13
 553              	 
 554 002a 80BD     	 pop {r7,pc}
 555              	 .cfi_endproc
 556              	.LFE240:
 558              	 .section .text.ACIM_FREQ_CTRL_ISRInit,"ax",%progbits
 559              	 .align 2
 560              	 .thumb
 561              	 .thumb_func
 563              	ACIM_FREQ_CTRL_ISRInit:
 564              	.LFB241:
 199:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /*
 200:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * This function configure the the NVIC Node.
 201:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 202:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** static void ACIM_FREQ_CTRL_ISRInit(ACIM_FREQ_CTRL_ISRHandle_t* const HandlePtr)
 203:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 565              	 .loc 4 203 0
 566              	 .cfi_startproc
 567              	 
 568              	 
 569 0000 90B5     	 push {r4,r7,lr}
 570              	.LCFI51:
 571              	 .cfi_def_cfa_offset 12
 572              	 .cfi_offset 4,-12
 573              	 .cfi_offset 7,-8
 574              	 .cfi_offset 14,-4
 575 0002 83B0     	 sub sp,sp,#12
 576              	.LCFI52:
 577              	 .cfi_def_cfa_offset 24
 578 0004 00AF     	 add r7,sp,#0
 579              	.LCFI53:
 580              	 .cfi_def_cfa_register 7
 581 0006 7860     	 str r0,[r7,#4]
 204:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*set the priority and sub priority*/
 205:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (UC_FAMILY == XMC1)
 206:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   NVIC_SetPriority((IRQn_Type) HandlePtr->node_id, (uint32_t) HandlePtr->priority);
 207:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #else
 208:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   NVIC_SetPriority((IRQn_Type)HandlePtr->node_id,
 582              	 .loc 4 208 0
 583 0008 7B68     	 ldr r3,[r7,#4]
 584 000a 1B78     	 ldrb r3,[r3]
 585 000c DCB2     	 uxtb r4,r3
 586 000e FFF7FEFF 	 bl __NVIC_GetPriorityGrouping
 587 0012 0146     	 mov r1,r0
 209:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 210:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (uint32_t)HandlePtr->priority,(uint32_t)HandlePtr->sub_priority));
 588              	 .loc 4 210 0
 589 0014 7B68     	 ldr r3,[r7,#4]
 590 0016 5B78     	 ldrb r3,[r3,#1]
 208:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 591              	 .loc 4 208 0
 592 0018 1A46     	 mov r2,r3
 593              	 .loc 4 210 0
 594 001a 7B68     	 ldr r3,[r7,#4]
 595 001c 9B78     	 ldrb r3,[r3,#2]
 208:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 596              	 .loc 4 208 0
 597 001e 0846     	 mov r0,r1
 598 0020 1146     	 mov r1,r2
 599 0022 1A46     	 mov r2,r3
 600 0024 FFF7FEFF 	 bl NVIC_EncodePriority
 601 0028 0246     	 mov r2,r0
 602 002a 63B2     	 sxtb r3,r4
 603 002c 1846     	 mov r0,r3
 604 002e 1146     	 mov r1,r2
 605 0030 FFF7FEFF 	 bl __NVIC_SetPriority
 211:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 212:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Enable the IRQ*/
 213:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   NVIC_EnableIRQ((IRQn_Type) HandlePtr->node_id);
 606              	 .loc 4 213 0
 607 0034 7B68     	 ldr r3,[r7,#4]
 608 0036 1B78     	 ldrb r3,[r3]
 609 0038 DBB2     	 uxtb r3,r3
 610 003a 5BB2     	 sxtb r3,r3
 611 003c 1846     	 mov r0,r3
 612 003e FFF7FEFF 	 bl __NVIC_EnableIRQ
 214:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 613              	 .loc 4 214 0
 614 0042 0C37     	 adds r7,r7,#12
 615              	.LCFI54:
 616              	 .cfi_def_cfa_offset 12
 617 0044 BD46     	 mov sp,r7
 618              	.LCFI55:
 619              	 .cfi_def_cfa_register 13
 620              	 
 621 0046 90BD     	 pop {r4,r7,pc}
 622              	 .cfi_endproc
 623              	.LFE241:
 625              	 .section .text.ACIM_FREQ_CTRL_MotorParamInit,"ax",%progbits
 626              	 .align 2
 627              	 .thumb
 628              	 .thumb_func
 630              	ACIM_FREQ_CTRL_MotorParamInit:
 631              	.LFB242:
 215:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 216:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** static void ACIM_FREQ_CTRL_MotorParamInit(ACIM_FREQ_CTRL_t* const HandlePtr)
 217:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 632              	 .loc 4 217 0
 633              	 .cfi_startproc
 634              	 
 635              	 
 636 0000 80B5     	 push {r7,lr}
 637              	.LCFI56:
 638              	 .cfi_def_cfa_offset 8
 639              	 .cfi_offset 7,-8
 640              	 .cfi_offset 14,-4
 641 0002 82B0     	 sub sp,sp,#8
 642              	.LCFI57:
 643              	 .cfi_def_cfa_offset 16
 644 0004 00AF     	 add r7,sp,#0
 645              	.LCFI58:
 646              	 .cfi_def_cfa_register 7
 647 0006 7860     	 str r0,[r7,#4]
 218:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->amplitude = 0U;
 648              	 .loc 4 218 0
 649 0008 7B68     	 ldr r3,[r7,#4]
 650 000a 0022     	 movs r2,#0
 651 000c 9A67     	 str r2,[r3,#120]
 219:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->angle = 0U;
 652              	 .loc 4 219 0
 653 000e 7B68     	 ldr r3,[r7,#4]
 654 0010 0022     	 movs r2,#0
 655 0012 DA67     	 str r2,[r3,#124]
 220:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->overcurrent_counter = 0U;
 656              	 .loc 4 220 0
 657 0014 7B68     	 ldr r3,[r7,#4]
 658 0016 0022     	 movs r2,#0
 659 0018 C3F88020 	 str r2,[r3,#128]
 221:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->bootstrap_index = 0U;
 660              	 .loc 4 221 0
 661 001c 7B68     	 ldr r3,[r7,#4]
 662 001e 0022     	 movs r2,#0
 663 0020 A3F8A020 	 strh r2,[r3,#160]
 222:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->acim_config_ptr->enable_slip_control == 1U)
 664              	 .loc 4 222 0
 665 0024 7B68     	 ldr r3,[r7,#4]
 666 0026 1B68     	 ldr r3,[r3]
 667 0028 DB7D     	 ldrb r3,[r3,#23]
 668 002a 03F00403 	 and r3,r3,#4
 669 002e DBB2     	 uxtb r3,r3
 670 0030 002B     	 cmp r3,#0
 671 0032 04D0     	 beq .L32
 223:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 224:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->slip_control_ptr->pi_ptr->i_buf = 0;
 672              	 .loc 4 224 0
 673 0034 7B68     	 ldr r3,[r7,#4]
 674 0036 1B69     	 ldr r3,[r3,#16]
 675 0038 1B68     	 ldr r3,[r3]
 676 003a 0022     	 movs r2,#0
 677 003c 9A60     	 str r2,[r3,#8]
 678              	.L32:
 225:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 226:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->acim_config_ptr->enable_current_limit == 1U)
 679              	 .loc 4 226 0
 680 003e 7B68     	 ldr r3,[r7,#4]
 681 0040 1B68     	 ldr r3,[r3]
 682 0042 DB7D     	 ldrb r3,[r3,#23]
 683 0044 03F00803 	 and r3,r3,#8
 684 0048 DBB2     	 uxtb r3,r3
 685 004a 002B     	 cmp r3,#0
 686 004c 04D0     	 beq .L33
 227:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 228:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->current_limit_ptr->pi_ptr->i_buf = 0;
 687              	 .loc 4 228 0
 688 004e 7B68     	 ldr r3,[r7,#4]
 689 0050 5B69     	 ldr r3,[r3,#20]
 690 0052 1B68     	 ldr r3,[r3]
 691 0054 0022     	 movs r2,#0
 692 0056 9A60     	 str r2,[r3,#8]
 693              	.L33:
 229:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 230:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->acim_config_ptr->enable_position_control == 1U)
 694              	 .loc 4 230 0
 695 0058 7B68     	 ldr r3,[r7,#4]
 696 005a 1B68     	 ldr r3,[r3]
 697 005c DB7D     	 ldrb r3,[r3,#23]
 698 005e 03F00203 	 and r3,r3,#2
 699 0062 DBB2     	 uxtb r3,r3
 700 0064 002B     	 cmp r3,#0
 701 0066 04D0     	 beq .L34
 231:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 232:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->position_control_ptr->pi_ptr->i_buf = 0;
 702              	 .loc 4 232 0
 703 0068 7B68     	 ldr r3,[r7,#4]
 704 006a DB68     	 ldr r3,[r3,#12]
 705 006c 1B68     	 ldr r3,[r3]
 706 006e 0022     	 movs r2,#0
 707 0070 9A60     	 str r2,[r3,#8]
 708              	.L34:
 233:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 234:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 235:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Changing write access for pwm frequency to not allowed*/
 236:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_PWM_FREQUENCY].write_access =
 709              	 .loc 4 236 0
 710 0072 7B68     	 ldr r3,[r7,#4]
 711 0074 9B69     	 ldr r3,[r3,#24]
 712 0076 8C33     	 adds r3,r3,#140
 713 0078 0022     	 movs r2,#0
 714 007a 1A76     	 strb r2,[r3,#24]
 237:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (uint8_t) ACIM_FREQ_CTRL_PH_WA_NOT_ALLOWED;
 238:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 239:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 240:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Ramp parameter Init*/
 241:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (NULL != HandlePtr->ramp_fb_ptr)
 715              	 .loc 4 241 0
 716 007c 7B68     	 ldr r3,[r7,#4]
 717 007e 1B6B     	 ldr r3,[r3,#48]
 718 0080 002B     	 cmp r3,#0
 719 0082 04D0     	 beq .L31
 242:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 243:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_FB_RampInit (HandlePtr->ramp_fb_ptr);
 720              	 .loc 4 243 0
 721 0084 7B68     	 ldr r3,[r7,#4]
 722 0086 1B6B     	 ldr r3,[r3,#48]
 723 0088 1846     	 mov r0,r3
 724 008a FFF7FEFF 	 bl AUTOMATION_FB_RampInit
 725              	.L31:
 244:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 245:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 246:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 726              	 .loc 4 246 0
 727 008e 0837     	 adds r7,r7,#8
 728              	.LCFI59:
 729              	 .cfi_def_cfa_offset 8
 730 0090 BD46     	 mov sp,r7
 731              	.LCFI60:
 732              	 .cfi_def_cfa_register 13
 733              	 
 734 0092 80BD     	 pop {r7,pc}
 735              	 .cfi_endproc
 736              	.LFE242:
 738              	 .section .text.ACIM_FREQ_CTRL_Automation_Init,"ax",%progbits
 739              	 .align 2
 740              	 .thumb
 741              	 .thumb_func
 743              	ACIM_FREQ_CTRL_Automation_Init:
 744              	.LFB243:
 247:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 248:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 249:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** static ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_Automation_Init(ACIM_FREQ_CTRL_t*const HandlePtr)
 250:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 745              	 .loc 4 250 0
 746              	 .cfi_startproc
 747              	 
 748              	 
 749 0000 80B5     	 push {r7,lr}
 750              	.LCFI61:
 751              	 .cfi_def_cfa_offset 8
 752              	 .cfi_offset 7,-8
 753              	 .cfi_offset 14,-4
 754 0002 84B0     	 sub sp,sp,#16
 755              	.LCFI62:
 756              	 .cfi_def_cfa_offset 24
 757 0004 00AF     	 add r7,sp,#0
 758              	.LCFI63:
 759              	 .cfi_def_cfa_register 7
 760 0006 7860     	 str r0,[r7,#4]
 251:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t status;
 252:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t fb_connect_status = (uint32_t)ACIM_FREQ_CTRL_STATUS_SUCCESS;
 761              	 .loc 4 252 0
 762 0008 0023     	 movs r3,#0
 763 000a BB60     	 str r3,[r7,#8]
 253:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 254:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   status = (uint32_t)AUTOMATION_Init(HandlePtr->automation_ptr);
 764              	 .loc 4 254 0
 765 000c 7B68     	 ldr r3,[r7,#4]
 766 000e 5B6B     	 ldr r3,[r3,#52]
 767 0010 1846     	 mov r0,r3
 768 0012 FFF7FEFF 	 bl AUTOMATION_Init
 769 0016 0346     	 mov r3,r0
 770 0018 FB60     	 str r3,[r7,#12]
 255:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 256:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Register App */
 257:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   status |= (uint32_t)AUTOMATION_RegisterApp (HandlePtr, HandlePtr->acim_freq_ctrl_fb_ptr->name, &H
 771              	 .loc 4 257 0
 772 001a 7B68     	 ldr r3,[r7,#4]
 773 001c 9B6B     	 ldr r3,[r3,#56]
 774 001e 1A69     	 ldr r2,[r3,#16]
 775 0020 7B68     	 ldr r3,[r7,#4]
 776 0022 A533     	 adds r3,r3,#165
 777 0024 7868     	 ldr r0,[r7,#4]
 778 0026 1146     	 mov r1,r2
 779 0028 1A46     	 mov r2,r3
 780 002a FFF7FEFF 	 bl AUTOMATION_RegisterApp
 781 002e 0346     	 mov r3,r0
 782 0030 1A46     	 mov r2,r3
 783 0032 FB68     	 ldr r3,[r7,#12]
 784 0034 1343     	 orrs r3,r3,r2
 785 0036 FB60     	 str r3,[r7,#12]
 258:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 259:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* register task */
 260:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((uint32_t)ACIM_FREQ_CTRL_STATUS_SUCCESS == status)
 786              	 .loc 4 260 0
 787 0038 FB68     	 ldr r3,[r7,#12]
 788 003a 002B     	 cmp r3,#0
 789 003c 7CD1     	 bne .L37
 261:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 262:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_DSM_AVAILABLE == 1U)
 263:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->acim_config_ptr->dsm_task_conf == (uint8_t)ACIM_FREQ_CTRL_TS_AUTOMATION)
 790              	 .loc 4 263 0
 791 003e 7B68     	 ldr r3,[r7,#4]
 792 0040 1B68     	 ldr r3,[r3]
 793 0042 DB7C     	 ldrb r3,[r3,#19]
 794 0044 042B     	 cmp r3,#4
 795 0046 1ED1     	 bne .L38
 264:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 265:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status |=(uint32_t)AUTOMATION_SM_RegisterStateMachine( HandlePtr->acim_statemachine ,HandlePt
 796              	 .loc 4 265 0
 797 0048 7B68     	 ldr r3,[r7,#4]
 798 004a DA6B     	 ldr r2,[r3,#60]
 799 004c 7B68     	 ldr r3,[r7,#4]
 800 004e 93F8A530 	 ldrb r3,[r3,#165]
 801 0052 1046     	 mov r0,r2
 802 0054 1946     	 mov r1,r3
 803 0056 FFF7FEFF 	 bl AUTOMATION_SM_RegisterStateMachine
 804 005a 0346     	 mov r3,r0
 805 005c 1A46     	 mov r2,r3
 806 005e FB68     	 ldr r3,[r7,#12]
 807 0060 1343     	 orrs r3,r3,r2
 808 0062 FB60     	 str r3,[r7,#12]
 266:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status |= (uint32_t)AUTOMATION_RegisterTask((AUTOMATION_TASK_FUNCT_PTR_t)HandlePtr->dsm_funct
 809              	 .loc 4 266 0
 810 0064 7B68     	 ldr r3,[r7,#4]
 811 0066 996C     	 ldr r1,[r3,#72]
 267:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (AUTOMATION_SM_t*)(void*)HandlePtr->acim_statemachine,HandlePtr->dsm_time);
 812              	 .loc 4 267 0
 813 0068 7B68     	 ldr r3,[r7,#4]
 814 006a DA6B     	 ldr r2,[r3,#60]
 266:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status |= (uint32_t)AUTOMATION_RegisterTask((AUTOMATION_TASK_FUNCT_PTR_t)HandlePtr->dsm_funct
 815              	 .loc 4 266 0
 816 006c 7B68     	 ldr r3,[r7,#4]
 817 006e D3F89030 	 ldr r3,[r3,#144]
 818 0072 0846     	 mov r0,r1
 819 0074 1146     	 mov r1,r2
 820 0076 1A46     	 mov r2,r3
 821 0078 FFF7FEFF 	 bl AUTOMATION_RegisterTask
 822 007c 0346     	 mov r3,r0
 823 007e 1A46     	 mov r2,r3
 824 0080 FB68     	 ldr r3,[r7,#12]
 825 0082 1343     	 orrs r3,r3,r2
 826 0084 FB60     	 str r3,[r7,#12]
 827              	.L38:
 268:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 269:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 270:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 271:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (AUTOMATION_PH_ENABLE == 1U)
 272:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* register app parameter table in automation framework*/
 273:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status |= (uint32_t)AUTOMATION_PH_RegisterParamTable(HandlePtr->app_id,
 828              	 .loc 4 273 0
 829 0086 7B68     	 ldr r3,[r7,#4]
 830 0088 93F8A520 	 ldrb r2,[r3,#165]
 274:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (AUTOMATION_PH_PARAM_ENTRY_t*)(void*)HandlePtr->param_table_ptr);
 831              	 .loc 4 274 0
 832 008c 7B68     	 ldr r3,[r7,#4]
 833 008e 9B69     	 ldr r3,[r3,#24]
 273:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (AUTOMATION_PH_PARAM_ENTRY_t*)(void*)HandlePtr->param_table_ptr);
 834              	 .loc 4 273 0
 835 0090 1046     	 mov r0,r2
 836 0092 1946     	 mov r1,r3
 837 0094 FFF7FEFF 	 bl AUTOMATION_PH_RegisterParamTable
 838 0098 0346     	 mov r3,r0
 839 009a 1A46     	 mov r2,r3
 840 009c FB68     	 ldr r3,[r7,#12]
 841 009e 1343     	 orrs r3,r3,r2
 842 00a0 FB60     	 str r3,[r7,#12]
 275:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 276:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 277:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* Function block */
 278:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status |= (uint32_t)AUTOMATION_FB_RegisterFunctionBlock(HandlePtr->acim_freq_ctrl_fb_ptr);
 843              	 .loc 4 278 0
 844 00a2 7B68     	 ldr r3,[r7,#4]
 845 00a4 9B6B     	 ldr r3,[r3,#56]
 846 00a6 1846     	 mov r0,r3
 847 00a8 FFF7FEFF 	 bl AUTOMATION_FB_RegisterFunctionBlock
 848 00ac 0346     	 mov r3,r0
 849 00ae 1A46     	 mov r2,r3
 850 00b0 FB68     	 ldr r3,[r7,#12]
 851 00b2 1343     	 orrs r3,r3,r2
 852 00b4 FB60     	 str r3,[r7,#12]
 279:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 280:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (NULL != HandlePtr->ramp_fb_ptr)
 853              	 .loc 4 280 0
 854 00b6 7B68     	 ldr r3,[r7,#4]
 855 00b8 1B6B     	 ldr r3,[r3,#48]
 856 00ba 002B     	 cmp r3,#0
 857 00bc 3CD0     	 beq .L37
 281:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 282:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /* Connect ramp function block with ACIM_FREQ function block */
 283:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       fb_connect_status = (uint32_t)AUTOMATION_FB_AddConnectionEntry(HandlePtr->acim_freq_ctrl_fb_p
 858              	 .loc 4 283 0
 859 00be 7B68     	 ldr r3,[r7,#4]
 860 00c0 9A6B     	 ldr r2,[r3,#56]
 861 00c2 7B68     	 ldr r3,[r7,#4]
 862 00c4 1B6B     	 ldr r3,[r3,#48]
 863 00c6 1046     	 mov r0,r2
 864 00c8 0021     	 movs r1,#0
 865 00ca 1A46     	 mov r2,r3
 866 00cc 0023     	 movs r3,#0
 867 00ce FFF7FEFF 	 bl AUTOMATION_FB_AddConnectionEntry
 868 00d2 0346     	 mov r3,r0
 869 00d4 BB60     	 str r3,[r7,#8]
 284:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->ramp_fb_ptr, (uint8_t)AUTOMATION_FB_IN_SIGNAL_ENDREF);
 285:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((uint32_t)ACIM_FREQ_CTRL_STATUS_SUCCESS != fb_connect_status)
 870              	 .loc 4 285 0
 871 00d6 BB68     	 ldr r3,[r7,#8]
 872 00d8 002B     	 cmp r3,#0
 873 00da 0DD0     	 beq .L39
 286:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 287:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         AUTOMATION_FB_Connect();
 874              	 .loc 4 287 0
 875 00dc FFF7FEFF 	 bl AUTOMATION_FB_Connect
 288:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         fb_connect_status = (uint32_t)AUTOMATION_FB_AddConnectionEntry(HandlePtr->acim_freq_ctrl_fb
 876              	 .loc 4 288 0
 877 00e0 7B68     	 ldr r3,[r7,#4]
 878 00e2 9A6B     	 ldr r2,[r3,#56]
 879 00e4 7B68     	 ldr r3,[r7,#4]
 880 00e6 1B6B     	 ldr r3,[r3,#48]
 881 00e8 1046     	 mov r0,r2
 882 00ea 0021     	 movs r1,#0
 883 00ec 1A46     	 mov r2,r3
 884 00ee 0023     	 movs r3,#0
 885 00f0 FFF7FEFF 	 bl AUTOMATION_FB_AddConnectionEntry
 886 00f4 0346     	 mov r3,r0
 887 00f6 BB60     	 str r3,[r7,#8]
 888              	.L39:
 289:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****             HandlePtr->ramp_fb_ptr, (uint8_t)AUTOMATION_FB_IN_SIGNAL_ENDREF);
 290:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 291:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 292:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       fb_connect_status |= (uint32_t)AUTOMATION_FB_AddConnectionEntry(HandlePtr->acim_freq_ctrl_fb_
 889              	 .loc 4 292 0
 890 00f8 7B68     	 ldr r3,[r7,#4]
 891 00fa 9A6B     	 ldr r2,[r3,#56]
 892 00fc 7B68     	 ldr r3,[r7,#4]
 893 00fe 1B6B     	 ldr r3,[r3,#48]
 894 0100 1046     	 mov r0,r2
 895 0102 0121     	 movs r1,#1
 896 0104 1A46     	 mov r2,r3
 897 0106 0123     	 movs r3,#1
 898 0108 FFF7FEFF 	 bl AUTOMATION_FB_AddConnectionEntry
 899 010c 0346     	 mov r3,r0
 900 010e 1A46     	 mov r2,r3
 901 0110 BB68     	 ldr r3,[r7,#8]
 902 0112 1343     	 orrs r3,r3,r2
 903 0114 BB60     	 str r3,[r7,#8]
 293:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->ramp_fb_ptr, (uint8_t)AUTOMATION_FB_IN_SIGNAL_SCALE);
 294:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 295:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       fb_connect_status |= (uint32_t)AUTOMATION_FB_AddConnectionEntry(HandlePtr->ramp_fb_ptr, (uint
 904              	 .loc 4 295 0
 905 0116 7B68     	 ldr r3,[r7,#4]
 906 0118 1A6B     	 ldr r2,[r3,#48]
 907 011a 7B68     	 ldr r3,[r7,#4]
 908 011c 9B6B     	 ldr r3,[r3,#56]
 909 011e 1046     	 mov r0,r2
 910 0120 0021     	 movs r1,#0
 911 0122 1A46     	 mov r2,r3
 912 0124 0023     	 movs r3,#0
 913 0126 FFF7FEFF 	 bl AUTOMATION_FB_AddConnectionEntry
 914 012a 0346     	 mov r3,r0
 915 012c 1A46     	 mov r2,r3
 916 012e BB68     	 ldr r3,[r7,#8]
 917 0130 1343     	 orrs r3,r3,r2
 918 0132 BB60     	 str r3,[r7,#8]
 296:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->acim_freq_ctrl_fb_ptr, (uint8_t)ACIM_FREQ_CTRL_FB_IN_SPEED_REF);
 297:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       AUTOMATION_FB_Connect();
 919              	 .loc 4 297 0
 920 0134 FFF7FEFF 	 bl AUTOMATION_FB_Connect
 921              	.L37:
 298:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 299:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 300:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 301:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (ACIM_FREQ_CTRL_STATUS_t)(status | fb_connect_status);
 922              	 .loc 4 301 0
 923 0138 FB68     	 ldr r3,[r7,#12]
 924 013a DAB2     	 uxtb r2,r3
 925 013c BB68     	 ldr r3,[r7,#8]
 926 013e DBB2     	 uxtb r3,r3
 927 0140 1343     	 orrs r3,r3,r2
 928 0142 DBB2     	 uxtb r3,r3
 302:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 929              	 .loc 4 302 0
 930 0144 1846     	 mov r0,r3
 931 0146 1037     	 adds r7,r7,#16
 932              	.LCFI64:
 933              	 .cfi_def_cfa_offset 8
 934 0148 BD46     	 mov sp,r7
 935              	.LCFI65:
 936              	 .cfi_def_cfa_register 13
 937              	 
 938 014a 80BD     	 pop {r7,pc}
 939              	 .cfi_endproc
 940              	.LFE243:
 942              	 .section .text.ACIM_FREQ_CTRL_GetAppVersion,"ax",%progbits
 943              	 .align 2
 944              	 .global ACIM_FREQ_CTRL_GetAppVersion
 945              	 .thumb
 946              	 .thumb_func
 948              	ACIM_FREQ_CTRL_GetAppVersion:
 949              	.LFB244:
 303:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 304:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 305:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 306:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* Returns the version of the ACIM_FREQ_CTRL App. */
 307:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** DAVE_APP_VERSION_t ACIM_FREQ_CTRL_GetAppVersion(void)
 308:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 950              	 .loc 4 308 0
 951              	 .cfi_startproc
 952              	 
 953              	 
 954              	 
 955 0000 80B4     	 push {r7}
 956              	.LCFI66:
 957              	 .cfi_def_cfa_offset 4
 958              	 .cfi_offset 7,-4
 959 0002 83B0     	 sub sp,sp,#12
 960              	.LCFI67:
 961              	 .cfi_def_cfa_offset 16
 962 0004 00AF     	 add r7,sp,#0
 963              	.LCFI68:
 964              	 .cfi_def_cfa_register 7
 309:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   DAVE_APP_VERSION_t version;
 310:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 311:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   version.major = ACIM_FREQ_CTRL_MAJOR_VERSION;
 965              	 .loc 4 311 0
 966 0006 0423     	 movs r3,#4
 967 0008 3B70     	 strb r3,[r7]
 312:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   version.minor = ACIM_FREQ_CTRL_MINOR_VERSION;
 968              	 .loc 4 312 0
 969 000a 0023     	 movs r3,#0
 970 000c 7B70     	 strb r3,[r7,#1]
 313:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   version.patch = ACIM_FREQ_CTRL_PATCH_VERSION;
 971              	 .loc 4 313 0
 972 000e 0823     	 movs r3,#8
 973 0010 BB70     	 strb r3,[r7,#2]
 314:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 315:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return version;
 974              	 .loc 4 315 0
 975 0012 3B1D     	 adds r3,r7,#4
 976 0014 3A46     	 mov r2,r7
 977 0016 1268     	 ldr r2,[r2]
 978 0018 1146     	 mov r1,r2
 979 001a 1980     	 strh r1,[r3]
 980 001c 0233     	 adds r3,r3,#2
 981 001e 120C     	 lsrs r2,r2,#16
 982 0020 1A70     	 strb r2,[r3]
 983 0022 0023     	 movs r3,#0
 984 0024 3A79     	 ldrb r2,[r7,#4]
 985 0026 62F30703 	 bfi r3,r2,#0,#8
 986 002a 7A79     	 ldrb r2,[r7,#5]
 987 002c 62F30F23 	 bfi r3,r2,#8,#8
 988 0030 BA79     	 ldrb r2,[r7,#6]
 989 0032 62F31743 	 bfi r3,r2,#16,#8
 316:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 990              	 .loc 4 316 0
 991 0036 1846     	 mov r0,r3
 992 0038 0C37     	 adds r7,r7,#12
 993              	.LCFI69:
 994              	 .cfi_def_cfa_offset 4
 995 003a BD46     	 mov sp,r7
 996              	.LCFI70:
 997              	 .cfi_def_cfa_register 13
 998              	 
 999 003c 5DF8047B 	 ldr r7,[sp],#4
 1000              	.LCFI71:
 1001              	 .cfi_restore 7
 1002              	 .cfi_def_cfa_offset 0
 1003 0040 7047     	 bx lr
 1004              	 .cfi_endproc
 1005              	.LFE244:
 1007 0042 00BF     	 .section .text.ACIM_FREQ_CTRL_Init,"ax",%progbits
 1008              	 .align 2
 1009              	 .global ACIM_FREQ_CTRL_Init
 1010              	 .thumb
 1011              	 .thumb_func
 1013              	ACIM_FREQ_CTRL_Init:
 1014              	.LFB245:
 317:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 318:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* Initialise ACIM_FREQ_CTRL app parameters and low level apps*/
 319:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_Init(ACIM_FREQ_CTRL_t* const HandlePtr)
 320:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1015              	 .loc 4 320 0
 1016              	 .cfi_startproc
 1017              	 
 1018              	 
 1019 0000 80B5     	 push {r7,lr}
 1020              	.LCFI72:
 1021              	 .cfi_def_cfa_offset 8
 1022              	 .cfi_offset 7,-8
 1023              	 .cfi_offset 14,-4
 1024 0002 84B0     	 sub sp,sp,#16
 1025              	.LCFI73:
 1026              	 .cfi_def_cfa_offset 24
 1027 0004 00AF     	 add r7,sp,#0
 1028              	.LCFI74:
 1029              	 .cfi_def_cfa_register 7
 1030 0006 7860     	 str r0,[r7,#4]
 321:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status = ACIM_FREQ_CTRL_STATUS_SUCCESS;
 1031              	 .loc 4 321 0
 1032 0008 0023     	 movs r3,#0
 1033 000a FB73     	 strb r3,[r7,#15]
 322:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 323:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((uint8_t) ACIM_FREQ_CTRL_UNINITIALISED == HandlePtr->state)
 1034              	 .loc 4 323 0
 1035 000c 7B68     	 ldr r3,[r7,#4]
 1036 000e 93F8AB30 	 ldrb r3,[r3,#171]
 1037 0012 002B     	 cmp r3,#0
 1038 0014 2BD1     	 bne .L44
 324:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 325:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* ADC Configuration for measurement */
 326:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ADC_AVAILABLE == 1U)
 327:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (NULL != HandlePtr->adc_config_ptr)
 328:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 329:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (ACIM_FREQ_CTRL_STATUS_FAILURE == ACIM_FREQ_CTRL_ADCConfig(HandlePtr->adc_config_ptr))
 330:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 331:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         status = ACIM_FREQ_CTRL_STATUS_FAILURE;
 332:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 333:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 334:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 335:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* AUTOMATION app initialisation */
 336:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 337:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (1U == HandlePtr->acim_config_ptr->enable_automation)
 1039              	 .loc 4 337 0
 1040 0016 7B68     	 ldr r3,[r7,#4]
 1041 0018 1B68     	 ldr r3,[r3]
 1042 001a DB7D     	 ldrb r3,[r3,#23]
 1043 001c 03F00103 	 and r3,r3,#1
 1044 0020 DBB2     	 uxtb r3,r3
 1045 0022 002B     	 cmp r3,#0
 1046 0024 07D0     	 beq .L45
 338:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 339:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((uint8_t)ACIM_FREQ_CTRL_STATUS_FAILURE == (uint8_t)ACIM_FREQ_CTRL_Automation_Init(HandleP
 1047              	 .loc 4 339 0
 1048 0026 7868     	 ldr r0,[r7,#4]
 1049 0028 FFF7FEFF 	 bl ACIM_FREQ_CTRL_Automation_Init
 1050 002c 0346     	 mov r3,r0
 1051 002e 012B     	 cmp r3,#1
 1052 0030 01D1     	 bne .L45
 340:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 341:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         status = ACIM_FREQ_CTRL_STATUS_FAILURE;
 1053              	 .loc 4 341 0
 1054 0032 0123     	 movs r3,#1
 1055 0034 FB73     	 strb r3,[r7,#15]
 1056              	.L45:
 342:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 343:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 344:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 345:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     ACIM_FREQ_CTRL_lISRInit(HandlePtr);
 1057              	 .loc 4 345 0
 1058 0036 7868     	 ldr r0,[r7,#4]
 1059 0038 FFF7FEFF 	 bl ACIM_FREQ_CTRL_lISRInit
 346:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 347:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* PWM SVM Init */
 348:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((uint8_t) ACIM_FREQ_CTRL_STATUS_FAILURE == (uint8_t) PWM_SVM_Init(HandlePtr->pwm_svm_ptr))
 1060              	 .loc 4 348 0
 1061 003c 7B68     	 ldr r3,[r7,#4]
 1062 003e 5B68     	 ldr r3,[r3,#4]
 1063 0040 1846     	 mov r0,r3
 1064 0042 FFF7FEFF 	 bl PWM_SVM_Init
 1065 0046 0346     	 mov r3,r0
 1066 0048 012B     	 cmp r3,#1
 1067 004a 01D1     	 bne .L46
 349:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 350:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = ACIM_FREQ_CTRL_STATUS_FAILURE;
 1068              	 .loc 4 350 0
 1069 004c 0123     	 movs r3,#1
 1070 004e FB73     	 strb r3,[r7,#15]
 1071              	.L46:
 351:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 352:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (status != ACIM_FREQ_CTRL_STATUS_FAILURE)
 1072              	 .loc 4 352 0
 1073 0050 FB7B     	 ldrb r3,[r7,#15]
 1074 0052 012B     	 cmp r3,#1
 1075 0054 07D0     	 beq .L47
 353:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 354:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_lInitializeVarAfterInit(HandlePtr);
 1076              	 .loc 4 354 0
 1077 0056 7868     	 ldr r0,[r7,#4]
 1078 0058 FFF7FEFF 	 bl ACIM_FREQ_CTRL_lInitializeVarAfterInit
 355:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->state = (uint8_t) ACIM_FREQ_CTRL_INITIALISED;
 1079              	 .loc 4 355 0
 1080 005c 7B68     	 ldr r3,[r7,#4]
 1081 005e 0122     	 movs r2,#1
 1082 0060 83F8AB20 	 strb r2,[r3,#171]
 1083 0064 03E0     	 b .L44
 1084              	.L47:
 356:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 357:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 358:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 359:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_UpdateError(HandlePtr, ACIM_FREQ_CTRL_EID_INIT_FAILED);
 1085              	 .loc 4 359 0
 1086 0066 7868     	 ldr r0,[r7,#4]
 1087 0068 0021     	 movs r1,#0
 1088 006a FFF7FEFF 	 bl ACIM_FREQ_CTRL_UpdateError
 1089              	.L44:
 360:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 361:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 362:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (status);
 1090              	 .loc 4 362 0
 1091 006e FB7B     	 ldrb r3,[r7,#15]
 363:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1092              	 .loc 4 363 0
 1093 0070 1846     	 mov r0,r3
 1094 0072 1037     	 adds r7,r7,#16
 1095              	.LCFI75:
 1096              	 .cfi_def_cfa_offset 8
 1097 0074 BD46     	 mov sp,r7
 1098              	.LCFI76:
 1099              	 .cfi_def_cfa_register 13
 1100              	 
 1101 0076 80BD     	 pop {r7,pc}
 1102              	 .cfi_endproc
 1103              	.LFE245:
 1105              	 .section .text.ACIM_FREQ_CTRL_UpdateError,"ax",%progbits
 1106              	 .align 2
 1107              	 .global ACIM_FREQ_CTRL_UpdateError
 1108              	 .thumb
 1109              	 .thumb_func
 1111              	ACIM_FREQ_CTRL_UpdateError:
 1112              	.LFB246:
 364:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 365:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ADC_AVAILABLE == 1U)
 366:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lADCQueueEntry(ACIM_FREQ_CTRL_ADCConfig_t *const HandlePtr,uint8_t active_queue
 367:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 368:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint8_t queue_entry_num;
 369:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Insertion of queue entry for conversion*/
 370:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for(queue_entry_num = 0U; queue_entry_num <= 3U; queue_entry_num++)
 371:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 372:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (NULL != HandlePtr->queue_entry_hdlarray[queue_entry_num][active_queue])
 373:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 374:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (NULL != HandlePtr->vadc_chhandle_array[queue_entry_num])
 375:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 376:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->vadc_chhandle_array[queue_entry_num]->input_class =
 377:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (uint8_t)HandlePtr->qapp_handlearray[active_queue]->iclass_num;
 378:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 379:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ADC_QUEUE_InsertQueueEntry(HandlePtr->qapp_handlearray[active_queue],
 380:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->queue_entry_hdlarray[queue_entry_num][active_queue]);
 381:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 382:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 383:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 384:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_ADCConfig(ACIM_FREQ_CTRL_ADCConfig_t *const HandlePtr)
 385:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 386:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint8_t active_queue;
 387:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_ADC_CALIBRATION == 1U)
 388:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (UC_SERIES == XMC13)
 389:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t adc_calib = 0x11U;
 390:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t Count;
 391:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 392:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 393:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t adc_status = ACIM_FREQ_CTRL_STATUS_FAILURE;
 394:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Queue App initialization*/
 395:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for(active_queue = 0U;active_queue < 4U;active_queue++)
 396:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 397:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((uint8_t)ACIM_FREQ_CTRL_QUEUE_ACTIVE == HandlePtr->queue_active[active_queue])
 398:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 399:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       adc_status = (ACIM_FREQ_CTRL_STATUS_t)ADC_QUEUE_Init(HandlePtr->qapp_handlearray[active_queue
 400:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 401:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 402:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*channel initialization*/
 403:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (NULL != HandlePtr->vadc_chhandle_array[active_queue])
 404:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 405:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       XMC_VADC_GROUP_ChannelInit(HandlePtr->vadc_group_pointerarray[active_queue],
 406:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (uint32_t)HandlePtr->channel_num_array[active_queue],
 407:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->vadc_chhandle_array[active_queue]);
 408:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 409:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Result initialization*/
 410:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (NULL != HandlePtr->vadc_reshandle_array[active_queue])
 411:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 412:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       XMC_VADC_GROUP_ResultInit(HandlePtr->vadc_group_pointerarray[active_queue],
 413:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (uint32_t)HandlePtr->result_num_array[active_queue],
 414:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->vadc_reshandle_array[active_queue]);
 415:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 416:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 417:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((uint8_t)ACIM_FREQ_CTRL_QUEUE_ACTIVE == HandlePtr->queue_active[active_queue])
 418:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 419:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_lADCQueueEntry(HandlePtr,active_queue);
 420:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_ADC_CALIBRATION == 1U)
 421:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (UC_SERIES == XMC13)
 422:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*ADC work around code */
 423:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       VADC -> GLOBCFG = 0x80038000;
 424:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       for(Count=0U;Count<1000U;Count++)
 425:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 426:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ;
 427:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 428:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       adc_calib = adc_calib<<SHS_SHSCFG_STATE_Pos;
 429:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       while( (SHS0->SHSCFG & SHS_SHSCFG_STATE_Msk) == adc_calib)
 430:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 431:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ;
 432:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 433:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ADC_AI0040 = 0x80008000;
 434:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ADC_AI0041 = 0x80008000;
 435:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 436:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 437:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ADC_QUEUE_AllEntriesInserted(HandlePtr->qapp_handlearray[active_queue]);
 438:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 439:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 440:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (adc_status);
 441:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 442:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 443:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* Report error */
 444:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_UpdateError(ACIM_FREQ_CTRL_t* const HandlePtr, const ACIM_FREQ_CTRL_EID_t error
 445:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1113              	 .loc 4 445 0
 1114              	 .cfi_startproc
 1115              	 
 1116              	 
 1117 0000 80B5     	 push {r7,lr}
 1118              	.LCFI77:
 1119              	 .cfi_def_cfa_offset 8
 1120              	 .cfi_offset 7,-8
 1121              	 .cfi_offset 14,-4
 1122 0002 82B0     	 sub sp,sp,#8
 1123              	.LCFI78:
 1124              	 .cfi_def_cfa_offset 16
 1125 0004 00AF     	 add r7,sp,#0
 1126              	.LCFI79:
 1127              	 .cfi_def_cfa_register 7
 1128 0006 7860     	 str r0,[r7,#4]
 1129 0008 0B46     	 mov r3,r1
 1130 000a FB70     	 strb r3,[r7,#3]
 446:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Log the operational error */
 447:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->operational_error |= ((uint32_t) 1 << (uint32_t) error_num);
 1131              	 .loc 4 447 0
 1132 000c 7B68     	 ldr r3,[r7,#4]
 1133 000e 5A6D     	 ldr r2,[r3,#84]
 1134 0010 FB78     	 ldrb r3,[r7,#3]
 1135 0012 0121     	 movs r1,#1
 1136 0014 01FA03F3 	 lsl r3,r1,r3
 1137 0018 1A43     	 orrs r2,r2,r3
 1138 001a 7B68     	 ldr r3,[r7,#4]
 1139 001c 5A65     	 str r2,[r3,#84]
 448:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Set the error status in error table */
 449:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->error_table_ptr[error_num].error_status = (uint8_t) ACIM_FREQ_CTRL_ERROR_SET;
 1140              	 .loc 4 449 0
 1141 001e 7B68     	 ldr r3,[r7,#4]
 1142 0020 DA69     	 ldr r2,[r3,#28]
 1143 0022 FB78     	 ldrb r3,[r7,#3]
 1144 0024 DB00     	 lsls r3,r3,#3
 1145 0026 1344     	 add r3,r3,r2
 1146 0028 0122     	 movs r2,#1
 1147 002a 5A71     	 strb r2,[r3,#5]
 450:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->error_table_ptr[error_num].error_handler_ptr_t != NULL)
 1148              	 .loc 4 450 0
 1149 002c 7B68     	 ldr r3,[r7,#4]
 1150 002e DA69     	 ldr r2,[r3,#28]
 1151 0030 FB78     	 ldrb r3,[r7,#3]
 1152 0032 DB00     	 lsls r3,r3,#3
 1153 0034 1344     	 add r3,r3,r2
 1154 0036 1B68     	 ldr r3,[r3]
 1155 0038 002B     	 cmp r3,#0
 1156 003a 07D0     	 beq .L49
 451:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 452:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* Call the function to take action for timeout */
 453:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     (HandlePtr->error_table_ptr[error_num].error_handler_ptr_t)(HandlePtr);
 1157              	 .loc 4 453 0
 1158 003c 7B68     	 ldr r3,[r7,#4]
 1159 003e DA69     	 ldr r2,[r3,#28]
 1160 0040 FB78     	 ldrb r3,[r7,#3]
 1161 0042 DB00     	 lsls r3,r3,#3
 1162 0044 1344     	 add r3,r3,r2
 1163 0046 1B68     	 ldr r3,[r3]
 1164 0048 7868     	 ldr r0,[r7,#4]
 1165 004a 9847     	 blx r3
 1166              	.L49:
 454:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 455:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1167              	 .loc 4 455 0
 1168 004c 0837     	 adds r7,r7,#8
 1169              	.LCFI80:
 1170              	 .cfi_def_cfa_offset 8
 1171 004e BD46     	 mov sp,r7
 1172              	.LCFI81:
 1173              	 .cfi_def_cfa_register 13
 1174              	 
 1175 0050 80BD     	 pop {r7,pc}
 1176              	 .cfi_endproc
 1177              	.LFE246:
 1179 0052 00BF     	 .section .text.ACIM_FREQ_CTRL_lTaskSchedulerRegisteration,"ax",%progbits
 1180              	 .align 2
 1181              	 .global ACIM_FREQ_CTRL_lTaskSchedulerRegisteration
 1182              	 .thumb
 1183              	 .thumb_func
 1185              	ACIM_FREQ_CTRL_lTaskSchedulerRegisteration:
 1186              	.LFB247:
 456:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 457:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lTaskSchedulerRegisteration(ACIM_FREQ_CTRL_t*const HandlePtr,ACIM_FREQ_CTRL_TAS
 458:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     const ACIM_FREQ_CTRL_EID_t error_num,uint32_t task_time)
 459:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1187              	 .loc 4 459 0
 1188              	 .cfi_startproc
 1189              	 
 1190              	 
 1191 0000 80B5     	 push {r7,lr}
 1192              	.LCFI82:
 1193              	 .cfi_def_cfa_offset 8
 1194              	 .cfi_offset 7,-8
 1195              	 .cfi_offset 14,-4
 1196 0002 84B0     	 sub sp,sp,#16
 1197              	.LCFI83:
 1198              	 .cfi_def_cfa_offset 24
 1199 0004 00AF     	 add r7,sp,#0
 1200              	.LCFI84:
 1201              	 .cfi_def_cfa_register 7
 1202 0006 F860     	 str r0,[r7,#12]
 1203 0008 B960     	 str r1,[r7,#8]
 1204 000a 3B60     	 str r3,[r7]
 1205 000c 1346     	 mov r3,r2
 1206 000e FB71     	 strb r3,[r7,#7]
 460:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((uint32_t)ACIM_FREQ_CTRL_STATUS_FAILURE == (uint32_t)AUTOMATION_RegisterTask((AUTOMATION_TASK
 1207              	 .loc 4 460 0
 1208 0010 B868     	 ldr r0,[r7,#8]
 1209 0012 F968     	 ldr r1,[r7,#12]
 1210 0014 3A68     	 ldr r2,[r7]
 1211 0016 FFF7FEFF 	 bl AUTOMATION_RegisterTask
 1212 001a 0346     	 mov r3,r0
 1213 001c 012B     	 cmp r3,#1
 1214 001e 05D1     	 bne .L52
 461:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           task_time))
 462:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 463:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     ACIM_FREQ_CTRL_UpdateError(HandlePtr,error_num);
 1215              	 .loc 4 463 0
 1216 0020 FB79     	 ldrb r3,[r7,#7]
 1217 0022 F868     	 ldr r0,[r7,#12]
 1218 0024 1946     	 mov r1,r3
 1219 0026 FFF7FEFF 	 bl ACIM_FREQ_CTRL_UpdateError
 1220 002a 0EE0     	 b .L51
 1221              	.L52:
 464:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 465:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 466:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 467:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (error_num == ACIM_FREQ_CTRL_EID_SVP_REG_FAILED)
 1222              	 .loc 4 467 0
 1223 002c FB79     	 ldrb r3,[r7,#7]
 1224 002e 012B     	 cmp r3,#1
 1225 0030 04D1     	 bne .L54
 468:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 469:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->registered_task_svp = 1U;
 1226              	 .loc 4 469 0
 1227 0032 FB68     	 ldr r3,[r7,#12]
 1228 0034 0122     	 movs r2,#1
 1229 0036 83F8A920 	 strb r2,[r3,#169]
 1230 003a 06E0     	 b .L51
 1231              	.L54:
 470:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 471:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else if (error_num == ACIM_FREQ_CTRL_EID_PCL_REG_FAILED)
 1232              	 .loc 4 471 0
 1233 003c FB79     	 ldrb r3,[r7,#7]
 1234 003e 022B     	 cmp r3,#2
 1235 0040 03D1     	 bne .L51
 472:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 473:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->registered_task_pcl = 1U;
 1236              	 .loc 4 473 0
 1237 0042 FB68     	 ldr r3,[r7,#12]
 1238 0044 0122     	 movs r2,#1
 1239 0046 83F8AA20 	 strb r2,[r3,#170]
 1240              	.L51:
 474:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 475:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 476:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1241              	 .loc 4 476 0
 1242 004a 1037     	 adds r7,r7,#16
 1243              	.LCFI85:
 1244              	 .cfi_def_cfa_offset 8
 1245 004c BD46     	 mov sp,r7
 1246              	.LCFI86:
 1247              	 .cfi_def_cfa_register 13
 1248              	 
 1249 004e 80BD     	 pop {r7,pc}
 1250              	 .cfi_endproc
 1251              	.LFE247:
 1253              	 .section .text.ACIM_FREQ_CTRL_MotorStart,"ax",%progbits
 1254              	 .align 2
 1255              	 .global ACIM_FREQ_CTRL_MotorStart
 1256              	 .thumb
 1257              	 .thumb_func
 1259              	ACIM_FREQ_CTRL_MotorStart:
 1260              	.LFB248:
 477:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 478:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_MotorStart(ACIM_FREQ_CTRL_t* const HandlePtr)
 479:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1261              	 .loc 4 479 0
 1262              	 .cfi_startproc
 1263              	 
 1264              	 
 1265 0000 80B5     	 push {r7,lr}
 1266              	.LCFI87:
 1267              	 .cfi_def_cfa_offset 8
 1268              	 .cfi_offset 7,-8
 1269              	 .cfi_offset 14,-4
 1270 0002 82B0     	 sub sp,sp,#8
 1271              	.LCFI88:
 1272              	 .cfi_def_cfa_offset 16
 1273 0004 00AF     	 add r7,sp,#0
 1274              	.LCFI89:
 1275              	 .cfi_def_cfa_register 7
 1276 0006 7860     	 str r0,[r7,#4]
 480:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Motor State machine should be in STOP state to start the motor.
 481:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    * In case of any error, motor start function won't be started
 482:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    * until clear all the errors.
 483:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    */
 484:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->msm_state == ACIM_FREQ_CTRL_MSM_STOP)
 1277              	 .loc 4 484 0
 1278 0008 7B68     	 ldr r3,[r7,#4]
 1279 000a 93F84D30 	 ldrb r3,[r3,#77]
 1280 000e 002B     	 cmp r3,#0
 1281 0010 4BD1     	 bne .L55
 485:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 486:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_DSM_AVAILABLE == 1U)
 487:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((HandlePtr->acim_config_ptr->dsm_task_conf == (uint8_t)ACIM_FREQ_CTRL_TS_DISABLED)||
 1282              	 .loc 4 487 0
 1283 0012 7B68     	 ldr r3,[r7,#4]
 1284 0014 1B68     	 ldr r3,[r3]
 1285 0016 DB7C     	 ldrb r3,[r3,#19]
 1286 0018 002B     	 cmp r3,#0
 1287 001a 04D0     	 beq .L57
 488:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ( HandlePtr->acim_statemachine->current_state == (uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION))
 1288              	 .loc 4 488 0 discriminator 1
 1289 001c 7B68     	 ldr r3,[r7,#4]
 1290 001e DB6B     	 ldr r3,[r3,#60]
 1291 0020 1B7A     	 ldrb r3,[r3,#8]
 487:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ( HandlePtr->acim_statemachine->current_state == (uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION))
 1292              	 .loc 4 487 0 discriminator 1
 1293 0022 032B     	 cmp r3,#3
 1294 0024 03D1     	 bne .L58
 1295              	.L57:
 489:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 490:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Start the motor, if Drive State machine is in Operation state*/
 491:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_INIT_INVERTER;
 1296              	 .loc 4 491 0
 1297 0026 7B68     	 ldr r3,[r7,#4]
 1298 0028 0122     	 movs r2,#1
 1299 002a 83F84D20 	 strb r2,[r3,#77]
 1300              	.L58:
 492:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 493:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((HandlePtr->acim_config_ptr->dsm_task_conf != (uint8_t)ACIM_FREQ_CTRL_TS_DISABLED) &&
 1301              	 .loc 4 493 0
 1302 002e 7B68     	 ldr r3,[r7,#4]
 1303 0030 1B68     	 ldr r3,[r3]
 1304 0032 DB7C     	 ldrb r3,[r3,#19]
 1305 0034 002B     	 cmp r3,#0
 1306 0036 08D0     	 beq .L59
 494:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ( HandlePtr->acim_statemachine->current_state != (uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION))
 1307              	 .loc 4 494 0 discriminator 1
 1308 0038 7B68     	 ldr r3,[r7,#4]
 1309 003a DB6B     	 ldr r3,[r3,#60]
 1310 003c 1B7A     	 ldrb r3,[r3,#8]
 493:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ( HandlePtr->acim_statemachine->current_state != (uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION))
 1311              	 .loc 4 493 0 discriminator 1
 1312 003e 032B     	 cmp r3,#3
 1313 0040 03D0     	 beq .L59
 495:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 496:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->cw_state =ACIM_FREQ_CTRL_CW_AUTOMATIC_ON;
 1314              	 .loc 4 496 0
 1315 0042 7B68     	 ldr r3,[r7,#4]
 1316 0044 0822     	 movs r2,#8
 1317 0046 83F84C20 	 strb r2,[r3,#76]
 1318              	.L59:
 497:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 498:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #else
 499:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_INIT_INVERTER;
 500:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 501:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* check the MSM state */
 502:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->msm_state == ACIM_FREQ_CTRL_MSM_INIT_INVERTER)
 1319              	 .loc 4 502 0
 1320 004a 7B68     	 ldr r3,[r7,#4]
 1321 004c 93F84D30 	 ldrb r3,[r3,#77]
 1322 0050 012B     	 cmp r3,#1
 1323 0052 2AD1     	 bne .L55
 503:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 504:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 505:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /* Register set value process function to automation framework, based on user configuration *
 506:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((HandlePtr->acim_config_ptr->svp_task_conf == (uint8_t)ACIM_FREQ_CTRL_TS_AUTOMATION ) &&
 1324              	 .loc 4 506 0
 1325 0054 7B68     	 ldr r3,[r7,#4]
 1326 0056 1B68     	 ldr r3,[r3]
 1327 0058 9B7C     	 ldrb r3,[r3,#18]
 1328 005a 042B     	 cmp r3,#4
 1329 005c 0ED1     	 bne .L60
 507:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (HandlePtr->registered_task_svp == 0U))
 1330              	 .loc 4 507 0 discriminator 1
 1331 005e 7B68     	 ldr r3,[r7,#4]
 1332 0060 93F8A930 	 ldrb r3,[r3,#169]
 506:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (HandlePtr->registered_task_svp == 0U))
 1333              	 .loc 4 506 0 discriminator 1
 1334 0064 002B     	 cmp r3,#0
 1335 0066 09D1     	 bne .L60
 508:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 509:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ACIM_FREQ_CTRL_lTaskSchedulerRegisteration(HandlePtr,HandlePtr->svp_function_ptr,ACIM_FREQ_
 1336              	 .loc 4 509 0
 1337 0068 7B68     	 ldr r3,[r7,#4]
 1338 006a 5A6C     	 ldr r2,[r3,#68]
 1339 006c 7B68     	 ldr r3,[r7,#4]
 1340 006e D3F88C30 	 ldr r3,[r3,#140]
 1341 0072 7868     	 ldr r0,[r7,#4]
 1342 0074 1146     	 mov r1,r2
 1343 0076 0122     	 movs r2,#1
 1344 0078 FFF7FEFF 	 bl ACIM_FREQ_CTRL_lTaskSchedulerRegisteration
 1345              	.L60:
 510:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****             HandlePtr->svp_time);
 511:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 512:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /* Register primary control loop function to automation framework, based on user configuratio
 513:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((HandlePtr->acim_config_ptr->pcl_task_conf == (uint8_t)ACIM_FREQ_CTRL_TS_AUTOMATION) &&
 1346              	 .loc 4 513 0
 1347 007c 7B68     	 ldr r3,[r7,#4]
 1348 007e 1B68     	 ldr r3,[r3]
 1349 0080 5B7C     	 ldrb r3,[r3,#17]
 1350 0082 042B     	 cmp r3,#4
 1351 0084 0ED1     	 bne .L61
 514:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (HandlePtr->registered_task_pcl == 0U))
 1352              	 .loc 4 514 0 discriminator 1
 1353 0086 7B68     	 ldr r3,[r7,#4]
 1354 0088 93F8AA30 	 ldrb r3,[r3,#170]
 513:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (HandlePtr->registered_task_pcl == 0U))
 1355              	 .loc 4 513 0 discriminator 1
 1356 008c 002B     	 cmp r3,#0
 1357 008e 09D1     	 bne .L61
 515:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 516:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ACIM_FREQ_CTRL_lTaskSchedulerRegisteration(HandlePtr,HandlePtr->pcl_function_ptr,ACIM_FREQ_
 1358              	 .loc 4 516 0
 1359 0090 7B68     	 ldr r3,[r7,#4]
 1360 0092 1A6C     	 ldr r2,[r3,#64]
 1361 0094 7B68     	 ldr r3,[r7,#4]
 1362 0096 D3F88830 	 ldr r3,[r3,#136]
 1363 009a 7868     	 ldr r0,[r7,#4]
 1364 009c 1146     	 mov r1,r2
 1365 009e 0222     	 movs r2,#2
 1366 00a0 FFF7FEFF 	 bl ACIM_FREQ_CTRL_lTaskSchedulerRegisteration
 1367              	.L61:
 517:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****             HandlePtr->pcl_time);
 518:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 519:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 520:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_MSM(HandlePtr);
 1368              	 .loc 4 520 0
 1369 00a4 7868     	 ldr r0,[r7,#4]
 1370 00a6 FFF7FEFF 	 bl ACIM_FREQ_CTRL_MSM
 1371              	.L55:
 521:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 522:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 523:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1372              	 .loc 4 523 0
 1373 00aa 0837     	 adds r7,r7,#8
 1374              	.LCFI90:
 1375              	 .cfi_def_cfa_offset 8
 1376 00ac BD46     	 mov sp,r7
 1377              	.LCFI91:
 1378              	 .cfi_def_cfa_register 13
 1379              	 
 1380 00ae 80BD     	 pop {r7,pc}
 1381              	 .cfi_endproc
 1382              	.LFE248:
 1384              	 .section .text.ACIM_FREQ_CTRL_MotorStop,"ax",%progbits
 1385              	 .align 2
 1386              	 .global ACIM_FREQ_CTRL_MotorStop
 1387              	 .thumb
 1388              	 .thumb_func
 1390              	ACIM_FREQ_CTRL_MotorStop:
 1391              	.LFB249:
 524:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 525:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_MotorStop(ACIM_FREQ_CTRL_t* const HandlePtr)
 526:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1392              	 .loc 4 526 0
 1393              	 .cfi_startproc
 1394              	 
 1395              	 
 1396 0000 80B5     	 push {r7,lr}
 1397              	.LCFI92:
 1398              	 .cfi_def_cfa_offset 8
 1399              	 .cfi_offset 7,-8
 1400              	 .cfi_offset 14,-4
 1401 0002 84B0     	 sub sp,sp,#16
 1402              	.LCFI93:
 1403              	 .cfi_def_cfa_offset 24
 1404 0004 00AF     	 add r7,sp,#0
 1405              	.LCFI94:
 1406              	 .cfi_def_cfa_register 7
 1407 0006 7860     	 str r0,[r7,#4]
 527:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 528:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint8_t status = (uint8_t)ACIM_FREQ_CTRL_STATUS_SUCCESS;
 1408              	 .loc 4 528 0
 1409 0008 0023     	 movs r3,#0
 1410 000a FB73     	 strb r3,[r7,#15]
 529:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 530:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*stop pwm svm*/
 531:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   PWM_SVM_Stop(HandlePtr->pwm_svm_ptr);
 1411              	 .loc 4 531 0
 1412 000c 7B68     	 ldr r3,[r7,#4]
 1413 000e 5B68     	 ldr r3,[r3,#4]
 1414 0010 1846     	 mov r0,r3
 1415 0012 FFF7FEFF 	 bl PWM_SVM_Stop
 532:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*disable inverter*/
 533:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   PWM_SVM_InverterDisable(HandlePtr->pwm_svm_ptr);
 1416              	 .loc 4 533 0
 1417 0016 7B68     	 ldr r3,[r7,#4]
 1418 0018 5B68     	 ldr r3,[r3,#4]
 1419 001a 1846     	 mov r0,r3
 1420 001c FFF7FEFF 	 bl PWM_SVM_InverterDisable
 534:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 535:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Changing write access for pwm frequency to allowed*/
 536:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_PWM_FREQUENCY].write_access = (uint8_t) ACIM_FREQ_C
 1421              	 .loc 4 536 0
 1422 0020 7B68     	 ldr r3,[r7,#4]
 1423 0022 9B69     	 ldr r3,[r3,#24]
 1424 0024 8C33     	 adds r3,r3,#140
 1425 0026 0122     	 movs r2,#1
 1426 0028 1A76     	 strb r2,[r3,#24]
 537:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 538:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U)
 539:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* deregister Primary Control Loop function to automation framework, based on user configuration 
 540:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((HandlePtr->acim_config_ptr->pcl_task_conf == (uint8_t)ACIM_FREQ_CTRL_TS_AUTOMATION)
 1427              	 .loc 4 540 0
 1428 002a 7B68     	 ldr r3,[r7,#4]
 1429 002c 1B68     	 ldr r3,[r3]
 1430 002e 5B7C     	 ldrb r3,[r3,#17]
 1431 0030 042B     	 cmp r3,#4
 1432 0032 17D1     	 bne .L63
 541:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       &&(HandlePtr->registered_task_pcl == 1U))
 1433              	 .loc 4 541 0
 1434 0034 7B68     	 ldr r3,[r7,#4]
 1435 0036 93F8AA30 	 ldrb r3,[r3,#170]
 1436 003a 012B     	 cmp r3,#1
 1437 003c 12D1     	 bne .L63
 542:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 543:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = (uint8_t)AUTOMATION_DeregisterTask((AUTOMATION_TASK_FUNCT_PTR_t)HandlePtr->pcl_functio
 1438              	 .loc 4 543 0
 1439 003e 7B68     	 ldr r3,[r7,#4]
 1440 0040 1B6C     	 ldr r3,[r3,#64]
 1441 0042 1846     	 mov r0,r3
 1442 0044 FFF7FEFF 	 bl AUTOMATION_DeregisterTask
 1443 0048 0346     	 mov r3,r0
 1444 004a FB73     	 strb r3,[r7,#15]
 544:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((uint8_t)ACIM_FREQ_CTRL_STATUS_FAILURE == status)
 1445              	 .loc 4 544 0
 1446 004c FB7B     	 ldrb r3,[r7,#15]
 1447 004e 012B     	 cmp r3,#1
 1448 0050 04D1     	 bne .L64
 545:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 546:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_UpdateError(HandlePtr, ACIM_FREQ_CTRL_EID_PCL_REG_FAILED);
 1449              	 .loc 4 546 0
 1450 0052 7868     	 ldr r0,[r7,#4]
 1451 0054 0221     	 movs r1,#2
 1452 0056 FFF7FEFF 	 bl ACIM_FREQ_CTRL_UpdateError
 1453 005a 03E0     	 b .L63
 1454              	.L64:
 547:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 548:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 549:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 550:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->registered_task_pcl = 0U;
 1455              	 .loc 4 550 0
 1456 005c 7B68     	 ldr r3,[r7,#4]
 1457 005e 0022     	 movs r2,#0
 1458 0060 83F8AA20 	 strb r2,[r3,#170]
 1459              	.L63:
 551:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 552:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 553:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 554:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* deregister Set value process function to automation framework, based on user configuration */
 555:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((HandlePtr->acim_config_ptr->svp_task_conf == (uint8_t)ACIM_FREQ_CTRL_TS_AUTOMATION)
 1460              	 .loc 4 555 0
 1461 0064 7B68     	 ldr r3,[r7,#4]
 1462 0066 1B68     	 ldr r3,[r3]
 1463 0068 9B7C     	 ldrb r3,[r3,#18]
 1464 006a 042B     	 cmp r3,#4
 1465 006c 17D1     	 bne .L65
 556:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       &&(HandlePtr->registered_task_svp == 1U))
 1466              	 .loc 4 556 0
 1467 006e 7B68     	 ldr r3,[r7,#4]
 1468 0070 93F8A930 	 ldrb r3,[r3,#169]
 1469 0074 012B     	 cmp r3,#1
 1470 0076 12D1     	 bne .L65
 557:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 558:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = (uint8_t)AUTOMATION_DeregisterTask((AUTOMATION_TASK_FUNCT_PTR_t)HandlePtr->svp_functio
 1471              	 .loc 4 558 0
 1472 0078 7B68     	 ldr r3,[r7,#4]
 1473 007a 5B6C     	 ldr r3,[r3,#68]
 1474 007c 1846     	 mov r0,r3
 1475 007e FFF7FEFF 	 bl AUTOMATION_DeregisterTask
 1476 0082 0346     	 mov r3,r0
 1477 0084 FB73     	 strb r3,[r7,#15]
 559:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((uint8_t)ACIM_FREQ_CTRL_STATUS_FAILURE == status)
 1478              	 .loc 4 559 0
 1479 0086 FB7B     	 ldrb r3,[r7,#15]
 1480 0088 012B     	 cmp r3,#1
 1481 008a 04D1     	 bne .L66
 560:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 561:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_UpdateError(HandlePtr, ACIM_FREQ_CTRL_EID_SVP_REG_FAILED);
 1482              	 .loc 4 561 0
 1483 008c 7868     	 ldr r0,[r7,#4]
 1484 008e 0121     	 movs r1,#1
 1485 0090 FFF7FEFF 	 bl ACIM_FREQ_CTRL_UpdateError
 1486 0094 03E0     	 b .L65
 1487              	.L66:
 562:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 563:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 564:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 565:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->registered_task_svp = 0U;
 1488              	 .loc 4 565 0
 1489 0096 7B68     	 ldr r3,[r7,#4]
 1490 0098 0022     	 movs r2,#0
 1491 009a 83F8A920 	 strb r2,[r3,#169]
 1492              	.L65:
 566:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 567:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 568:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
 569:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (((HandlePtr->operational_error & 0x1FU) != 0U))
 1493              	 .loc 4 569 0
 1494 009e 7B68     	 ldr r3,[r7,#4]
 1495 00a0 5B6D     	 ldr r3,[r3,#84]
 1496 00a2 03F01F03 	 and r3,r3,#31
 1497 00a6 002B     	 cmp r3,#0
 1498 00a8 07D0     	 beq .L67
 570:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 571:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_ERROR;
 1499              	 .loc 4 571 0
 1500 00aa 7B68     	 ldr r3,[r7,#4]
 1501 00ac 0F22     	 movs r2,#15
 1502 00ae 83F84D20 	 strb r2,[r3,#77]
 572:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*call the motor state machine, to report the error*/
 573:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     ACIM_FREQ_CTRL_MSM(HandlePtr);
 1503              	 .loc 4 573 0
 1504 00b2 7868     	 ldr r0,[r7,#4]
 1505 00b4 FFF7FEFF 	 bl ACIM_FREQ_CTRL_MSM
 1506 00b8 03E0     	 b .L62
 1507              	.L67:
 574:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 575:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 576:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 577:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* Change motor control state machine to stop */
 578:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_STOP;
 1508              	 .loc 4 578 0
 1509 00ba 7B68     	 ldr r3,[r7,#4]
 1510 00bc 0022     	 movs r2,#0
 1511 00be 83F84D20 	 strb r2,[r3,#77]
 1512              	.L62:
 579:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 580:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1513              	 .loc 4 580 0
 1514 00c2 1037     	 adds r7,r7,#16
 1515              	.LCFI95:
 1516              	 .cfi_def_cfa_offset 8
 1517 00c4 BD46     	 mov sp,r7
 1518              	.LCFI96:
 1519              	 .cfi_def_cfa_register 13
 1520              	 
 1521 00c6 80BD     	 pop {r7,pc}
 1522              	 .cfi_endproc
 1523              	.LFE249:
 1525              	 .global __aeabi_ldivmod
 1526              	 .section .text.ACIM_FREQ_CTRL_SetParameter,"ax",%progbits
 1527              	 .align 2
 1528              	 .global ACIM_FREQ_CTRL_SetParameter
 1529              	 .thumb
 1530              	 .thumb_func
 1532              	ACIM_FREQ_CTRL_SetParameter:
 1533              	.LFB250:
 581:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 582:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetParameter(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t para
 583:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****                                                     ACIM_FREQ_CTRL_PID_t param_id)
 584:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1534              	 .loc 4 584 0
 1535              	 .cfi_startproc
 1536              	 
 1537              	 
 1538 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 1539              	.LCFI97:
 1540              	 .cfi_def_cfa_offset 20
 1541              	 .cfi_offset 4,-20
 1542              	 .cfi_offset 5,-16
 1543              	 .cfi_offset 6,-12
 1544              	 .cfi_offset 7,-8
 1545              	 .cfi_offset 14,-4
 1546 0002 87B0     	 sub sp,sp,#28
 1547              	.LCFI98:
 1548              	 .cfi_def_cfa_offset 48
 1549 0004 00AF     	 add r7,sp,#0
 1550              	.LCFI99:
 1551              	 .cfi_def_cfa_register 7
 1552 0006 F860     	 str r0,[r7,#12]
 1553 0008 B960     	 str r1,[r7,#8]
 1554 000a 1346     	 mov r3,r2
 1555 000c FB71     	 strb r3,[r7,#7]
 585:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_PT_ENTRY_t *param_ptr = &HandlePtr->param_table_ptr[param_id];
 1556              	 .loc 4 585 0
 1557 000e FB68     	 ldr r3,[r7,#12]
 1558 0010 9969     	 ldr r1,[r3,#24]
 1559 0012 FA79     	 ldrb r2,[r7,#7]
 1560 0014 1346     	 mov r3,r2
 1561 0016 DB00     	 lsls r3,r3,#3
 1562 0018 9B1A     	 subs r3,r3,r2
 1563 001a 9B00     	 lsls r3,r3,#2
 1564 001c 0B44     	 add r3,r3,r1
 1565 001e 3B61     	 str r3,[r7,#16]
 586:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status = ACIM_FREQ_CTRL_STATUS_SUCCESS;
 1566              	 .loc 4 586 0
 1567 0020 0023     	 movs r3,#0
 1568 0022 FB75     	 strb r3,[r7,#23]
 587:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (param_ptr->write_access == (uint8_t) ACIM_FREQ_CTRL_PH_WA_ALLOWED)
 1569              	 .loc 4 587 0
 1570 0024 3B69     	 ldr r3,[r7,#16]
 1571 0026 1B7E     	 ldrb r3,[r3,#24]
 1572 0028 012B     	 cmp r3,#1
 1573 002a 2DD1     	 bne .L70
 588:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 589:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((param_value >= param_ptr->minval) && (param_value <= param_ptr->maxval))
 1574              	 .loc 4 589 0
 1575 002c 3B69     	 ldr r3,[r7,#16]
 1576 002e 5A68     	 ldr r2,[r3,#4]
 1577 0030 BB68     	 ldr r3,[r7,#8]
 1578 0032 9A42     	 cmp r2,r3
 1579 0034 25DC     	 bgt .L71
 1580              	 .loc 4 589 0 is_stmt 0 discriminator 1
 1581 0036 3B69     	 ldr r3,[r7,#16]
 1582 0038 9A68     	 ldr r2,[r3,#8]
 1583 003a BB68     	 ldr r3,[r7,#8]
 1584 003c 9A42     	 cmp r2,r3
 1585 003e 20DB     	 blt .L71
 590:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 591:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       *param_ptr->param_value = (int32_t)(
 1586              	 .loc 4 591 0 is_stmt 1
 1587 0040 3B69     	 ldr r3,[r7,#16]
 1588 0042 1C68     	 ldr r4,[r3]
 592:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           ((int64_t) param_value * (int64_t) param_ptr->inv_scale) / (int64_t) ACIM_FREQ_CTRL_POWER
 1589              	 .loc 4 592 0
 1590 0044 BB68     	 ldr r3,[r7,#8]
 1591 0046 1846     	 mov r0,r3
 1592 0048 4FEAE071 	 asr r1,r0,#31
 1593 004c 3B69     	 ldr r3,[r7,#16]
 1594 004e 1B69     	 ldr r3,[r3,#16]
 1595 0050 1A46     	 mov r2,r3
 1596 0052 4FF00003 	 mov r3,#0
 1597 0056 02FB01F6 	 mul r6,r2,r1
 1598 005a 00FB03F5 	 mul r5,r0,r3
 1599 005e 3544     	 add r5,r5,r6
 1600 0060 A0FB0223 	 umull r2,r3,r0,r2
 1601 0064 E918     	 adds r1,r5,r3
 1602 0066 0B46     	 mov r3,r1
 1603 0068 1046     	 mov r0,r2
 1604 006a 1946     	 mov r1,r3
 1605 006c 47F6FF72 	 movw r2,#32767
 1606 0070 4FF00003 	 mov r3,#0
 1607 0074 FFF7FEFF 	 bl __aeabi_ldivmod
 1608 0078 0246     	 mov r2,r0
 1609 007a 0B46     	 mov r3,r1
 591:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           ((int64_t) param_value * (int64_t) param_ptr->inv_scale) / (int64_t) ACIM_FREQ_CTRL_POWER
 1610              	 .loc 4 591 0
 1611 007c 1346     	 mov r3,r2
 1612 007e 2360     	 str r3,[r4]
 1613 0080 04E0     	 b .L73
 1614              	.L71:
 593:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 594:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 595:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 596:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = ACIM_FREQ_CTRL_STATUS_INVALID_PARAM;
 1615              	 .loc 4 596 0
 1616 0082 0223     	 movs r3,#2
 1617 0084 FB75     	 strb r3,[r7,#23]
 1618 0086 01E0     	 b .L73
 1619              	.L70:
 597:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 598:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 599:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 600:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 601:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = ACIM_FREQ_CTRL_STATUS_PERMISSION_DENIED;
 1620              	 .loc 4 601 0
 1621 0088 0423     	 movs r3,#4
 1622 008a FB75     	 strb r3,[r7,#23]
 1623              	.L73:
 602:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 603:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return status;
 1624              	 .loc 4 603 0
 1625 008c FB7D     	 ldrb r3,[r7,#23]
 604:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1626              	 .loc 4 604 0
 1627 008e 1846     	 mov r0,r3
 1628 0090 1C37     	 adds r7,r7,#28
 1629              	.LCFI100:
 1630              	 .cfi_def_cfa_offset 20
 1631 0092 BD46     	 mov sp,r7
 1632              	.LCFI101:
 1633              	 .cfi_def_cfa_register 13
 1634              	 
 1635 0094 F0BD     	 pop {r4,r5,r6,r7,pc}
 1636              	 .cfi_endproc
 1637              	.LFE250:
 1639              	 .section .text.ACIM_FREQ_CTRL_SetSpeed,"ax",%progbits
 1640              	 .align 2
 1641              	 .global ACIM_FREQ_CTRL_SetSpeed
 1642              	 .thumb
 1643              	 .thumb_func
 1645              	ACIM_FREQ_CTRL_SetSpeed:
 1646              	.LFB251:
 605:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 606:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update the end speed of the motor */
 607:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetSpeed(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t speed)
 608:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1647              	 .loc 4 608 0
 1648              	 .cfi_startproc
 1649              	 
 1650              	 
 1651 0000 80B5     	 push {r7,lr}
 1652              	.LCFI102:
 1653              	 .cfi_def_cfa_offset 8
 1654              	 .cfi_offset 7,-8
 1655              	 .cfi_offset 14,-4
 1656 0002 84B0     	 sub sp,sp,#16
 1657              	.LCFI103:
 1658              	 .cfi_def_cfa_offset 24
 1659 0004 00AF     	 add r7,sp,#0
 1660              	.LCFI104:
 1661              	 .cfi_def_cfa_register 7
 1662 0006 7860     	 str r0,[r7,#4]
 1663 0008 3960     	 str r1,[r7]
 609:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status;
 610:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*set the speed and return the status*/
 611:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   status = ACIM_FREQ_CTRL_SetParameter(HandlePtr, speed, ACIM_FREQ_CTRL_PID_SPEED_REF);
 1664              	 .loc 4 611 0
 1665 000a 7868     	 ldr r0,[r7,#4]
 1666 000c 3968     	 ldr r1,[r7]
 1667 000e 0122     	 movs r2,#1
 1668 0010 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 1669 0014 0346     	 mov r3,r0
 1670 0016 FB73     	 strb r3,[r7,#15]
 612:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*set the motor direction based on the speed*/
 613:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->user_speed_set < 0)
 1671              	 .loc 4 613 0
 1672 0018 7B68     	 ldr r3,[r7,#4]
 1673 001a 9B6E     	 ldr r3,[r3,#104]
 1674 001c 002B     	 cmp r3,#0
 1675 001e 04DA     	 bge .L76
 614:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 615:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->motor_direction = (int8_t) ACIM_FREQ_CTRL_ANTICLOCKWISE_DIR;
 1676              	 .loc 4 615 0
 1677 0020 7B68     	 ldr r3,[r7,#4]
 1678 0022 FF22     	 movs r2,#255
 1679 0024 83F8A420 	 strb r2,[r3,#164]
 1680 0028 03E0     	 b .L77
 1681              	.L76:
 616:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 617:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 618:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 619:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->motor_direction = (int8_t) ACIM_FREQ_CTRL_CLOCKWISE_DIR;
 1682              	 .loc 4 619 0
 1683 002a 7B68     	 ldr r3,[r7,#4]
 1684 002c 0122     	 movs r2,#1
 1685 002e 83F8A420 	 strb r2,[r3,#164]
 1686              	.L77:
 620:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 621:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return status;
 1687              	 .loc 4 621 0
 1688 0032 FB7B     	 ldrb r3,[r7,#15]
 622:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1689              	 .loc 4 622 0
 1690 0034 1846     	 mov r0,r3
 1691 0036 1037     	 adds r7,r7,#16
 1692              	.LCFI105:
 1693              	 .cfi_def_cfa_offset 8
 1694 0038 BD46     	 mov sp,r7
 1695              	.LCFI106:
 1696              	 .cfi_def_cfa_register 13
 1697              	 
 1698 003a 80BD     	 pop {r7,pc}
 1699              	 .cfi_endproc
 1700              	.LFE251:
 1702              	 .section .text.ACIM_FREQ_CTRL_GetSpeed,"ax",%progbits
 1703              	 .align 2
 1704              	 .global ACIM_FREQ_CTRL_GetSpeed
 1705              	 .thumb
 1706              	 .thumb_func
 1708              	ACIM_FREQ_CTRL_GetSpeed:
 1709              	.LFB252:
 623:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 624:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update return the current speed of the motor */
 625:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** int32_t ACIM_FREQ_CTRL_GetSpeed(ACIM_FREQ_CTRL_t * const HandlePtr)
 626:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1710              	 .loc 4 626 0
 1711              	 .cfi_startproc
 1712              	 
 1713              	 
 1714 0000 B0B5     	 push {r4,r5,r7,lr}
 1715              	.LCFI107:
 1716              	 .cfi_def_cfa_offset 16
 1717              	 .cfi_offset 4,-16
 1718              	 .cfi_offset 5,-12
 1719              	 .cfi_offset 7,-8
 1720              	 .cfi_offset 14,-4
 1721 0002 84B0     	 sub sp,sp,#16
 1722              	.LCFI108:
 1723              	 .cfi_def_cfa_offset 32
 1724 0004 00AF     	 add r7,sp,#0
 1725              	.LCFI109:
 1726              	 .cfi_def_cfa_register 7
 1727 0006 7860     	 str r0,[r7,#4]
 627:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   int32_t speed;
 628:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   speed = (int32_t)(
 629:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((int64_t)(*HandlePtr->speed_set_ptr) * (int64_t) HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_P
 1728              	 .loc 4 629 0
 1729 0008 7B68     	 ldr r3,[r7,#4]
 1730 000a 1B6F     	 ldr r3,[r3,#112]
 1731 000c 1B68     	 ldr r3,[r3]
 1732 000e 1846     	 mov r0,r3
 1733 0010 4FEAE071 	 asr r1,r0,#31
 1734 0014 7B68     	 ldr r3,[r7,#4]
 1735 0016 9B69     	 ldr r3,[r3,#24]
 1736 0018 1C33     	 adds r3,r3,#28
 1737 001a DB68     	 ldr r3,[r3,#12]
 1738 001c 1A46     	 mov r2,r3
 1739 001e 4FF00003 	 mov r3,#0
 1740 0022 02FB01F5 	 mul r5,r2,r1
 1741 0026 00FB03F4 	 mul r4,r0,r3
 1742 002a 2C44     	 add r4,r4,r5
 1743 002c A0FB0223 	 umull r2,r3,r0,r2
 1744 0030 E118     	 adds r1,r4,r3
 1745 0032 0B46     	 mov r3,r1
 630:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           / 32767);
 1746              	 .loc 4 630 0
 1747 0034 1046     	 mov r0,r2
 1748 0036 1946     	 mov r1,r3
 1749 0038 47F6FF72 	 movw r2,#32767
 1750 003c 4FF00003 	 mov r3,#0
 1751 0040 FFF7FEFF 	 bl __aeabi_ldivmod
 1752 0044 0246     	 mov r2,r0
 1753 0046 0B46     	 mov r3,r1
 628:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((int64_t)(*HandlePtr->speed_set_ptr) * (int64_t) HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_P
 1754              	 .loc 4 628 0
 1755 0048 1346     	 mov r3,r2
 1756 004a FB60     	 str r3,[r7,#12]
 631:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (int32_t) speed;
 1757              	 .loc 4 631 0
 1758 004c FB68     	 ldr r3,[r7,#12]
 632:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1759              	 .loc 4 632 0
 1760 004e 1846     	 mov r0,r3
 1761 0050 1037     	 adds r7,r7,#16
 1762              	.LCFI110:
 1763              	 .cfi_def_cfa_offset 16
 1764 0052 BD46     	 mov sp,r7
 1765              	.LCFI111:
 1766              	 .cfi_def_cfa_register 13
 1767              	 
 1768 0054 B0BD     	 pop {r4,r5,r7,pc}
 1769              	 .cfi_endproc
 1770              	.LFE252:
 1772 0056 00BF     	 .section .text.ACIM_FREQ_CTRL_SetVoltageConstant,"ax",%progbits
 1773              	 .align 2
 1774              	 .global ACIM_FREQ_CTRL_SetVoltageConstant
 1775              	 .thumb
 1776              	 .thumb_func
 1778              	ACIM_FREQ_CTRL_SetVoltageConstant:
 1779              	.LFB253:
 633:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 634:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update the voltage constant of the motor */
 635:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetVoltageConstant(ACIM_FREQ_CTRL_t* const HandlePtr, uint32
 636:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1780              	 .loc 4 636 0
 1781              	 .cfi_startproc
 1782              	 
 1783              	 
 1784 0000 80B5     	 push {r7,lr}
 1785              	.LCFI112:
 1786              	 .cfi_def_cfa_offset 8
 1787              	 .cfi_offset 7,-8
 1788              	 .cfi_offset 14,-4
 1789 0002 82B0     	 sub sp,sp,#8
 1790              	.LCFI113:
 1791              	 .cfi_def_cfa_offset 16
 1792 0004 00AF     	 add r7,sp,#0
 1793              	.LCFI114:
 1794              	 .cfi_def_cfa_register 7
 1795 0006 7860     	 str r0,[r7,#4]
 1796 0008 3960     	 str r1,[r7]
 637:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) volt_constant, ACIM_FREQ_CTRL_PID_VOLT_CO
 1797              	 .loc 4 637 0
 1798 000a 3B68     	 ldr r3,[r7]
 1799 000c 7868     	 ldr r0,[r7,#4]
 1800 000e 1946     	 mov r1,r3
 1801 0010 0222     	 movs r2,#2
 1802 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 1803 0016 0346     	 mov r3,r0
 638:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1804              	 .loc 4 638 0
 1805 0018 1846     	 mov r0,r3
 1806 001a 0837     	 adds r7,r7,#8
 1807              	.LCFI115:
 1808              	 .cfi_def_cfa_offset 8
 1809 001c BD46     	 mov sp,r7
 1810              	.LCFI116:
 1811              	 .cfi_def_cfa_register 13
 1812              	 
 1813 001e 80BD     	 pop {r7,pc}
 1814              	 .cfi_endproc
 1815              	.LFE253:
 1817              	 .section .text.ACIM_FREQ_CTRL_GetVoltageConstant,"ax",%progbits
 1818              	 .align 2
 1819              	 .global ACIM_FREQ_CTRL_GetVoltageConstant
 1820              	 .thumb
 1821              	 .thumb_func
 1823              	ACIM_FREQ_CTRL_GetVoltageConstant:
 1824              	.LFB254:
 639:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 640:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the voltage constant of the motor */
 641:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetVoltageConstant(ACIM_FREQ_CTRL_t* const HandlePtr)
 642:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1825              	 .loc 4 642 0
 1826              	 .cfi_startproc
 1827              	 
 1828              	 
 1829 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 1830              	.LCFI117:
 1831              	 .cfi_def_cfa_offset 20
 1832              	 .cfi_offset 4,-20
 1833              	 .cfi_offset 5,-16
 1834              	 .cfi_offset 6,-12
 1835              	 .cfi_offset 7,-8
 1836              	 .cfi_offset 14,-4
 1837 0002 83B0     	 sub sp,sp,#12
 1838              	.LCFI118:
 1839              	 .cfi_def_cfa_offset 32
 1840 0004 00AF     	 add r7,sp,#0
 1841              	.LCFI119:
 1842              	 .cfi_def_cfa_register 7
 1843 0006 7860     	 str r0,[r7,#4]
 643:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 644:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->vf_control_ptr->vf_constant
 1844              	 .loc 4 644 0
 1845 0008 7B68     	 ldr r3,[r7,#4]
 1846 000a 9B68     	 ldr r3,[r3,#8]
 1847 000c 1B68     	 ldr r3,[r3]
 1848 000e 1846     	 mov r0,r3
 1849 0010 4FF00001 	 mov r1,#0
 645:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_VOLT_CONSTANT].scale) >> ACIM_FREQ_CTRL_Q
 1850              	 .loc 4 645 0
 1851 0014 7B68     	 ldr r3,[r7,#4]
 1852 0016 9B69     	 ldr r3,[r3,#24]
 1853 0018 3833     	 adds r3,r3,#56
 1854 001a DB68     	 ldr r3,[r3,#12]
 1855 001c 1A46     	 mov r2,r3
 1856 001e 4FF00003 	 mov r3,#0
 1857 0022 02FB01FE 	 mul lr,r2,r1
 1858 0026 00FB03F6 	 mul r6,r0,r3
 1859 002a 7644     	 add r6,r6,lr
 1860 002c A0FB0223 	 umull r2,r3,r0,r2
 1861 0030 F118     	 adds r1,r6,r3
 1862 0032 0B46     	 mov r3,r1
 1863 0034 D40B     	 lsrs r4,r2,#15
 1864 0036 44EA4344 	 orr r4,r4,r3,lsl#17
 1865 003a DD0B     	 lsrs r5,r3,#15
 643:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 1866              	 .loc 4 643 0
 1867 003c 2346     	 mov r3,r4
 646:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1868              	 .loc 4 646 0
 1869 003e 1846     	 mov r0,r3
 1870 0040 0C37     	 adds r7,r7,#12
 1871              	.LCFI120:
 1872              	 .cfi_def_cfa_offset 20
 1873 0042 BD46     	 mov sp,r7
 1874              	.LCFI121:
 1875              	 .cfi_def_cfa_register 13
 1876              	 
 1877 0044 F0BD     	 pop {r4,r5,r6,r7,pc}
 1878              	 .cfi_endproc
 1879              	.LFE254:
 1881 0046 00BF     	 .section .text.ACIM_FREQ_CTRL_SetVoltageOffset,"ax",%progbits
 1882              	 .align 2
 1883              	 .global ACIM_FREQ_CTRL_SetVoltageOffset
 1884              	 .thumb
 1885              	 .thumb_func
 1887              	ACIM_FREQ_CTRL_SetVoltageOffset:
 1888              	.LFB255:
 647:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 648:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the voltage offset of the motor */
 649:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetVoltageOffset(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t
 650:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1889              	 .loc 4 650 0
 1890              	 .cfi_startproc
 1891              	 
 1892              	 
 1893 0000 80B5     	 push {r7,lr}
 1894              	.LCFI122:
 1895              	 .cfi_def_cfa_offset 8
 1896              	 .cfi_offset 7,-8
 1897              	 .cfi_offset 14,-4
 1898 0002 82B0     	 sub sp,sp,#8
 1899              	.LCFI123:
 1900              	 .cfi_def_cfa_offset 16
 1901 0004 00AF     	 add r7,sp,#0
 1902              	.LCFI124:
 1903              	 .cfi_def_cfa_register 7
 1904 0006 7860     	 str r0,[r7,#4]
 1905 0008 3960     	 str r1,[r7]
 651:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) volt_offset, ACIM_FREQ_CTRL_PID_VOLT_OFFS
 1906              	 .loc 4 651 0
 1907 000a 3B68     	 ldr r3,[r7]
 1908 000c 7868     	 ldr r0,[r7,#4]
 1909 000e 1946     	 mov r1,r3
 1910 0010 0322     	 movs r2,#3
 1911 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 1912 0016 0346     	 mov r3,r0
 652:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1913              	 .loc 4 652 0
 1914 0018 1846     	 mov r0,r3
 1915 001a 0837     	 adds r7,r7,#8
 1916              	.LCFI125:
 1917              	 .cfi_def_cfa_offset 8
 1918 001c BD46     	 mov sp,r7
 1919              	.LCFI126:
 1920              	 .cfi_def_cfa_register 13
 1921              	 
 1922 001e 80BD     	 pop {r7,pc}
 1923              	 .cfi_endproc
 1924              	.LFE255:
 1926              	 .section .text.ACIM_FREQ_CTRL_GetVoltageOffset,"ax",%progbits
 1927              	 .align 2
 1928              	 .global ACIM_FREQ_CTRL_GetVoltageOffset
 1929              	 .thumb
 1930              	 .thumb_func
 1932              	ACIM_FREQ_CTRL_GetVoltageOffset:
 1933              	.LFB256:
 653:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the voltage offset of the motor */
 654:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetVoltageOffset(ACIM_FREQ_CTRL_t* const HandlePtr)
 655:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1934              	 .loc 4 655 0
 1935              	 .cfi_startproc
 1936              	 
 1937              	 
 1938 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 1939              	.LCFI127:
 1940              	 .cfi_def_cfa_offset 20
 1941              	 .cfi_offset 4,-20
 1942              	 .cfi_offset 5,-16
 1943              	 .cfi_offset 6,-12
 1944              	 .cfi_offset 7,-8
 1945              	 .cfi_offset 14,-4
 1946 0002 83B0     	 sub sp,sp,#12
 1947              	.LCFI128:
 1948              	 .cfi_def_cfa_offset 32
 1949 0004 00AF     	 add r7,sp,#0
 1950              	.LCFI129:
 1951              	 .cfi_def_cfa_register 7
 1952 0006 7860     	 str r0,[r7,#4]
 656:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 657:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->vf_control_ptr->vf_offset
 1953              	 .loc 4 657 0
 1954 0008 7B68     	 ldr r3,[r7,#4]
 1955 000a 9B68     	 ldr r3,[r3,#8]
 1956 000c 5B68     	 ldr r3,[r3,#4]
 1957 000e 1846     	 mov r0,r3
 1958 0010 4FF00001 	 mov r1,#0
 658:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_VOLT_OFFSET].scale) >> ACIM_FREQ_CTRL_Q15
 1959              	 .loc 4 658 0
 1960 0014 7B68     	 ldr r3,[r7,#4]
 1961 0016 9B69     	 ldr r3,[r3,#24]
 1962 0018 5433     	 adds r3,r3,#84
 1963 001a DB68     	 ldr r3,[r3,#12]
 1964 001c 1A46     	 mov r2,r3
 1965 001e 4FF00003 	 mov r3,#0
 1966 0022 02FB01FE 	 mul lr,r2,r1
 1967 0026 00FB03F6 	 mul r6,r0,r3
 1968 002a 7644     	 add r6,r6,lr
 1969 002c A0FB0223 	 umull r2,r3,r0,r2
 1970 0030 F118     	 adds r1,r6,r3
 1971 0032 0B46     	 mov r3,r1
 1972 0034 D40B     	 lsrs r4,r2,#15
 1973 0036 44EA4344 	 orr r4,r4,r3,lsl#17
 1974 003a DD0B     	 lsrs r5,r3,#15
 656:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 1975              	 .loc 4 656 0
 1976 003c 2346     	 mov r3,r4
 659:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 1977              	 .loc 4 659 0
 1978 003e 1846     	 mov r0,r3
 1979 0040 0C37     	 adds r7,r7,#12
 1980              	.LCFI130:
 1981              	 .cfi_def_cfa_offset 20
 1982 0042 BD46     	 mov sp,r7
 1983              	.LCFI131:
 1984              	 .cfi_def_cfa_register 13
 1985              	 
 1986 0044 F0BD     	 pop {r4,r5,r6,r7,pc}
 1987              	 .cfi_endproc
 1988              	.LFE256:
 1990 0046 00BF     	 .section .text.ACIM_FREQ_CTRL_SetMotorDirection,"ax",%progbits
 1991              	 .align 2
 1992              	 .global ACIM_FREQ_CTRL_SetMotorDirection
 1993              	 .thumb
 1994              	 .thumb_func
 1996              	ACIM_FREQ_CTRL_SetMotorDirection:
 1997              	.LFB257:
 660:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 661:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API direction of the motor */
 662:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetMotorDirection(ACIM_FREQ_CTRL_t* const HandlePtr,
 663:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****                                                          ACIM_FREQ_CTRL_MD_t direction)
 664:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 1998              	 .loc 4 664 0
 1999              	 .cfi_startproc
 2000              	 
 2001              	 
 2002              	 
 2003 0000 80B4     	 push {r7}
 2004              	.LCFI132:
 2005              	 .cfi_def_cfa_offset 4
 2006              	 .cfi_offset 7,-4
 2007 0002 85B0     	 sub sp,sp,#20
 2008              	.LCFI133:
 2009              	 .cfi_def_cfa_offset 24
 2010 0004 00AF     	 add r7,sp,#0
 2011              	.LCFI134:
 2012              	 .cfi_def_cfa_register 7
 2013 0006 7860     	 str r0,[r7,#4]
 2014 0008 0B46     	 mov r3,r1
 2015 000a FB70     	 strb r3,[r7,#3]
 665:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status = ACIM_FREQ_CTRL_STATUS_SUCCESS;
 2016              	 .loc 4 665 0
 2017 000c 0023     	 movs r3,#0
 2018 000e FB73     	 strb r3,[r7,#15]
 666:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_MOTOR_DIR].write_access == (uint8_t) ACIM_FREQ_
 2019              	 .loc 4 666 0
 2020 0010 7B68     	 ldr r3,[r7,#4]
 2021 0012 9B69     	 ldr r3,[r3,#24]
 2022 0014 7033     	 adds r3,r3,#112
 2023 0016 1B7E     	 ldrb r3,[r3,#24]
 2024 0018 012B     	 cmp r3,#1
 2025 001a 31D1     	 bne .L90
 667:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 668:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((direction == ACIM_FREQ_CTRL_CLOCKWISE_DIR) || (direction == ACIM_FREQ_CTRL_ANTICLOCKWISE_D
 2026              	 .loc 4 668 0
 2027 001c 97F90330 	 ldrsb r3,[r7,#3]
 2028 0020 012B     	 cmp r3,#1
 2029 0022 04D0     	 beq .L91
 2030              	 .loc 4 668 0 is_stmt 0 discriminator 1
 2031 0024 97F90330 	 ldrsb r3,[r7,#3]
 2032 0028 B3F1FF3F 	 cmp r3,#-1
 2033 002c 25D1     	 bne .L92
 2034              	.L91:
 669:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 670:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->motor_direction = (int8_t) direction;
 2035              	 .loc 4 670 0 is_stmt 1
 2036 002e 7B68     	 ldr r3,[r7,#4]
 2037 0030 FA78     	 ldrb r2,[r7,#3]
 2038 0032 83F8A420 	 strb r2,[r3,#164]
 671:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 672:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((HandlePtr->user_speed_set < 0) && (HandlePtr->motor_direction == (int8_t) ACIM_FREQ_CTRL
 2039              	 .loc 4 672 0
 2040 0036 7B68     	 ldr r3,[r7,#4]
 2041 0038 9B6E     	 ldr r3,[r3,#104]
 2042 003a 002B     	 cmp r3,#0
 2043 003c 0BDA     	 bge .L93
 2044              	 .loc 4 672 0 is_stmt 0 discriminator 1
 2045 003e 7B68     	 ldr r3,[r7,#4]
 2046 0040 93F8A430 	 ldrb r3,[r3,#164]
 2047 0044 5BB2     	 sxtb r3,r3
 2048 0046 012B     	 cmp r3,#1
 2049 0048 05D1     	 bne .L93
 673:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 674:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->user_speed_set = (int32_t)(-1 * HandlePtr->user_speed_set);
 2050              	 .loc 4 674 0 is_stmt 1
 2051 004a 7B68     	 ldr r3,[r7,#4]
 2052 004c 9B6E     	 ldr r3,[r3,#104]
 2053 004e 5A42     	 negs r2,r3
 2054 0050 7B68     	 ldr r3,[r7,#4]
 2055 0052 9A66     	 str r2,[r3,#104]
 2056 0054 0FE0     	 b .L94
 2057              	.L93:
 675:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 676:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       else if ((HandlePtr->user_speed_set > 0)
 2058              	 .loc 4 676 0
 2059 0056 7B68     	 ldr r3,[r7,#4]
 2060 0058 9B6E     	 ldr r3,[r3,#104]
 2061 005a 002B     	 cmp r3,#0
 2062 005c 0BDD     	 ble .L94
 677:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           && (HandlePtr->motor_direction == (int8_t) ACIM_FREQ_CTRL_ANTICLOCKWISE_DIR))
 2063              	 .loc 4 677 0
 2064 005e 7B68     	 ldr r3,[r7,#4]
 2065 0060 93F8A430 	 ldrb r3,[r3,#164]
 2066 0064 5BB2     	 sxtb r3,r3
 2067 0066 B3F1FF3F 	 cmp r3,#-1
 2068 006a 04D1     	 bne .L94
 678:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 679:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->user_speed_set = (int32_t)(-1 * HandlePtr->user_speed_set);
 2069              	 .loc 4 679 0
 2070 006c 7B68     	 ldr r3,[r7,#4]
 2071 006e 9B6E     	 ldr r3,[r3,#104]
 2072 0070 5A42     	 negs r2,r3
 2073 0072 7B68     	 ldr r3,[r7,#4]
 2074 0074 9A66     	 str r2,[r3,#104]
 2075              	.L94:
 672:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 2076              	 .loc 4 672 0
 2077 0076 00BF     	 nop
 2078 0078 04E0     	 b .L96
 2079              	.L92:
 680:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 681:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       else
 682:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 683:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 684:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 685:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 686:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 687:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = ACIM_FREQ_CTRL_STATUS_INVALID_PARAM;
 2080              	 .loc 4 687 0
 2081 007a 0223     	 movs r3,#2
 2082 007c FB73     	 strb r3,[r7,#15]
 2083 007e 01E0     	 b .L96
 2084              	.L90:
 688:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 689:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 690:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 691:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 692:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = ACIM_FREQ_CTRL_STATUS_PERMISSION_DENIED;
 2085              	 .loc 4 692 0
 2086 0080 0423     	 movs r3,#4
 2087 0082 FB73     	 strb r3,[r7,#15]
 2088              	.L96:
 693:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 694:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return status;
 2089              	 .loc 4 694 0
 2090 0084 FB7B     	 ldrb r3,[r7,#15]
 695:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2091              	 .loc 4 695 0
 2092 0086 1846     	 mov r0,r3
 2093 0088 1437     	 adds r7,r7,#20
 2094              	.LCFI135:
 2095              	 .cfi_def_cfa_offset 4
 2096 008a BD46     	 mov sp,r7
 2097              	.LCFI136:
 2098              	 .cfi_def_cfa_register 13
 2099              	 
 2100 008c 5DF8047B 	 ldr r7,[sp],#4
 2101              	.LCFI137:
 2102              	 .cfi_restore 7
 2103              	 .cfi_def_cfa_offset 0
 2104 0090 7047     	 bx lr
 2105              	 .cfi_endproc
 2106              	.LFE257:
 2108 0092 00BF     	 .section .text.ACIM_FREQ_CTRL_GetMotorDirection,"ax",%progbits
 2109              	 .align 2
 2110              	 .global ACIM_FREQ_CTRL_GetMotorDirection
 2111              	 .thumb
 2112              	 .thumb_func
 2114              	ACIM_FREQ_CTRL_GetMotorDirection:
 2115              	.LFB258:
 696:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the motor direction */
 697:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** int32_t ACIM_FREQ_CTRL_GetMotorDirection(ACIM_FREQ_CTRL_t* const HandlePtr)
 698:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2116              	 .loc 4 698 0
 2117              	 .cfi_startproc
 2118              	 
 2119              	 
 2120              	 
 2121 0000 80B4     	 push {r7}
 2122              	.LCFI138:
 2123              	 .cfi_def_cfa_offset 4
 2124              	 .cfi_offset 7,-4
 2125 0002 83B0     	 sub sp,sp,#12
 2126              	.LCFI139:
 2127              	 .cfi_def_cfa_offset 16
 2128 0004 00AF     	 add r7,sp,#0
 2129              	.LCFI140:
 2130              	 .cfi_def_cfa_register 7
 2131 0006 7860     	 str r0,[r7,#4]
 699:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (int32_t)(HandlePtr->motor_direction);
 2132              	 .loc 4 699 0
 2133 0008 7B68     	 ldr r3,[r7,#4]
 2134 000a 93F8A430 	 ldrb r3,[r3,#164]
 2135 000e 5BB2     	 sxtb r3,r3
 700:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2136              	 .loc 4 700 0
 2137 0010 1846     	 mov r0,r3
 2138 0012 0C37     	 adds r7,r7,#12
 2139              	.LCFI141:
 2140              	 .cfi_def_cfa_offset 4
 2141 0014 BD46     	 mov sp,r7
 2142              	.LCFI142:
 2143              	 .cfi_def_cfa_register 13
 2144              	 
 2145 0016 5DF8047B 	 ldr r7,[sp],#4
 2146              	.LCFI143:
 2147              	 .cfi_restore 7
 2148              	 .cfi_def_cfa_offset 0
 2149 001a 7047     	 bx lr
 2150              	 .cfi_endproc
 2151              	.LFE258:
 2153              	 .section .text.ACIM_FREQ_CTRL_SetControlWordState,"ax",%progbits
 2154              	 .align 2
 2155              	 .global ACIM_FREQ_CTRL_SetControlWordState
 2156              	 .thumb
 2157              	 .thumb_func
 2159              	ACIM_FREQ_CTRL_SetControlWordState:
 2160              	.LFB259:
 701:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 702:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the control word state */
 703:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetControlWordState(ACIM_FREQ_CTRL_t* const HandlePtr, uint3
 704:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2161              	 .loc 4 704 0
 2162              	 .cfi_startproc
 2163              	 
 2164              	 
 2165              	 
 2166 0000 80B4     	 push {r7}
 2167              	.LCFI144:
 2168              	 .cfi_def_cfa_offset 4
 2169              	 .cfi_offset 7,-4
 2170 0002 85B0     	 sub sp,sp,#20
 2171              	.LCFI145:
 2172              	 .cfi_def_cfa_offset 24
 2173 0004 00AF     	 add r7,sp,#0
 2174              	.LCFI146:
 2175              	 .cfi_def_cfa_register 7
 2176 0006 7860     	 str r0,[r7,#4]
 2177 0008 3960     	 str r1,[r7]
 705:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status = ACIM_FREQ_CTRL_STATUS_SUCCESS;
 2178              	 .loc 4 705 0
 2179 000a 0023     	 movs r3,#0
 2180 000c FB73     	 strb r3,[r7,#15]
 706:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_PT_ENTRY_t* param_ptr = &HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_CW_STATE];
 2181              	 .loc 4 706 0
 2182 000e 7B68     	 ldr r3,[r7,#4]
 2183 0010 9B69     	 ldr r3,[r3,#24]
 2184 0012 BB60     	 str r3,[r7,#8]
 707:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (param_ptr->write_access == (uint8_t) ACIM_FREQ_CTRL_PH_WA_ALLOWED)
 2185              	 .loc 4 707 0
 2186 0014 BB68     	 ldr r3,[r7,#8]
 2187 0016 1B7E     	 ldrb r3,[r3,#24]
 2188 0018 012B     	 cmp r3,#1
 2189 001a 14D1     	 bne .L101
 708:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 709:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((control_word >= (uint32_t) param_ptr->minval) && (control_word <= (uint32_t) param_ptr->ma
 2190              	 .loc 4 709 0
 2191 001c BB68     	 ldr r3,[r7,#8]
 2192 001e 5B68     	 ldr r3,[r3,#4]
 2193 0020 1A46     	 mov r2,r3
 2194 0022 3B68     	 ldr r3,[r7]
 2195 0024 9A42     	 cmp r2,r3
 2196 0026 0BD8     	 bhi .L102
 2197              	 .loc 4 709 0 is_stmt 0 discriminator 1
 2198 0028 BB68     	 ldr r3,[r7,#8]
 2199 002a 9B68     	 ldr r3,[r3,#8]
 2200 002c 1A46     	 mov r2,r3
 2201 002e 3B68     	 ldr r3,[r7]
 2202 0030 9A42     	 cmp r2,r3
 2203 0032 05D3     	 bcc .L102
 710:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 711:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->cw_state = (ACIM_FREQ_CTRL_CW_t) control_word;
 2204              	 .loc 4 711 0 is_stmt 1
 2205 0034 3B68     	 ldr r3,[r7]
 2206 0036 DAB2     	 uxtb r2,r3
 2207 0038 7B68     	 ldr r3,[r7,#4]
 2208 003a 83F84C20 	 strb r2,[r3,#76]
 2209 003e 04E0     	 b .L104
 2210              	.L102:
 712:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 713:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 714:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 715:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = ACIM_FREQ_CTRL_STATUS_INVALID_PARAM;
 2211              	 .loc 4 715 0
 2212 0040 0223     	 movs r3,#2
 2213 0042 FB73     	 strb r3,[r7,#15]
 2214 0044 01E0     	 b .L104
 2215              	.L101:
 716:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 717:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 718:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 719:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 720:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 721:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = ACIM_FREQ_CTRL_STATUS_PERMISSION_DENIED;
 2216              	 .loc 4 721 0
 2217 0046 0423     	 movs r3,#4
 2218 0048 FB73     	 strb r3,[r7,#15]
 2219              	.L104:
 722:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 723:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return status;
 2220              	 .loc 4 723 0
 2221 004a FB7B     	 ldrb r3,[r7,#15]
 724:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2222              	 .loc 4 724 0
 2223 004c 1846     	 mov r0,r3
 2224 004e 1437     	 adds r7,r7,#20
 2225              	.LCFI147:
 2226              	 .cfi_def_cfa_offset 4
 2227 0050 BD46     	 mov sp,r7
 2228              	.LCFI148:
 2229              	 .cfi_def_cfa_register 13
 2230              	 
 2231 0052 5DF8047B 	 ldr r7,[sp],#4
 2232              	.LCFI149:
 2233              	 .cfi_restore 7
 2234              	 .cfi_def_cfa_offset 0
 2235 0056 7047     	 bx lr
 2236              	 .cfi_endproc
 2237              	.LFE259:
 2239              	 .section .text.ACIM_FREQ_CTRL_GetControlWordState,"ax",%progbits
 2240              	 .align 2
 2241              	 .global ACIM_FREQ_CTRL_GetControlWordState
 2242              	 .thumb
 2243              	 .thumb_func
 2245              	ACIM_FREQ_CTRL_GetControlWordState:
 2246              	.LFB260:
 725:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 726:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API get the control word state */
 727:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetControlWordState(ACIM_FREQ_CTRL_t* const HandlePtr)
 728:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2247              	 .loc 4 728 0
 2248              	 .cfi_startproc
 2249              	 
 2250              	 
 2251              	 
 2252 0000 80B4     	 push {r7}
 2253              	.LCFI150:
 2254              	 .cfi_def_cfa_offset 4
 2255              	 .cfi_offset 7,-4
 2256 0002 83B0     	 sub sp,sp,#12
 2257              	.LCFI151:
 2258              	 .cfi_def_cfa_offset 16
 2259 0004 00AF     	 add r7,sp,#0
 2260              	.LCFI152:
 2261              	 .cfi_def_cfa_register 7
 2262 0006 7860     	 str r0,[r7,#4]
 729:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(HandlePtr->cw_state);
 2263              	 .loc 4 729 0
 2264 0008 7B68     	 ldr r3,[r7,#4]
 2265 000a 93F84C30 	 ldrb r3,[r3,#76]
 730:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2266              	 .loc 4 730 0
 2267 000e 1846     	 mov r0,r3
 2268 0010 0C37     	 adds r7,r7,#12
 2269              	.LCFI153:
 2270              	 .cfi_def_cfa_offset 4
 2271 0012 BD46     	 mov sp,r7
 2272              	.LCFI154:
 2273              	 .cfi_def_cfa_register 13
 2274              	 
 2275 0014 5DF8047B 	 ldr r7,[sp],#4
 2276              	.LCFI155:
 2277              	 .cfi_restore 7
 2278              	 .cfi_def_cfa_offset 0
 2279 0018 7047     	 bx lr
 2280              	 .cfi_endproc
 2281              	.LFE260:
 2283 001a 00BF     	 .section .text.ACIM_FREQ_CTRL_SetOverCurrentLimit,"ax",%progbits
 2284              	 .align 2
 2285              	 .global ACIM_FREQ_CTRL_SetOverCurrentLimit
 2286              	 .thumb
 2287              	 .thumb_func
 2289              	ACIM_FREQ_CTRL_SetOverCurrentLimit:
 2290              	.LFB261:
 731:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 732:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the over current limit */
 733:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetOverCurrentLimit(ACIM_FREQ_CTRL_t* const HandlePtr, uint3
 734:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2291              	 .loc 4 734 0
 2292              	 .cfi_startproc
 2293              	 
 2294              	 
 2295 0000 80B5     	 push {r7,lr}
 2296              	.LCFI156:
 2297              	 .cfi_def_cfa_offset 8
 2298              	 .cfi_offset 7,-8
 2299              	 .cfi_offset 14,-4
 2300 0002 82B0     	 sub sp,sp,#8
 2301              	.LCFI157:
 2302              	 .cfi_def_cfa_offset 16
 2303 0004 00AF     	 add r7,sp,#0
 2304              	.LCFI158:
 2305              	 .cfi_def_cfa_register 7
 2306 0006 7860     	 str r0,[r7,#4]
 2307 0008 3960     	 str r1,[r7]
 735:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) over_current_val, ACIM_FREQ_CTRL_PID_OC_L
 2308              	 .loc 4 735 0
 2309 000a 3B68     	 ldr r3,[r7]
 2310 000c 7868     	 ldr r0,[r7,#4]
 2311 000e 1946     	 mov r1,r3
 2312 0010 0622     	 movs r2,#6
 2313 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2314 0016 0346     	 mov r3,r0
 736:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2315              	 .loc 4 736 0
 2316 0018 1846     	 mov r0,r3
 2317 001a 0837     	 adds r7,r7,#8
 2318              	.LCFI159:
 2319              	 .cfi_def_cfa_offset 8
 2320 001c BD46     	 mov sp,r7
 2321              	.LCFI160:
 2322              	 .cfi_def_cfa_register 13
 2323              	 
 2324 001e 80BD     	 pop {r7,pc}
 2325              	 .cfi_endproc
 2326              	.LFE261:
 2328              	 .section .text.ACIM_FREQ_CTRL_GetOverCurrentLimit,"ax",%progbits
 2329              	 .align 2
 2330              	 .global ACIM_FREQ_CTRL_GetOverCurrentLimit
 2331              	 .thumb
 2332              	 .thumb_func
 2334              	ACIM_FREQ_CTRL_GetOverCurrentLimit:
 2335              	.LFB262:
 737:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 738:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the over current limit */
 739:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetOverCurrentLimit(ACIM_FREQ_CTRL_t* const HandlePtr)
 740:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2336              	 .loc 4 740 0
 2337              	 .cfi_startproc
 2338              	 
 2339              	 
 2340 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2341              	.LCFI161:
 2342              	 .cfi_def_cfa_offset 20
 2343              	 .cfi_offset 4,-20
 2344              	 .cfi_offset 5,-16
 2345              	 .cfi_offset 6,-12
 2346              	 .cfi_offset 7,-8
 2347              	 .cfi_offset 14,-4
 2348 0002 83B0     	 sub sp,sp,#12
 2349              	.LCFI162:
 2350              	 .cfi_def_cfa_offset 32
 2351 0004 00AF     	 add r7,sp,#0
 2352              	.LCFI163:
 2353              	 .cfi_def_cfa_register 7
 2354 0006 7860     	 str r0,[r7,#4]
 741:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 742:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->overcurrent_limit * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_OC_L
 2355              	 .loc 4 742 0
 2356 0008 7B68     	 ldr r3,[r7,#4]
 2357 000a 5B6E     	 ldr r3,[r3,#100]
 2358 000c 1846     	 mov r0,r3
 2359 000e 4FF00001 	 mov r1,#0
 2360 0012 7B68     	 ldr r3,[r7,#4]
 2361 0014 9B69     	 ldr r3,[r3,#24]
 2362 0016 A833     	 adds r3,r3,#168
 2363 0018 DB68     	 ldr r3,[r3,#12]
 2364 001a 1A46     	 mov r2,r3
 2365 001c 4FF00003 	 mov r3,#0
 2366 0020 02FB01FE 	 mul lr,r2,r1
 2367 0024 00FB03F6 	 mul r6,r0,r3
 2368 0028 7644     	 add r6,r6,lr
 2369 002a A0FB0223 	 umull r2,r3,r0,r2
 2370 002e F118     	 adds r1,r6,r3
 2371 0030 0B46     	 mov r3,r1
 743:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           >> ACIM_FREQ_CTRL_Q15);
 2372              	 .loc 4 743 0
 2373 0032 D40B     	 lsrs r4,r2,#15
 2374 0034 44EA4344 	 orr r4,r4,r3,lsl#17
 2375 0038 DD0B     	 lsrs r5,r3,#15
 741:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 2376              	 .loc 4 741 0
 2377 003a 2346     	 mov r3,r4
 744:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2378              	 .loc 4 744 0
 2379 003c 1846     	 mov r0,r3
 2380 003e 0C37     	 adds r7,r7,#12
 2381              	.LCFI164:
 2382              	 .cfi_def_cfa_offset 20
 2383 0040 BD46     	 mov sp,r7
 2384              	.LCFI165:
 2385              	 .cfi_def_cfa_register 13
 2386              	 
 2387 0042 F0BD     	 pop {r4,r5,r6,r7,pc}
 2388              	 .cfi_endproc
 2389              	.LFE262:
 2391              	 .section .text.ACIM_FREQ_CTRL_SetVoltLimit,"ax",%progbits
 2392              	 .align 2
 2393              	 .global ACIM_FREQ_CTRL_SetVoltLimit
 2394              	 .thumb
 2395              	 .thumb_func
 2397              	ACIM_FREQ_CTRL_SetVoltLimit:
 2398              	.LFB263:
 745:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 746:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the voltage limit. Input is in % of 0x3FFF amplitude. */
 747:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetVoltLimit(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t vol
 748:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2399              	 .loc 4 748 0
 2400              	 .cfi_startproc
 2401              	 
 2402              	 
 2403 0000 80B5     	 push {r7,lr}
 2404              	.LCFI166:
 2405              	 .cfi_def_cfa_offset 8
 2406              	 .cfi_offset 7,-8
 2407              	 .cfi_offset 14,-4
 2408 0002 82B0     	 sub sp,sp,#8
 2409              	.LCFI167:
 2410              	 .cfi_def_cfa_offset 16
 2411 0004 00AF     	 add r7,sp,#0
 2412              	.LCFI168:
 2413              	 .cfi_def_cfa_register 7
 2414 0006 7860     	 str r0,[r7,#4]
 2415 0008 3960     	 str r1,[r7]
 749:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) voltlimitval, ACIM_FREQ_CTRL_PID_VOLT_LIM
 2416              	 .loc 4 749 0
 2417 000a 3B68     	 ldr r3,[r7]
 2418 000c 7868     	 ldr r0,[r7,#4]
 2419 000e 1946     	 mov r1,r3
 2420 0010 0722     	 movs r2,#7
 2421 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2422 0016 0346     	 mov r3,r0
 750:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2423              	 .loc 4 750 0
 2424 0018 1846     	 mov r0,r3
 2425 001a 0837     	 adds r7,r7,#8
 2426              	.LCFI169:
 2427              	 .cfi_def_cfa_offset 8
 2428 001c BD46     	 mov sp,r7
 2429              	.LCFI170:
 2430              	 .cfi_def_cfa_register 13
 2431              	 
 2432 001e 80BD     	 pop {r7,pc}
 2433              	 .cfi_endproc
 2434              	.LFE263:
 2436              	 .section .text.ACIM_FREQ_CTRL_GetVoltLimit,"ax",%progbits
 2437              	 .align 2
 2438              	 .global ACIM_FREQ_CTRL_GetVoltLimit
 2439              	 .thumb
 2440              	 .thumb_func
 2442              	ACIM_FREQ_CTRL_GetVoltLimit:
 2443              	.LFB264:
 751:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 752:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the voltage limit in % of maximum amplitude,0x3FFF. */
 753:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetVoltLimit(ACIM_FREQ_CTRL_t* const HandlePtr)
 754:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2444              	 .loc 4 754 0
 2445              	 .cfi_startproc
 2446              	 
 2447              	 
 2448 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2449              	.LCFI171:
 2450              	 .cfi_def_cfa_offset 20
 2451              	 .cfi_offset 4,-20
 2452              	 .cfi_offset 5,-16
 2453              	 .cfi_offset 6,-12
 2454              	 .cfi_offset 7,-8
 2455              	 .cfi_offset 14,-4
 2456 0002 83B0     	 sub sp,sp,#12
 2457              	.LCFI172:
 2458              	 .cfi_def_cfa_offset 32
 2459 0004 00AF     	 add r7,sp,#0
 2460              	.LCFI173:
 2461              	 .cfi_def_cfa_register 7
 2462 0006 7860     	 str r0,[r7,#4]
 755:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 756:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->voltage_limit * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_VOLT_LIM
 2463              	 .loc 4 756 0
 2464 0008 7B68     	 ldr r3,[r7,#4]
 2465 000a 1B6E     	 ldr r3,[r3,#96]
 2466 000c 1846     	 mov r0,r3
 2467 000e 4FF00001 	 mov r1,#0
 2468 0012 7B68     	 ldr r3,[r7,#4]
 2469 0014 9B69     	 ldr r3,[r3,#24]
 2470 0016 C433     	 adds r3,r3,#196
 2471 0018 DB68     	 ldr r3,[r3,#12]
 2472 001a 1A46     	 mov r2,r3
 2473 001c 4FF00003 	 mov r3,#0
 2474 0020 02FB01FE 	 mul lr,r2,r1
 2475 0024 00FB03F6 	 mul r6,r0,r3
 2476 0028 7644     	 add r6,r6,lr
 2477 002a A0FB0223 	 umull r2,r3,r0,r2
 2478 002e F118     	 adds r1,r6,r3
 2479 0030 0B46     	 mov r3,r1
 757:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           >> ACIM_FREQ_CTRL_Q15);
 2480              	 .loc 4 757 0
 2481 0032 D40B     	 lsrs r4,r2,#15
 2482 0034 44EA4344 	 orr r4,r4,r3,lsl#17
 2483 0038 DD0B     	 lsrs r5,r3,#15
 755:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 2484              	 .loc 4 755 0
 2485 003a 2346     	 mov r3,r4
 758:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2486              	 .loc 4 758 0
 2487 003c 1846     	 mov r0,r3
 2488 003e 0C37     	 adds r7,r7,#12
 2489              	.LCFI174:
 2490              	 .cfi_def_cfa_offset 20
 2491 0040 BD46     	 mov sp,r7
 2492              	.LCFI175:
 2493              	 .cfi_def_cfa_register 13
 2494              	 
 2495 0042 F0BD     	 pop {r4,r5,r6,r7,pc}
 2496              	 .cfi_endproc
 2497              	.LFE264:
 2499              	 .section .text.ACIM_FREQ_CTRL_SetPositionProportionalGain,"ax",%progbits
 2500              	 .align 2
 2501              	 .global ACIM_FREQ_CTRL_SetPositionProportionalGain
 2502              	 .thumb
 2503              	 .thumb_func
 2505              	ACIM_FREQ_CTRL_SetPositionProportionalGain:
 2506              	.LFB265:
 759:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 760:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the Position control Kp value */
 761:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetPositionProportionalGain(ACIM_FREQ_CTRL_t* const HandlePt
 762:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2507              	 .loc 4 762 0
 2508              	 .cfi_startproc
 2509              	 
 2510              	 
 2511 0000 80B5     	 push {r7,lr}
 2512              	.LCFI176:
 2513              	 .cfi_def_cfa_offset 8
 2514              	 .cfi_offset 7,-8
 2515              	 .cfi_offset 14,-4
 2516 0002 82B0     	 sub sp,sp,#8
 2517              	.LCFI177:
 2518              	 .cfi_def_cfa_offset 16
 2519 0004 00AF     	 add r7,sp,#0
 2520              	.LCFI178:
 2521              	 .cfi_def_cfa_register 7
 2522 0006 7860     	 str r0,[r7,#4]
 2523 0008 3960     	 str r1,[r7]
 763:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) kp, ACIM_FREQ_CTRL_PID_POSITION_KP);
 2524              	 .loc 4 763 0
 2525 000a 3B68     	 ldr r3,[r7]
 2526 000c 7868     	 ldr r0,[r7,#4]
 2527 000e 1946     	 mov r1,r3
 2528 0010 0822     	 movs r2,#8
 2529 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2530 0016 0346     	 mov r3,r0
 764:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2531              	 .loc 4 764 0
 2532 0018 1846     	 mov r0,r3
 2533 001a 0837     	 adds r7,r7,#8
 2534              	.LCFI179:
 2535              	 .cfi_def_cfa_offset 8
 2536 001c BD46     	 mov sp,r7
 2537              	.LCFI180:
 2538              	 .cfi_def_cfa_register 13
 2539              	 
 2540 001e 80BD     	 pop {r7,pc}
 2541              	 .cfi_endproc
 2542              	.LFE265:
 2544              	 .section .text.ACIM_FREQ_CTRL_GetPositionProportionalGain,"ax",%progbits
 2545              	 .align 2
 2546              	 .global ACIM_FREQ_CTRL_GetPositionProportionalGain
 2547              	 .thumb
 2548              	 .thumb_func
 2550              	ACIM_FREQ_CTRL_GetPositionProportionalGain:
 2551              	.LFB266:
 765:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 766:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the Position control Kp value */
 767:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetPositionProportionalGain(ACIM_FREQ_CTRL_t* const HandlePtr)
 768:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2552              	 .loc 4 768 0
 2553              	 .cfi_startproc
 2554              	 
 2555              	 
 2556 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2557              	.LCFI181:
 2558              	 .cfi_def_cfa_offset 20
 2559              	 .cfi_offset 4,-20
 2560              	 .cfi_offset 5,-16
 2561              	 .cfi_offset 6,-12
 2562              	 .cfi_offset 7,-8
 2563              	 .cfi_offset 14,-4
 2564 0002 83B0     	 sub sp,sp,#12
 2565              	.LCFI182:
 2566              	 .cfi_def_cfa_offset 32
 2567 0004 00AF     	 add r7,sp,#0
 2568              	.LCFI183:
 2569              	 .cfi_def_cfa_register 7
 2570 0006 7860     	 str r0,[r7,#4]
 769:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 770:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->position_control_ptr->pi_ptr->kp
 2571              	 .loc 4 770 0
 2572 0008 7B68     	 ldr r3,[r7,#4]
 2573 000a DB68     	 ldr r3,[r3,#12]
 2574 000c 1B68     	 ldr r3,[r3]
 2575 000e 1B68     	 ldr r3,[r3]
 2576 0010 1846     	 mov r0,r3
 2577 0012 4FF00001 	 mov r1,#0
 771:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_POSITION_KP].scale) >> ACIM_FREQ_CTRL_Q15
 2578              	 .loc 4 771 0
 2579 0016 7B68     	 ldr r3,[r7,#4]
 2580 0018 9B69     	 ldr r3,[r3,#24]
 2581 001a E033     	 adds r3,r3,#224
 2582 001c DB68     	 ldr r3,[r3,#12]
 2583 001e 1A46     	 mov r2,r3
 2584 0020 4FF00003 	 mov r3,#0
 2585 0024 02FB01FE 	 mul lr,r2,r1
 2586 0028 00FB03F6 	 mul r6,r0,r3
 2587 002c 7644     	 add r6,r6,lr
 2588 002e A0FB0223 	 umull r2,r3,r0,r2
 2589 0032 F118     	 adds r1,r6,r3
 2590 0034 0B46     	 mov r3,r1
 2591 0036 D40B     	 lsrs r4,r2,#15
 2592 0038 44EA4344 	 orr r4,r4,r3,lsl#17
 2593 003c DD0B     	 lsrs r5,r3,#15
 769:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 2594              	 .loc 4 769 0
 2595 003e 2346     	 mov r3,r4
 772:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2596              	 .loc 4 772 0
 2597 0040 1846     	 mov r0,r3
 2598 0042 0C37     	 adds r7,r7,#12
 2599              	.LCFI184:
 2600              	 .cfi_def_cfa_offset 20
 2601 0044 BD46     	 mov sp,r7
 2602              	.LCFI185:
 2603              	 .cfi_def_cfa_register 13
 2604              	 
 2605 0046 F0BD     	 pop {r4,r5,r6,r7,pc}
 2606              	 .cfi_endproc
 2607              	.LFE266:
 2609              	 .section .text.ACIM_FREQ_CTRL_SetPositionIntegralGain,"ax",%progbits
 2610              	 .align 2
 2611              	 .global ACIM_FREQ_CTRL_SetPositionIntegralGain
 2612              	 .thumb
 2613              	 .thumb_func
 2615              	ACIM_FREQ_CTRL_SetPositionIntegralGain:
 2616              	.LFB267:
 773:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the Position control Ki value */
 774:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetPositionIntegralGain(ACIM_FREQ_CTRL_t* const HandlePtr, u
 775:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2617              	 .loc 4 775 0
 2618              	 .cfi_startproc
 2619              	 
 2620              	 
 2621 0000 80B5     	 push {r7,lr}
 2622              	.LCFI186:
 2623              	 .cfi_def_cfa_offset 8
 2624              	 .cfi_offset 7,-8
 2625              	 .cfi_offset 14,-4
 2626 0002 82B0     	 sub sp,sp,#8
 2627              	.LCFI187:
 2628              	 .cfi_def_cfa_offset 16
 2629 0004 00AF     	 add r7,sp,#0
 2630              	.LCFI188:
 2631              	 .cfi_def_cfa_register 7
 2632 0006 7860     	 str r0,[r7,#4]
 2633 0008 3960     	 str r1,[r7]
 776:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) ki, ACIM_FREQ_CTRL_PID_POSITION_KI);
 2634              	 .loc 4 776 0
 2635 000a 3B68     	 ldr r3,[r7]
 2636 000c 7868     	 ldr r0,[r7,#4]
 2637 000e 1946     	 mov r1,r3
 2638 0010 0922     	 movs r2,#9
 2639 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2640 0016 0346     	 mov r3,r0
 777:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2641              	 .loc 4 777 0
 2642 0018 1846     	 mov r0,r3
 2643 001a 0837     	 adds r7,r7,#8
 2644              	.LCFI189:
 2645              	 .cfi_def_cfa_offset 8
 2646 001c BD46     	 mov sp,r7
 2647              	.LCFI190:
 2648              	 .cfi_def_cfa_register 13
 2649              	 
 2650 001e 80BD     	 pop {r7,pc}
 2651              	 .cfi_endproc
 2652              	.LFE267:
 2654              	 .section .text.ACIM_FREQ_CTRL_GetPositionIntegralGain,"ax",%progbits
 2655              	 .align 2
 2656              	 .global ACIM_FREQ_CTRL_GetPositionIntegralGain
 2657              	 .thumb
 2658              	 .thumb_func
 2660              	ACIM_FREQ_CTRL_GetPositionIntegralGain:
 2661              	.LFB268:
 778:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 779:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the Position control Ki value */
 780:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetPositionIntegralGain(ACIM_FREQ_CTRL_t* const HandlePtr)
 781:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2662              	 .loc 4 781 0
 2663              	 .cfi_startproc
 2664              	 
 2665              	 
 2666 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2667              	.LCFI191:
 2668              	 .cfi_def_cfa_offset 20
 2669              	 .cfi_offset 4,-20
 2670              	 .cfi_offset 5,-16
 2671              	 .cfi_offset 6,-12
 2672              	 .cfi_offset 7,-8
 2673              	 .cfi_offset 14,-4
 2674 0002 83B0     	 sub sp,sp,#12
 2675              	.LCFI192:
 2676              	 .cfi_def_cfa_offset 32
 2677 0004 00AF     	 add r7,sp,#0
 2678              	.LCFI193:
 2679              	 .cfi_def_cfa_register 7
 2680 0006 7860     	 str r0,[r7,#4]
 782:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 783:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->position_control_ptr->pi_ptr->ki
 2681              	 .loc 4 783 0
 2682 0008 7B68     	 ldr r3,[r7,#4]
 2683 000a DB68     	 ldr r3,[r3,#12]
 2684 000c 1B68     	 ldr r3,[r3]
 2685 000e 5B68     	 ldr r3,[r3,#4]
 2686 0010 1846     	 mov r0,r3
 2687 0012 4FF00001 	 mov r1,#0
 784:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_POSITION_KI].scale) >> ACIM_FREQ_CTRL_Q15
 2688              	 .loc 4 784 0
 2689 0016 7B68     	 ldr r3,[r7,#4]
 2690 0018 9B69     	 ldr r3,[r3,#24]
 2691 001a FC33     	 adds r3,r3,#252
 2692 001c DB68     	 ldr r3,[r3,#12]
 2693 001e 1A46     	 mov r2,r3
 2694 0020 4FF00003 	 mov r3,#0
 2695 0024 02FB01FE 	 mul lr,r2,r1
 2696 0028 00FB03F6 	 mul r6,r0,r3
 2697 002c 7644     	 add r6,r6,lr
 2698 002e A0FB0223 	 umull r2,r3,r0,r2
 2699 0032 F118     	 adds r1,r6,r3
 2700 0034 0B46     	 mov r3,r1
 2701 0036 D40B     	 lsrs r4,r2,#15
 2702 0038 44EA4344 	 orr r4,r4,r3,lsl#17
 2703 003c DD0B     	 lsrs r5,r3,#15
 782:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 2704              	 .loc 4 782 0
 2705 003e 2346     	 mov r3,r4
 785:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2706              	 .loc 4 785 0
 2707 0040 1846     	 mov r0,r3
 2708 0042 0C37     	 adds r7,r7,#12
 2709              	.LCFI194:
 2710              	 .cfi_def_cfa_offset 20
 2711 0044 BD46     	 mov sp,r7
 2712              	.LCFI195:
 2713              	 .cfi_def_cfa_register 13
 2714              	 
 2715 0046 F0BD     	 pop {r4,r5,r6,r7,pc}
 2716              	 .cfi_endproc
 2717              	.LFE268:
 2719              	 .section .text.ACIM_FREQ_CTRL_SetSlipProportionalGain,"ax",%progbits
 2720              	 .align 2
 2721              	 .global ACIM_FREQ_CTRL_SetSlipProportionalGain
 2722              	 .thumb
 2723              	 .thumb_func
 2725              	ACIM_FREQ_CTRL_SetSlipProportionalGain:
 2726              	.LFB269:
 786:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 787:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set slip control Kp value */
 788:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetSlipProportionalGain(ACIM_FREQ_CTRL_t* const HandlePtr, u
 789:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2727              	 .loc 4 789 0
 2728              	 .cfi_startproc
 2729              	 
 2730              	 
 2731 0000 80B5     	 push {r7,lr}
 2732              	.LCFI196:
 2733              	 .cfi_def_cfa_offset 8
 2734              	 .cfi_offset 7,-8
 2735              	 .cfi_offset 14,-4
 2736 0002 82B0     	 sub sp,sp,#8
 2737              	.LCFI197:
 2738              	 .cfi_def_cfa_offset 16
 2739 0004 00AF     	 add r7,sp,#0
 2740              	.LCFI198:
 2741              	 .cfi_def_cfa_register 7
 2742 0006 7860     	 str r0,[r7,#4]
 2743 0008 3960     	 str r1,[r7]
 790:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) kp, ACIM_FREQ_CTRL_PID_SLIP_KP);
 2744              	 .loc 4 790 0
 2745 000a 3B68     	 ldr r3,[r7]
 2746 000c 7868     	 ldr r0,[r7,#4]
 2747 000e 1946     	 mov r1,r3
 2748 0010 0A22     	 movs r2,#10
 2749 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2750 0016 0346     	 mov r3,r0
 791:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2751              	 .loc 4 791 0
 2752 0018 1846     	 mov r0,r3
 2753 001a 0837     	 adds r7,r7,#8
 2754              	.LCFI199:
 2755              	 .cfi_def_cfa_offset 8
 2756 001c BD46     	 mov sp,r7
 2757              	.LCFI200:
 2758              	 .cfi_def_cfa_register 13
 2759              	 
 2760 001e 80BD     	 pop {r7,pc}
 2761              	 .cfi_endproc
 2762              	.LFE269:
 2764              	 .section .text.ACIM_FREQ_CTRL_GetSlipProportionalGain,"ax",%progbits
 2765              	 .align 2
 2766              	 .global ACIM_FREQ_CTRL_GetSlipProportionalGain
 2767              	 .thumb
 2768              	 .thumb_func
 2770              	ACIM_FREQ_CTRL_GetSlipProportionalGain:
 2771              	.LFB270:
 792:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 793:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the slip control Kp value */
 794:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetSlipProportionalGain(ACIM_FREQ_CTRL_t* const HandlePtr)
 795:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2772              	 .loc 4 795 0
 2773              	 .cfi_startproc
 2774              	 
 2775              	 
 2776 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2777              	.LCFI201:
 2778              	 .cfi_def_cfa_offset 20
 2779              	 .cfi_offset 4,-20
 2780              	 .cfi_offset 5,-16
 2781              	 .cfi_offset 6,-12
 2782              	 .cfi_offset 7,-8
 2783              	 .cfi_offset 14,-4
 2784 0002 83B0     	 sub sp,sp,#12
 2785              	.LCFI202:
 2786              	 .cfi_def_cfa_offset 32
 2787 0004 00AF     	 add r7,sp,#0
 2788              	.LCFI203:
 2789              	 .cfi_def_cfa_register 7
 2790 0006 7860     	 str r0,[r7,#4]
 796:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 797:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->slip_control_ptr->pi_ptr->kp * HandlePtr->param_table_ptr[ACIM_FREQ_CT
 2791              	 .loc 4 797 0
 2792 0008 7B68     	 ldr r3,[r7,#4]
 2793 000a 1B69     	 ldr r3,[r3,#16]
 2794 000c 1B68     	 ldr r3,[r3]
 2795 000e 1B68     	 ldr r3,[r3]
 2796 0010 1846     	 mov r0,r3
 2797 0012 4FF00001 	 mov r1,#0
 2798 0016 7B68     	 ldr r3,[r7,#4]
 2799 0018 9B69     	 ldr r3,[r3,#24]
 2800 001a 03F58C73 	 add r3,r3,#280
 2801 001e DB68     	 ldr r3,[r3,#12]
 2802 0020 1A46     	 mov r2,r3
 2803 0022 4FF00003 	 mov r3,#0
 2804 0026 02FB01FE 	 mul lr,r2,r1
 2805 002a 00FB03F6 	 mul r6,r0,r3
 2806 002e 7644     	 add r6,r6,lr
 2807 0030 A0FB0223 	 umull r2,r3,r0,r2
 2808 0034 F118     	 adds r1,r6,r3
 2809 0036 0B46     	 mov r3,r1
 798:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           >> ACIM_FREQ_CTRL_Q15);
 2810              	 .loc 4 798 0
 2811 0038 D40B     	 lsrs r4,r2,#15
 2812 003a 44EA4344 	 orr r4,r4,r3,lsl#17
 2813 003e DD0B     	 lsrs r5,r3,#15
 796:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 2814              	 .loc 4 796 0
 2815 0040 2346     	 mov r3,r4
 799:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2816              	 .loc 4 799 0
 2817 0042 1846     	 mov r0,r3
 2818 0044 0C37     	 adds r7,r7,#12
 2819              	.LCFI204:
 2820              	 .cfi_def_cfa_offset 20
 2821 0046 BD46     	 mov sp,r7
 2822              	.LCFI205:
 2823              	 .cfi_def_cfa_register 13
 2824              	 
 2825 0048 F0BD     	 pop {r4,r5,r6,r7,pc}
 2826              	 .cfi_endproc
 2827              	.LFE270:
 2829 004a 00BF     	 .section .text.ACIM_FREQ_CTRL_SetSlipIntegralGain,"ax",%progbits
 2830              	 .align 2
 2831              	 .global ACIM_FREQ_CTRL_SetSlipIntegralGain
 2832              	 .thumb
 2833              	 .thumb_func
 2835              	ACIM_FREQ_CTRL_SetSlipIntegralGain:
 2836              	.LFB271:
 800:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the slip control Ki value */
 801:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetSlipIntegralGain(ACIM_FREQ_CTRL_t* const HandlePtr, uint3
 802:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2837              	 .loc 4 802 0
 2838              	 .cfi_startproc
 2839              	 
 2840              	 
 2841 0000 80B5     	 push {r7,lr}
 2842              	.LCFI206:
 2843              	 .cfi_def_cfa_offset 8
 2844              	 .cfi_offset 7,-8
 2845              	 .cfi_offset 14,-4
 2846 0002 82B0     	 sub sp,sp,#8
 2847              	.LCFI207:
 2848              	 .cfi_def_cfa_offset 16
 2849 0004 00AF     	 add r7,sp,#0
 2850              	.LCFI208:
 2851              	 .cfi_def_cfa_register 7
 2852 0006 7860     	 str r0,[r7,#4]
 2853 0008 3960     	 str r1,[r7]
 803:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) ki, ACIM_FREQ_CTRL_PID_SLIP_KI);
 2854              	 .loc 4 803 0
 2855 000a 3B68     	 ldr r3,[r7]
 2856 000c 7868     	 ldr r0,[r7,#4]
 2857 000e 1946     	 mov r1,r3
 2858 0010 0B22     	 movs r2,#11
 2859 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2860 0016 0346     	 mov r3,r0
 804:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2861              	 .loc 4 804 0
 2862 0018 1846     	 mov r0,r3
 2863 001a 0837     	 adds r7,r7,#8
 2864              	.LCFI209:
 2865              	 .cfi_def_cfa_offset 8
 2866 001c BD46     	 mov sp,r7
 2867              	.LCFI210:
 2868              	 .cfi_def_cfa_register 13
 2869              	 
 2870 001e 80BD     	 pop {r7,pc}
 2871              	 .cfi_endproc
 2872              	.LFE271:
 2874              	 .section .text.ACIM_FREQ_CTRL_GetSlipIntegralGain,"ax",%progbits
 2875              	 .align 2
 2876              	 .global ACIM_FREQ_CTRL_GetSlipIntegralGain
 2877              	 .thumb
 2878              	 .thumb_func
 2880              	ACIM_FREQ_CTRL_GetSlipIntegralGain:
 2881              	.LFB272:
 805:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 806:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the slip control Ki value */
 807:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetSlipIntegralGain(ACIM_FREQ_CTRL_t* const HandlePtr)
 808:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2882              	 .loc 4 808 0
 2883              	 .cfi_startproc
 2884              	 
 2885              	 
 2886 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2887              	.LCFI211:
 2888              	 .cfi_def_cfa_offset 20
 2889              	 .cfi_offset 4,-20
 2890              	 .cfi_offset 5,-16
 2891              	 .cfi_offset 6,-12
 2892              	 .cfi_offset 7,-8
 2893              	 .cfi_offset 14,-4
 2894 0002 83B0     	 sub sp,sp,#12
 2895              	.LCFI212:
 2896              	 .cfi_def_cfa_offset 32
 2897 0004 00AF     	 add r7,sp,#0
 2898              	.LCFI213:
 2899              	 .cfi_def_cfa_register 7
 2900 0006 7860     	 str r0,[r7,#4]
 809:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 810:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->slip_control_ptr->pi_ptr->ki * HandlePtr->param_table_ptr[ACIM_FREQ_CT
 2901              	 .loc 4 810 0
 2902 0008 7B68     	 ldr r3,[r7,#4]
 2903 000a 1B69     	 ldr r3,[r3,#16]
 2904 000c 1B68     	 ldr r3,[r3]
 2905 000e 5B68     	 ldr r3,[r3,#4]
 2906 0010 1846     	 mov r0,r3
 2907 0012 4FF00001 	 mov r1,#0
 2908 0016 7B68     	 ldr r3,[r7,#4]
 2909 0018 9B69     	 ldr r3,[r3,#24]
 2910 001a 03F59A73 	 add r3,r3,#308
 2911 001e DB68     	 ldr r3,[r3,#12]
 2912 0020 1A46     	 mov r2,r3
 2913 0022 4FF00003 	 mov r3,#0
 2914 0026 02FB01FE 	 mul lr,r2,r1
 2915 002a 00FB03F6 	 mul r6,r0,r3
 2916 002e 7644     	 add r6,r6,lr
 2917 0030 A0FB0223 	 umull r2,r3,r0,r2
 2918 0034 F118     	 adds r1,r6,r3
 2919 0036 0B46     	 mov r3,r1
 811:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           >> ACIM_FREQ_CTRL_Q15);
 2920              	 .loc 4 811 0
 2921 0038 D40B     	 lsrs r4,r2,#15
 2922 003a 44EA4344 	 orr r4,r4,r3,lsl#17
 2923 003e DD0B     	 lsrs r5,r3,#15
 809:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 2924              	 .loc 4 809 0
 2925 0040 2346     	 mov r3,r4
 812:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2926              	 .loc 4 812 0
 2927 0042 1846     	 mov r0,r3
 2928 0044 0C37     	 adds r7,r7,#12
 2929              	.LCFI214:
 2930              	 .cfi_def_cfa_offset 20
 2931 0046 BD46     	 mov sp,r7
 2932              	.LCFI215:
 2933              	 .cfi_def_cfa_register 13
 2934              	 
 2935 0048 F0BD     	 pop {r4,r5,r6,r7,pc}
 2936              	 .cfi_endproc
 2937              	.LFE272:
 2939 004a 00BF     	 .section .text.ACIM_FREQ_CTRL_SetCurrentProportionalGain,"ax",%progbits
 2940              	 .align 2
 2941              	 .global ACIM_FREQ_CTRL_SetCurrentProportionalGain
 2942              	 .thumb
 2943              	 .thumb_func
 2945              	ACIM_FREQ_CTRL_SetCurrentProportionalGain:
 2946              	.LFB273:
 813:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 814:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the current limit Kp value */
 815:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetCurrentProportionalGain(ACIM_FREQ_CTRL_t* const HandlePtr
 816:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2947              	 .loc 4 816 0
 2948              	 .cfi_startproc
 2949              	 
 2950              	 
 2951 0000 80B5     	 push {r7,lr}
 2952              	.LCFI216:
 2953              	 .cfi_def_cfa_offset 8
 2954              	 .cfi_offset 7,-8
 2955              	 .cfi_offset 14,-4
 2956 0002 82B0     	 sub sp,sp,#8
 2957              	.LCFI217:
 2958              	 .cfi_def_cfa_offset 16
 2959 0004 00AF     	 add r7,sp,#0
 2960              	.LCFI218:
 2961              	 .cfi_def_cfa_register 7
 2962 0006 7860     	 str r0,[r7,#4]
 2963 0008 3960     	 str r1,[r7]
 817:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) kp, ACIM_FREQ_CTRL_PID_CURRENT_KP);
 2964              	 .loc 4 817 0
 2965 000a 3B68     	 ldr r3,[r7]
 2966 000c 7868     	 ldr r0,[r7,#4]
 2967 000e 1946     	 mov r1,r3
 2968 0010 0E22     	 movs r2,#14
 2969 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 2970 0016 0346     	 mov r3,r0
 818:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 2971              	 .loc 4 818 0
 2972 0018 1846     	 mov r0,r3
 2973 001a 0837     	 adds r7,r7,#8
 2974              	.LCFI219:
 2975              	 .cfi_def_cfa_offset 8
 2976 001c BD46     	 mov sp,r7
 2977              	.LCFI220:
 2978              	 .cfi_def_cfa_register 13
 2979              	 
 2980 001e 80BD     	 pop {r7,pc}
 2981              	 .cfi_endproc
 2982              	.LFE273:
 2984              	 .section .text.ACIM_FREQ_CTRL_GetCurrentProportionalGain,"ax",%progbits
 2985              	 .align 2
 2986              	 .global ACIM_FREQ_CTRL_GetCurrentProportionalGain
 2987              	 .thumb
 2988              	 .thumb_func
 2990              	ACIM_FREQ_CTRL_GetCurrentProportionalGain:
 2991              	.LFB274:
 819:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 820:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the current limit Kp value  */
 821:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetCurrentProportionalGain(ACIM_FREQ_CTRL_t* const HandlePtr)
 822:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 2992              	 .loc 4 822 0
 2993              	 .cfi_startproc
 2994              	 
 2995              	 
 2996 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2997              	.LCFI221:
 2998              	 .cfi_def_cfa_offset 20
 2999              	 .cfi_offset 4,-20
 3000              	 .cfi_offset 5,-16
 3001              	 .cfi_offset 6,-12
 3002              	 .cfi_offset 7,-8
 3003              	 .cfi_offset 14,-4
 3004 0002 83B0     	 sub sp,sp,#12
 3005              	.LCFI222:
 3006              	 .cfi_def_cfa_offset 32
 3007 0004 00AF     	 add r7,sp,#0
 3008              	.LCFI223:
 3009              	 .cfi_def_cfa_register 7
 3010 0006 7860     	 str r0,[r7,#4]
 823:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 824:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->current_limit_ptr->pi_ptr->kp
 3011              	 .loc 4 824 0
 3012 0008 7B68     	 ldr r3,[r7,#4]
 3013 000a 5B69     	 ldr r3,[r3,#20]
 3014 000c 1B68     	 ldr r3,[r3]
 3015 000e 1B68     	 ldr r3,[r3]
 3016 0010 1846     	 mov r0,r3
 3017 0012 4FF00001 	 mov r1,#0
 825:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_CURRENT_KP].scale) >> ACIM_FREQ_CTRL_Q15)
 3018              	 .loc 4 825 0
 3019 0016 7B68     	 ldr r3,[r7,#4]
 3020 0018 9B69     	 ldr r3,[r3,#24]
 3021 001a 03F5C473 	 add r3,r3,#392
 3022 001e DB68     	 ldr r3,[r3,#12]
 3023 0020 1A46     	 mov r2,r3
 3024 0022 4FF00003 	 mov r3,#0
 3025 0026 02FB01FE 	 mul lr,r2,r1
 3026 002a 00FB03F6 	 mul r6,r0,r3
 3027 002e 7644     	 add r6,r6,lr
 3028 0030 A0FB0223 	 umull r2,r3,r0,r2
 3029 0034 F118     	 adds r1,r6,r3
 3030 0036 0B46     	 mov r3,r1
 3031 0038 D40B     	 lsrs r4,r2,#15
 3032 003a 44EA4344 	 orr r4,r4,r3,lsl#17
 3033 003e DD0B     	 lsrs r5,r3,#15
 823:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 3034              	 .loc 4 823 0
 3035 0040 2346     	 mov r3,r4
 826:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3036              	 .loc 4 826 0
 3037 0042 1846     	 mov r0,r3
 3038 0044 0C37     	 adds r7,r7,#12
 3039              	.LCFI224:
 3040              	 .cfi_def_cfa_offset 20
 3041 0046 BD46     	 mov sp,r7
 3042              	.LCFI225:
 3043              	 .cfi_def_cfa_register 13
 3044              	 
 3045 0048 F0BD     	 pop {r4,r5,r6,r7,pc}
 3046              	 .cfi_endproc
 3047              	.LFE274:
 3049 004a 00BF     	 .section .text.ACIM_FREQ_CTRL_SetCurrentIntegralGain,"ax",%progbits
 3050              	 .align 2
 3051              	 .global ACIM_FREQ_CTRL_SetCurrentIntegralGain
 3052              	 .thumb
 3053              	 .thumb_func
 3055              	ACIM_FREQ_CTRL_SetCurrentIntegralGain:
 3056              	.LFB275:
 827:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the current limit Ki value  */
 828:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetCurrentIntegralGain(ACIM_FREQ_CTRL_t* const HandlePtr, ui
 829:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3057              	 .loc 4 829 0
 3058              	 .cfi_startproc
 3059              	 
 3060              	 
 3061 0000 80B5     	 push {r7,lr}
 3062              	.LCFI226:
 3063              	 .cfi_def_cfa_offset 8
 3064              	 .cfi_offset 7,-8
 3065              	 .cfi_offset 14,-4
 3066 0002 82B0     	 sub sp,sp,#8
 3067              	.LCFI227:
 3068              	 .cfi_def_cfa_offset 16
 3069 0004 00AF     	 add r7,sp,#0
 3070              	.LCFI228:
 3071              	 .cfi_def_cfa_register 7
 3072 0006 7860     	 str r0,[r7,#4]
 3073 0008 3960     	 str r1,[r7]
 830:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) ki, ACIM_FREQ_CTRL_PID_CURRENT_KI);
 3074              	 .loc 4 830 0
 3075 000a 3B68     	 ldr r3,[r7]
 3076 000c 7868     	 ldr r0,[r7,#4]
 3077 000e 1946     	 mov r1,r3
 3078 0010 0F22     	 movs r2,#15
 3079 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 3080 0016 0346     	 mov r3,r0
 831:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3081              	 .loc 4 831 0
 3082 0018 1846     	 mov r0,r3
 3083 001a 0837     	 adds r7,r7,#8
 3084              	.LCFI229:
 3085              	 .cfi_def_cfa_offset 8
 3086 001c BD46     	 mov sp,r7
 3087              	.LCFI230:
 3088              	 .cfi_def_cfa_register 13
 3089              	 
 3090 001e 80BD     	 pop {r7,pc}
 3091              	 .cfi_endproc
 3092              	.LFE275:
 3094              	 .section .text.ACIM_FREQ_CTRL_GetCurrentIntegralGain,"ax",%progbits
 3095              	 .align 2
 3096              	 .global ACIM_FREQ_CTRL_GetCurrentIntegralGain
 3097              	 .thumb
 3098              	 .thumb_func
 3100              	ACIM_FREQ_CTRL_GetCurrentIntegralGain:
 3101              	.LFB276:
 832:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 833:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the current limit Ki value  */
 834:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetCurrentIntegralGain(ACIM_FREQ_CTRL_t* const HandlePtr)
 835:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3102              	 .loc 4 835 0
 3103              	 .cfi_startproc
 3104              	 
 3105              	 
 3106 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 3107              	.LCFI231:
 3108              	 .cfi_def_cfa_offset 20
 3109              	 .cfi_offset 4,-20
 3110              	 .cfi_offset 5,-16
 3111              	 .cfi_offset 6,-12
 3112              	 .cfi_offset 7,-8
 3113              	 .cfi_offset 14,-4
 3114 0002 83B0     	 sub sp,sp,#12
 3115              	.LCFI232:
 3116              	 .cfi_def_cfa_offset 32
 3117 0004 00AF     	 add r7,sp,#0
 3118              	.LCFI233:
 3119              	 .cfi_def_cfa_register 7
 3120 0006 7860     	 str r0,[r7,#4]
 836:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 837:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->current_limit_ptr->pi_ptr->ki
 3121              	 .loc 4 837 0
 3122 0008 7B68     	 ldr r3,[r7,#4]
 3123 000a 5B69     	 ldr r3,[r3,#20]
 3124 000c 1B68     	 ldr r3,[r3]
 3125 000e 5B68     	 ldr r3,[r3,#4]
 3126 0010 1846     	 mov r0,r3
 3127 0012 4FF00001 	 mov r1,#0
 838:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_CURRENT_KI].scale) >> ACIM_FREQ_CTRL_Q15)
 3128              	 .loc 4 838 0
 3129 0016 7B68     	 ldr r3,[r7,#4]
 3130 0018 9B69     	 ldr r3,[r3,#24]
 3131 001a 03F5D273 	 add r3,r3,#420
 3132 001e DB68     	 ldr r3,[r3,#12]
 3133 0020 1A46     	 mov r2,r3
 3134 0022 4FF00003 	 mov r3,#0
 3135 0026 02FB01FE 	 mul lr,r2,r1
 3136 002a 00FB03F6 	 mul r6,r0,r3
 3137 002e 7644     	 add r6,r6,lr
 3138 0030 A0FB0223 	 umull r2,r3,r0,r2
 3139 0034 F118     	 adds r1,r6,r3
 3140 0036 0B46     	 mov r3,r1
 3141 0038 D40B     	 lsrs r4,r2,#15
 3142 003a 44EA4344 	 orr r4,r4,r3,lsl#17
 3143 003e DD0B     	 lsrs r5,r3,#15
 836:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 3144              	 .loc 4 836 0
 3145 0040 2346     	 mov r3,r4
 839:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3146              	 .loc 4 839 0
 3147 0042 1846     	 mov r0,r3
 3148 0044 0C37     	 adds r7,r7,#12
 3149              	.LCFI234:
 3150              	 .cfi_def_cfa_offset 20
 3151 0046 BD46     	 mov sp,r7
 3152              	.LCFI235:
 3153              	 .cfi_def_cfa_register 13
 3154              	 
 3155 0048 F0BD     	 pop {r4,r5,r6,r7,pc}
 3156              	 .cfi_endproc
 3157              	.LFE276:
 3159 004a 00BF     	 .section .text.ACIM_FREQ_CTRL_SetPosition,"ax",%progbits
 3160              	 .align 2
 3161              	 .global ACIM_FREQ_CTRL_SetPosition
 3162              	 .thumb
 3163              	 .thumb_func
 3165              	ACIM_FREQ_CTRL_SetPosition:
 3166              	.LFB277:
 840:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 841:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the input reference position */
 842:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetPosition(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t posit
 843:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3167              	 .loc 4 843 0
 3168              	 .cfi_startproc
 3169              	 
 3170              	 
 3171              	 
 3172 0000 80B4     	 push {r7}
 3173              	.LCFI236:
 3174              	 .cfi_def_cfa_offset 4
 3175              	 .cfi_offset 7,-4
 3176 0002 85B0     	 sub sp,sp,#20
 3177              	.LCFI237:
 3178              	 .cfi_def_cfa_offset 24
 3179 0004 00AF     	 add r7,sp,#0
 3180              	.LCFI238:
 3181              	 .cfi_def_cfa_register 7
 3182 0006 7860     	 str r0,[r7,#4]
 3183 0008 3960     	 str r1,[r7]
 844:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status = ACIM_FREQ_CTRL_STATUS_SUCCESS;
 3184              	 .loc 4 844 0
 3185 000a 0023     	 movs r3,#0
 3186 000c FB73     	 strb r3,[r7,#15]
 845:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 846:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_PT_ENTRY_t *param_ptr = &HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_POSITION_RE
 3187              	 .loc 4 846 0
 3188 000e 7B68     	 ldr r3,[r7,#4]
 3189 0010 9B69     	 ldr r3,[r3,#24]
 3190 0012 03F5A873 	 add r3,r3,#336
 3191 0016 BB60     	 str r3,[r7,#8]
 847:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 848:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (param_ptr->write_access == (uint8_t) ACIM_FREQ_CTRL_PH_WA_ALLOWED)
 3192              	 .loc 4 848 0
 3193 0018 BB68     	 ldr r3,[r7,#8]
 3194 001a 1B7E     	 ldrb r3,[r3,#24]
 3195 001c 012B     	 cmp r3,#1
 3196 001e 11D1     	 bne .L141
 849:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 850:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((position_set >= param_ptr->minval) && (position_set <= param_ptr->maxval))
 3197              	 .loc 4 850 0
 3198 0020 BB68     	 ldr r3,[r7,#8]
 3199 0022 5A68     	 ldr r2,[r3,#4]
 3200 0024 3B68     	 ldr r3,[r7]
 3201 0026 9A42     	 cmp r2,r3
 3202 0028 09DC     	 bgt .L142
 3203              	 .loc 4 850 0 is_stmt 0 discriminator 1
 3204 002a BB68     	 ldr r3,[r7,#8]
 3205 002c 9A68     	 ldr r2,[r3,#8]
 3206 002e 3B68     	 ldr r3,[r7]
 3207 0030 9A42     	 cmp r2,r3
 3208 0032 04DB     	 blt .L142
 851:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 852:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       *param_ptr->param_value = (int32_t) position_set;
 3209              	 .loc 4 852 0 is_stmt 1
 3210 0034 BB68     	 ldr r3,[r7,#8]
 3211 0036 1B68     	 ldr r3,[r3]
 3212 0038 3A68     	 ldr r2,[r7]
 3213 003a 1A60     	 str r2,[r3]
 3214 003c 04E0     	 b .L144
 3215              	.L142:
 853:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 854:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 855:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 856:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = ACIM_FREQ_CTRL_STATUS_INVALID_PARAM;
 3216              	 .loc 4 856 0
 3217 003e 0223     	 movs r3,#2
 3218 0040 FB73     	 strb r3,[r7,#15]
 3219 0042 01E0     	 b .L144
 3220              	.L141:
 857:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 858:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 859:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 860:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 861:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = ACIM_FREQ_CTRL_STATUS_PERMISSION_DENIED;
 3221              	 .loc 4 861 0
 3222 0044 0423     	 movs r3,#4
 3223 0046 FB73     	 strb r3,[r7,#15]
 3224              	.L144:
 862:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 863:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return status;
 3225              	 .loc 4 863 0
 3226 0048 FB7B     	 ldrb r3,[r7,#15]
 864:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 865:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3227              	 .loc 4 865 0
 3228 004a 1846     	 mov r0,r3
 3229 004c 1437     	 adds r7,r7,#20
 3230              	.LCFI239:
 3231              	 .cfi_def_cfa_offset 4
 3232 004e BD46     	 mov sp,r7
 3233              	.LCFI240:
 3234              	 .cfi_def_cfa_register 13
 3235              	 
 3236 0050 5DF8047B 	 ldr r7,[sp],#4
 3237              	.LCFI241:
 3238              	 .cfi_restore 7
 3239              	 .cfi_def_cfa_offset 0
 3240 0054 7047     	 bx lr
 3241              	 .cfi_endproc
 3242              	.LFE277:
 3244 0056 00BF     	 .section .text.ACIM_FREQ_CTRL_GetPosition,"ax",%progbits
 3245              	 .align 2
 3246              	 .global ACIM_FREQ_CTRL_GetPosition
 3247              	 .thumb
 3248              	 .thumb_func
 3250              	ACIM_FREQ_CTRL_GetPosition:
 3251              	.LFB278:
 866:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 867:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the reference position value.
 868:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  * First two byte represent angle and last two byte represent the revolution.
 869:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****  */
 870:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** int32_t ACIM_FREQ_CTRL_GetPosition(ACIM_FREQ_CTRL_t* const HandlePtr)
 871:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3252              	 .loc 4 871 0
 3253              	 .cfi_startproc
 3254              	 
 3255              	 
 3256              	 
 3257 0000 80B4     	 push {r7}
 3258              	.LCFI242:
 3259              	 .cfi_def_cfa_offset 4
 3260              	 .cfi_offset 7,-4
 3261 0002 83B0     	 sub sp,sp,#12
 3262              	.LCFI243:
 3263              	 .cfi_def_cfa_offset 16
 3264 0004 00AF     	 add r7,sp,#0
 3265              	.LCFI244:
 3266              	 .cfi_def_cfa_register 7
 3267 0006 7860     	 str r0,[r7,#4]
 872:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (int32_t)(HandlePtr->user_position_set);
 3268              	 .loc 4 872 0
 3269 0008 7B68     	 ldr r3,[r7,#4]
 3270 000a DB6E     	 ldr r3,[r3,#108]
 873:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3271              	 .loc 4 873 0
 3272 000c 1846     	 mov r0,r3
 3273 000e 0C37     	 adds r7,r7,#12
 3274              	.LCFI245:
 3275              	 .cfi_def_cfa_offset 4
 3276 0010 BD46     	 mov sp,r7
 3277              	.LCFI246:
 3278              	 .cfi_def_cfa_register 13
 3279              	 
 3280 0012 5DF8047B 	 ldr r7,[sp],#4
 3281              	.LCFI247:
 3282              	 .cfi_restore 7
 3283              	 .cfi_def_cfa_offset 0
 3284 0016 7047     	 bx lr
 3285              	 .cfi_endproc
 3286              	.LFE278:
 3288              	 .section .text.ACIM_FREQ_CTRL_SetCurrentLimit,"ax",%progbits
 3289              	 .align 2
 3290              	 .global ACIM_FREQ_CTRL_SetCurrentLimit
 3291              	 .thumb
 3292              	 .thumb_func
 3294              	ACIM_FREQ_CTRL_SetCurrentLimit:
 3295              	.LFB279:
 874:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the current limit value */
 875:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetCurrentLimit(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t 
 876:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3296              	 .loc 4 876 0
 3297              	 .cfi_startproc
 3298              	 
 3299              	 
 3300 0000 80B5     	 push {r7,lr}
 3301              	.LCFI248:
 3302              	 .cfi_def_cfa_offset 8
 3303              	 .cfi_offset 7,-8
 3304              	 .cfi_offset 14,-4
 3305 0002 82B0     	 sub sp,sp,#8
 3306              	.LCFI249:
 3307              	 .cfi_def_cfa_offset 16
 3308 0004 00AF     	 add r7,sp,#0
 3309              	.LCFI250:
 3310              	 .cfi_def_cfa_register 7
 3311 0006 7860     	 str r0,[r7,#4]
 3312 0008 3960     	 str r1,[r7]
 877:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) current_value, ACIM_FREQ_CTRL_PID_CURRENT
 3313              	 .loc 4 877 0
 3314 000a 3B68     	 ldr r3,[r7]
 3315 000c 7868     	 ldr r0,[r7,#4]
 3316 000e 1946     	 mov r1,r3
 3317 0010 0D22     	 movs r2,#13
 3318 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 3319 0016 0346     	 mov r3,r0
 878:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3320              	 .loc 4 878 0
 3321 0018 1846     	 mov r0,r3
 3322 001a 0837     	 adds r7,r7,#8
 3323              	.LCFI251:
 3324              	 .cfi_def_cfa_offset 8
 3325 001c BD46     	 mov sp,r7
 3326              	.LCFI252:
 3327              	 .cfi_def_cfa_register 13
 3328              	 
 3329 001e 80BD     	 pop {r7,pc}
 3330              	 .cfi_endproc
 3331              	.LFE279:
 3333              	 .section .text.ACIM_FREQ_CTRL_GetCurrentLimit,"ax",%progbits
 3334              	 .align 2
 3335              	 .global ACIM_FREQ_CTRL_GetCurrentLimit
 3336              	 .thumb
 3337              	 .thumb_func
 3339              	ACIM_FREQ_CTRL_GetCurrentLimit:
 3340              	.LFB280:
 879:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 880:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the current limit value */
 881:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetCurrentLimit(ACIM_FREQ_CTRL_t* const HandlePtr)
 882:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3341              	 .loc 4 882 0
 3342              	 .cfi_startproc
 3343              	 
 3344              	 
 3345 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 3346              	.LCFI253:
 3347              	 .cfi_def_cfa_offset 20
 3348              	 .cfi_offset 4,-20
 3349              	 .cfi_offset 5,-16
 3350              	 .cfi_offset 6,-12
 3351              	 .cfi_offset 7,-8
 3352              	 .cfi_offset 14,-4
 3353 0002 83B0     	 sub sp,sp,#12
 3354              	.LCFI254:
 3355              	 .cfi_def_cfa_offset 32
 3356 0004 00AF     	 add r7,sp,#0
 3357              	.LCFI255:
 3358              	 .cfi_def_cfa_register 7
 3359 0006 7860     	 str r0,[r7,#4]
 883:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 884:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->current_limit_ptr->current_limit
 3360              	 .loc 4 884 0
 3361 0008 7B68     	 ldr r3,[r7,#4]
 3362 000a 5B69     	 ldr r3,[r3,#20]
 3363 000c 5B68     	 ldr r3,[r3,#4]
 3364 000e 1846     	 mov r0,r3
 3365 0010 4FEAE071 	 asr r1,r0,#31
 885:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_CURRENT_LIMIT].scale) >> ACIM_FREQ_CTRL_Q
 3366              	 .loc 4 885 0
 3367 0014 7B68     	 ldr r3,[r7,#4]
 3368 0016 9B69     	 ldr r3,[r3,#24]
 3369 0018 03F5B673 	 add r3,r3,#364
 3370 001c DB68     	 ldr r3,[r3,#12]
 3371 001e 1A46     	 mov r2,r3
 3372 0020 4FF00003 	 mov r3,#0
 3373 0024 02FB01FE 	 mul lr,r2,r1
 3374 0028 00FB03F6 	 mul r6,r0,r3
 3375 002c 7644     	 add r6,r6,lr
 3376 002e A0FB0223 	 umull r2,r3,r0,r2
 3377 0032 F118     	 adds r1,r6,r3
 3378 0034 0B46     	 mov r3,r1
 3379 0036 D40B     	 lsrs r4,r2,#15
 3380 0038 44EA4344 	 orr r4,r4,r3,lsl#17
 3381 003c DD0B     	 lsrs r5,r3,#15
 883:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 3382              	 .loc 4 883 0
 3383 003e 2346     	 mov r3,r4
 886:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3384              	 .loc 4 886 0
 3385 0040 1846     	 mov r0,r3
 3386 0042 0C37     	 adds r7,r7,#12
 3387              	.LCFI256:
 3388              	 .cfi_def_cfa_offset 20
 3389 0044 BD46     	 mov sp,r7
 3390              	.LCFI257:
 3391              	 .cfi_def_cfa_register 13
 3392              	 
 3393 0046 F0BD     	 pop {r4,r5,r6,r7,pc}
 3394              	 .cfi_endproc
 3395              	.LFE280:
 3397              	 .section .text.ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate,"ax",%progbits
 3398              	 .align 2
 3399              	 .global ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate
 3400              	 .thumb
 3401              	 .thumb_func
 3403              	ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate:
 3404              	.LFB281:
 887:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t frequency_
 888:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3405              	 .loc 4 888 0
 3406              	 .cfi_startproc
 3407              	 
 3408              	 
 3409              	 
 3410 0000 80B4     	 push {r7}
 3411              	.LCFI258:
 3412              	 .cfi_def_cfa_offset 4
 3413              	 .cfi_offset 7,-4
 3414 0002 83B0     	 sub sp,sp,#12
 3415              	.LCFI259:
 3416              	 .cfi_def_cfa_offset 16
 3417 0004 00AF     	 add r7,sp,#0
 3418              	.LCFI260:
 3419              	 .cfi_def_cfa_register 7
 3420 0006 7860     	 str r0,[r7,#4]
 3421 0008 3960     	 str r1,[r7]
 889:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Update pcl and msm time */
 890:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((HandlePtr->acim_config_ptr->pcl_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_DISABLED)
 3422              	 .loc 4 890 0
 3423 000a 7B68     	 ldr r3,[r7,#4]
 3424 000c 1B68     	 ldr r3,[r3]
 3425 000e 5B7C     	 ldrb r3,[r3,#17]
 3426 0010 002B     	 cmp r3,#0
 3427 0012 09D0     	 beq .L153
 891:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       || (HandlePtr->acim_config_ptr->pcl_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_SW_DIV)
 3428              	 .loc 4 891 0
 3429 0014 7B68     	 ldr r3,[r7,#4]
 3430 0016 1B68     	 ldr r3,[r3]
 3431 0018 5B7C     	 ldrb r3,[r3,#17]
 3432 001a 012B     	 cmp r3,#1
 3433 001c 04D0     	 beq .L153
 892:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       || (HandlePtr->acim_config_ptr->pcl_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_PCL_ISR))
 3434              	 .loc 4 892 0
 3435 001e 7B68     	 ldr r3,[r7,#4]
 3436 0020 1B68     	 ldr r3,[r3]
 3437 0022 5B7C     	 ldrb r3,[r3,#17]
 3438 0024 022B     	 cmp r3,#2
 3439 0026 1DD1     	 bne .L154
 3440              	.L153:
 893:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 894:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Update pcl time */
 895:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->pcl_time = ((1000000U * HandlePtr->acim_config_ptr->pcl_divider) / frequency_value);
 3441              	 .loc 4 895 0
 3442 0028 7B68     	 ldr r3,[r7,#4]
 3443 002a 1B68     	 ldr r3,[r3]
 3444 002c 5B7D     	 ldrb r3,[r3,#21]
 3445 002e 1A46     	 mov r2,r3
 3446 0030 1A4B     	 ldr r3,.L157
 3447 0032 03FB02F2 	 mul r2,r3,r2
 3448 0036 3B68     	 ldr r3,[r7]
 3449 0038 B2FBF3F2 	 udiv r2,r2,r3
 3450 003c 7B68     	 ldr r3,[r7,#4]
 3451 003e C3F88820 	 str r2,[r3,#136]
 896:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Update msm time */
 897:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->msm_time = HandlePtr->pcl_time;
 3452              	 .loc 4 897 0
 3453 0042 7B68     	 ldr r3,[r7,#4]
 3454 0044 D3F88820 	 ldr r2,[r3,#136]
 3455 0048 7B68     	 ldr r3,[r7,#4]
 3456 004a C3F89420 	 str r2,[r3,#148]
 898:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Update svp time */
 899:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->acim_config_ptr->svp_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_PCL_TASK)
 3457              	 .loc 4 899 0
 3458 004e 7B68     	 ldr r3,[r7,#4]
 3459 0050 1B68     	 ldr r3,[r3]
 3460 0052 9B7C     	 ldrb r3,[r3,#18]
 3461 0054 052B     	 cmp r3,#5
 3462 0056 05D1     	 bne .L154
 900:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 901:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->svp_time = HandlePtr->pcl_time;
 3463              	 .loc 4 901 0
 3464 0058 7B68     	 ldr r3,[r7,#4]
 3465 005a D3F88820 	 ldr r2,[r3,#136]
 3466 005e 7B68     	 ldr r3,[r7,#4]
 3467 0060 C3F88C20 	 str r2,[r3,#140]
 3468              	.L154:
 902:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 903:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 904:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 905:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Update svp time if it dont use PCL_ISR time*/
 906:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((HandlePtr->acim_config_ptr->svp_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_DISABLED)
 3469              	 .loc 4 906 0
 3470 0064 7B68     	 ldr r3,[r7,#4]
 3471 0066 1B68     	 ldr r3,[r3]
 3472 0068 9B7C     	 ldrb r3,[r3,#18]
 3473 006a 002B     	 cmp r3,#0
 3474 006c 04D0     	 beq .L155
 907:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       || (HandlePtr->acim_config_ptr->svp_task_conf == (uint8_t) ACIM_FREQ_CTRL_TS_SW_DIV))
 3475              	 .loc 4 907 0
 3476 006e 7B68     	 ldr r3,[r7,#4]
 3477 0070 1B68     	 ldr r3,[r3]
 3478 0072 9B7C     	 ldrb r3,[r3,#18]
 3479 0074 012B     	 cmp r3,#1
 3480 0076 0CD1     	 bne .L152
 3481              	.L155:
 908:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 909:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Update svp time */
 910:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->svp_time = ((1000000U * HandlePtr->acim_config_ptr->svp_divider) / frequency_value);
 3482              	 .loc 4 910 0
 3483 0078 7B68     	 ldr r3,[r7,#4]
 3484 007a 1B68     	 ldr r3,[r3]
 3485 007c 9B7D     	 ldrb r3,[r3,#22]
 3486 007e 1A46     	 mov r2,r3
 3487 0080 064B     	 ldr r3,.L157
 3488 0082 03FB02F2 	 mul r2,r3,r2
 3489 0086 3B68     	 ldr r3,[r7]
 3490 0088 B2FBF3F2 	 udiv r2,r2,r3
 3491 008c 7B68     	 ldr r3,[r7,#4]
 3492 008e C3F88C20 	 str r2,[r3,#140]
 3493              	.L152:
 911:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 912:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3494              	 .loc 4 912 0
 3495 0092 0C37     	 adds r7,r7,#12
 3496              	.LCFI261:
 3497              	 .cfi_def_cfa_offset 4
 3498 0094 BD46     	 mov sp,r7
 3499              	.LCFI262:
 3500              	 .cfi_def_cfa_register 13
 3501              	 
 3502 0096 5DF8047B 	 ldr r7,[sp],#4
 3503              	.LCFI263:
 3504              	 .cfi_restore 7
 3505              	 .cfi_def_cfa_offset 0
 3506 009a 7047     	 bx lr
 3507              	.L158:
 3508              	 .align 2
 3509              	.L157:
 3510 009c 40420F00 	 .word 1000000
 3511              	 .cfi_endproc
 3512              	.LFE281:
 3514              	 .section .text.ACIM_FREQ_CTRL_SetPWMFrequency,"ax",%progbits
 3515              	 .align 2
 3516              	 .global ACIM_FREQ_CTRL_SetPWMFrequency
 3517              	 .thumb
 3518              	 .thumb_func
 3520              	ACIM_FREQ_CTRL_SetPWMFrequency:
 3521              	.LFB282:
 913:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API set the PWM frequency and update the related parameters(angle_scale and bootstrap_count
 914:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetPWMFrequency(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t 
 915:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3522              	 .loc 4 915 0
 3523              	 .cfi_startproc
 3524              	 
 3525              	 
 3526 0000 80B5     	 push {r7,lr}
 3527              	.LCFI264:
 3528              	 .cfi_def_cfa_offset 8
 3529              	 .cfi_offset 7,-8
 3530              	 .cfi_offset 14,-4
 3531 0002 84B0     	 sub sp,sp,#16
 3532              	.LCFI265:
 3533              	 .cfi_def_cfa_offset 24
 3534 0004 00AF     	 add r7,sp,#0
 3535              	.LCFI266:
 3536              	 .cfi_def_cfa_register 7
 3537 0006 7860     	 str r0,[r7,#4]
 3538 0008 3960     	 str r1,[r7]
 916:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_PT_ENTRY_t* param_ptr = &HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_PWM_FREQUEN
 3539              	 .loc 4 916 0
 3540 000a 7B68     	 ldr r3,[r7,#4]
 3541 000c 9B69     	 ldr r3,[r3,#24]
 3542 000e 8C33     	 adds r3,r3,#140
 3543 0010 BB60     	 str r3,[r7,#8]
 917:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t status = (uint32_t) ACIM_FREQ_CTRL_STATUS_SUCCESS;
 3544              	 .loc 4 917 0
 3545 0012 0023     	 movs r3,#0
 3546 0014 FB60     	 str r3,[r7,#12]
 918:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (param_ptr->write_access == (uint8_t) ACIM_FREQ_CTRL_PH_WA_ALLOWED)
 3547              	 .loc 4 918 0
 3548 0016 BB68     	 ldr r3,[r7,#8]
 3549 0018 1B7E     	 ldrb r3,[r3,#24]
 3550 001a 012B     	 cmp r3,#1
 3551 001c 51D1     	 bne .L160
 919:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 920:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->msm_state == ACIM_FREQ_CTRL_MSM_STOP)
 3552              	 .loc 4 920 0
 3553 001e 7B68     	 ldr r3,[r7,#4]
 3554 0020 93F84D30 	 ldrb r3,[r3,#77]
 3555 0024 002B     	 cmp r3,#0
 3556 0026 49D1     	 bne .L161
 921:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 922:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((frequency_value >= (uint32_t) param_ptr->minval) && (frequency_value <= (uint32_t) param
 3557              	 .loc 4 922 0
 3558 0028 BB68     	 ldr r3,[r7,#8]
 3559 002a 5B68     	 ldr r3,[r3,#4]
 3560 002c 1A46     	 mov r2,r3
 3561 002e 3B68     	 ldr r3,[r7]
 3562 0030 9A42     	 cmp r2,r3
 3563 0032 40D8     	 bhi .L162
 3564              	 .loc 4 922 0 is_stmt 0 discriminator 1
 3565 0034 BB68     	 ldr r3,[r7,#8]
 3566 0036 9B68     	 ldr r3,[r3,#8]
 3567 0038 1A46     	 mov r2,r3
 3568 003a 3B68     	 ldr r3,[r7]
 3569 003c 9A42     	 cmp r2,r3
 3570 003e 3AD3     	 bcc .L162
 923:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 924:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         /* Update the pwm frequency */
 925:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->pwm_frequency = frequency_value;
 3571              	 .loc 4 925 0 is_stmt 1
 3572 0040 7B68     	 ldr r3,[r7,#4]
 3573 0042 3A68     	 ldr r2,[r7]
 3574 0044 1A65     	 str r2,[r3,#80]
 926:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         status = (uint32_t) PWM_SVM_SetPWMFrequency(HandlePtr->pwm_svm_ptr, frequency_value);
 3575              	 .loc 4 926 0
 3576 0046 7B68     	 ldr r3,[r7,#4]
 3577 0048 5B68     	 ldr r3,[r3,#4]
 3578 004a 1846     	 mov r0,r3
 3579 004c 3968     	 ldr r1,[r7]
 3580 004e FFF7FEFF 	 bl PWM_SVM_SetPWMFrequency
 3581 0052 0346     	 mov r3,r0
 3582 0054 FB60     	 str r3,[r7,#12]
 927:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         if (frequency_value != 0U)
 3583              	 .loc 4 927 0
 3584 0056 3B68     	 ldr r3,[r7]
 3585 0058 002B     	 cmp r3,#0
 3586 005a 1CD0     	 beq .L163
 928:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         {
 929:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           /* Update angle scale */
 930:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           HandlePtr->angle_scale = ((((HandlePtr->acim_config_ptr->nominal_speed
 3587              	 .loc 4 930 0
 3588 005c 7B68     	 ldr r3,[r7,#4]
 3589 005e 1B68     	 ldr r3,[r3]
 3590 0060 1B68     	 ldr r3,[r3]
 931:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****               * HandlePtr->acim_config_ptr->fcl_divider * HandlePtr->acim_config_ptr->pole_pair) <<
 3591              	 .loc 4 931 0
 3592 0062 7A68     	 ldr r2,[r7,#4]
 3593 0064 1268     	 ldr r2,[r2]
 3594 0066 127D     	 ldrb r2,[r2,#20]
 3595 0068 02FB03F3 	 mul r3,r2,r3
 3596 006c 7A68     	 ldr r2,[r7,#4]
 3597 006e 1268     	 ldr r2,[r2]
 3598 0070 127C     	 ldrb r2,[r2,#16]
 3599 0072 02FB03F3 	 mul r3,r2,r3
 3600 0076 9902     	 lsls r1,r3,#10
 932:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           ACIM_FREQ_CTRL_VFSCALE) / (frequency_value * 60U)) << 8U);
 3601              	 .loc 4 932 0
 3602 0078 3A68     	 ldr r2,[r7]
 3603 007a 1346     	 mov r3,r2
 3604 007c 1B01     	 lsls r3,r3,#4
 3605 007e 9B1A     	 subs r3,r3,r2
 3606 0080 9B00     	 lsls r3,r3,#2
 3607 0082 B1FBF3F3 	 udiv r3,r1,r3
 3608 0086 1A02     	 lsls r2,r3,#8
 930:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****               * HandlePtr->acim_config_ptr->fcl_divider * HandlePtr->acim_config_ptr->pole_pair) <<
 3609              	 .loc 4 930 0
 3610 0088 7B68     	 ldr r3,[r7,#4]
 3611 008a C3F88420 	 str r2,[r3,#132]
 933:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 934:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate(HandlePtr, frequency_value);
 3612              	 .loc 4 934 0
 3613 008e 7868     	 ldr r0,[r7,#4]
 3614 0090 3968     	 ldr r1,[r7]
 3615 0092 FFF7FEFF 	 bl ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate
 3616              	.L163:
 935:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 936:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         }
 937:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         /* Update bootstrap count*/
 938:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->bootstrap_count = (uint16_t)(
 939:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****             ((uint32_t) HandlePtr->acim_config_ptr->bootstrap_time * frequency_value) / 1000U);
 3617              	 .loc 4 939 0
 3618 0096 7B68     	 ldr r3,[r7,#4]
 3619 0098 1B68     	 ldr r3,[r3]
 3620 009a 9B89     	 ldrh r3,[r3,#12]
 3621 009c 1A46     	 mov r2,r3
 3622 009e 3B68     	 ldr r3,[r7]
 3623 00a0 03FB02F3 	 mul r3,r3,r2
 3624 00a4 0B4A     	 ldr r2,.L168
 3625 00a6 A2FB0323 	 umull r2,r3,r2,r3
 3626 00aa 9B09     	 lsrs r3,r3,#6
 938:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****             ((uint32_t) HandlePtr->acim_config_ptr->bootstrap_time * frequency_value) / 1000U);
 3627              	 .loc 4 938 0
 3628 00ac 9AB2     	 uxth r2,r3
 3629 00ae 7B68     	 ldr r3,[r7,#4]
 3630 00b0 A3F89E20 	 strh r2,[r3,#158]
 3631 00b4 07E0     	 b .L166
 3632              	.L162:
 940:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 941:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 942:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       else
 943:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
 944:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         status = (uint32_t) ACIM_FREQ_CTRL_STATUS_INVALID_PARAM;
 3633              	 .loc 4 944 0
 3634 00b6 0223     	 movs r3,#2
 3635 00b8 FB60     	 str r3,[r7,#12]
 3636 00ba 04E0     	 b .L166
 3637              	.L161:
 945:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 946:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 947:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 948:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 949:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = (uint32_t) ACIM_FREQ_CTRL_STATUS_OPERATION_NOT_ALLOWED;
 3638              	 .loc 4 949 0
 3639 00bc 0323     	 movs r3,#3
 3640 00be FB60     	 str r3,[r7,#12]
 3641 00c0 01E0     	 b .L166
 3642              	.L160:
 950:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 951:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 952:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 953:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 954:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = (uint32_t) ACIM_FREQ_CTRL_STATUS_PERMISSION_DENIED;
 3643              	 .loc 4 954 0
 3644 00c2 0423     	 movs r3,#4
 3645 00c4 FB60     	 str r3,[r7,#12]
 3646              	.L166:
 955:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 956:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (ACIM_FREQ_CTRL_STATUS_t) status;
 3647              	 .loc 4 956 0
 3648 00c6 FB68     	 ldr r3,[r7,#12]
 3649 00c8 DBB2     	 uxtb r3,r3
 957:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3650              	 .loc 4 957 0
 3651 00ca 1846     	 mov r0,r3
 3652 00cc 1037     	 adds r7,r7,#16
 3653              	.LCFI267:
 3654              	 .cfi_def_cfa_offset 8
 3655 00ce BD46     	 mov sp,r7
 3656              	.LCFI268:
 3657              	 .cfi_def_cfa_register 13
 3658              	 
 3659 00d0 80BD     	 pop {r7,pc}
 3660              	.L169:
 3661 00d2 00BF     	 .align 2
 3662              	.L168:
 3663 00d4 D34D6210 	 .word 274877907
 3664              	 .cfi_endproc
 3665              	.LFE282:
 3667              	 .section .text.ACIM_FREQ_CTRL_GetPWMFrequency,"ax",%progbits
 3668              	 .align 2
 3669              	 .global ACIM_FREQ_CTRL_GetPWMFrequency
 3670              	 .thumb
 3671              	 .thumb_func
 3673              	ACIM_FREQ_CTRL_GetPWMFrequency:
 3674              	.LFB283:
 958:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 959:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API return the PWM frequency value */
 960:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetPWMFrequency(ACIM_FREQ_CTRL_t* const HandlePtr)
 961:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3675              	 .loc 4 961 0
 3676              	 .cfi_startproc
 3677              	 
 3678              	 
 3679 0000 80B5     	 push {r7,lr}
 3680              	.LCFI269:
 3681              	 .cfi_def_cfa_offset 8
 3682              	 .cfi_offset 7,-8
 3683              	 .cfi_offset 14,-4
 3684 0002 82B0     	 sub sp,sp,#8
 3685              	.LCFI270:
 3686              	 .cfi_def_cfa_offset 16
 3687 0004 00AF     	 add r7,sp,#0
 3688              	.LCFI271:
 3689              	 .cfi_def_cfa_register 7
 3690 0006 7860     	 str r0,[r7,#4]
 962:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(PWM_SVM_GetPWMFrequency(HandlePtr->pwm_svm_ptr));
 3691              	 .loc 4 962 0
 3692 0008 7B68     	 ldr r3,[r7,#4]
 3693 000a 5B68     	 ldr r3,[r3,#4]
 3694 000c 1846     	 mov r0,r3
 3695 000e FFF7FEFF 	 bl PWM_SVM_GetPWMFrequency
 3696 0012 0346     	 mov r3,r0
 963:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3697              	 .loc 4 963 0
 3698 0014 1846     	 mov r0,r3
 3699 0016 0837     	 adds r7,r7,#8
 3700              	.LCFI272:
 3701              	 .cfi_def_cfa_offset 8
 3702 0018 BD46     	 mov sp,r7
 3703              	.LCFI273:
 3704              	 .cfi_def_cfa_register 13
 3705              	 
 3706 001a 80BD     	 pop {r7,pc}
 3707              	 .cfi_endproc
 3708              	.LFE283:
 3710              	 .section .text.ACIM_FREQ_CTRL_SetAngleoffset,"ax",%progbits
 3711              	 .align 2
 3712              	 .global ACIM_FREQ_CTRL_SetAngleoffset
 3713              	 .thumb
 3714              	 .thumb_func
 3716              	ACIM_FREQ_CTRL_SetAngleoffset:
 3717              	.LFB284:
 964:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 965:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetAngleoffset(ACIM_FREQ_CTRL_t* const HandlePtr, uint32_t a
 966:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3718              	 .loc 4 966 0
 3719              	 .cfi_startproc
 3720              	 
 3721              	 
 3722              	 
 3723 0000 80B4     	 push {r7}
 3724              	.LCFI274:
 3725              	 .cfi_def_cfa_offset 4
 3726              	 .cfi_offset 7,-4
 3727 0002 85B0     	 sub sp,sp,#20
 3728              	.LCFI275:
 3729              	 .cfi_def_cfa_offset 24
 3730 0004 00AF     	 add r7,sp,#0
 3731              	.LCFI276:
 3732              	 .cfi_def_cfa_register 7
 3733 0006 7860     	 str r0,[r7,#4]
 3734 0008 3960     	 str r1,[r7]
 967:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status = ACIM_FREQ_CTRL_STATUS_SUCCESS;
 3735              	 .loc 4 967 0
 3736 000a 0023     	 movs r3,#0
 3737 000c FB73     	 strb r3,[r7,#15]
 968:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_PT_ENTRY_t* param_ptr = &HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_ANGLE_OFFSE
 3738              	 .loc 4 968 0
 3739 000e 7B68     	 ldr r3,[r7,#4]
 3740 0010 9B69     	 ldr r3,[r3,#24]
 3741 0012 03F5E073 	 add r3,r3,#448
 3742 0016 BB60     	 str r3,[r7,#8]
 969:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (param_ptr->write_access == (uint8_t) ACIM_FREQ_CTRL_PH_WA_ALLOWED)
 3743              	 .loc 4 969 0
 3744 0018 BB68     	 ldr r3,[r7,#8]
 3745 001a 1B7E     	 ldrb r3,[r3,#24]
 3746 001c 012B     	 cmp r3,#1
 3747 001e 16D1     	 bne .L173
 970:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 971:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if ((angle_value >= (uint32_t) param_ptr->minval) && (angle_value <= (uint32_t) param_ptr->maxv
 3748              	 .loc 4 971 0
 3749 0020 BB68     	 ldr r3,[r7,#8]
 3750 0022 5B68     	 ldr r3,[r3,#4]
 3751 0024 1A46     	 mov r2,r3
 3752 0026 3B68     	 ldr r3,[r7]
 3753 0028 9A42     	 cmp r2,r3
 3754 002a 0DD8     	 bhi .L174
 3755              	 .loc 4 971 0 is_stmt 0 discriminator 1
 3756 002c BB68     	 ldr r3,[r7,#8]
 3757 002e 9B68     	 ldr r3,[r3,#8]
 3758 0030 1A46     	 mov r2,r3
 3759 0032 3B68     	 ldr r3,[r7]
 3760 0034 9A42     	 cmp r2,r3
 3761 0036 07D3     	 bcc .L174
 972:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 973:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->angle_offset = (angle_value * param_ptr->inv_scale);
 3762              	 .loc 4 973 0 is_stmt 1
 3763 0038 BB68     	 ldr r3,[r7,#8]
 3764 003a 1B69     	 ldr r3,[r3,#16]
 3765 003c 3A68     	 ldr r2,[r7]
 3766 003e 02FB03F2 	 mul r2,r2,r3
 3767 0042 7B68     	 ldr r3,[r7,#4]
 3768 0044 9A65     	 str r2,[r3,#88]
 3769 0046 04E0     	 b .L176
 3770              	.L174:
 974:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 975:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
 976:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
 977:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       status = ACIM_FREQ_CTRL_STATUS_INVALID_PARAM;
 3771              	 .loc 4 977 0
 3772 0048 0223     	 movs r3,#2
 3773 004a FB73     	 strb r3,[r7,#15]
 3774 004c 01E0     	 b .L176
 3775              	.L173:
 978:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
 979:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 980:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
 981:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 982:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = ACIM_FREQ_CTRL_STATUS_PERMISSION_DENIED;
 3776              	 .loc 4 982 0
 3777 004e 0423     	 movs r3,#4
 3778 0050 FB73     	 strb r3,[r7,#15]
 3779              	.L176:
 983:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
 984:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return status;
 3780              	 .loc 4 984 0
 3781 0052 FB7B     	 ldrb r3,[r7,#15]
 985:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3782              	 .loc 4 985 0
 3783 0054 1846     	 mov r0,r3
 3784 0056 1437     	 adds r7,r7,#20
 3785              	.LCFI277:
 3786              	 .cfi_def_cfa_offset 4
 3787 0058 BD46     	 mov sp,r7
 3788              	.LCFI278:
 3789              	 .cfi_def_cfa_register 13
 3790              	 
 3791 005a 5DF8047B 	 ldr r7,[sp],#4
 3792              	.LCFI279:
 3793              	 .cfi_restore 7
 3794              	 .cfi_def_cfa_offset 0
 3795 005e 7047     	 bx lr
 3796              	 .cfi_endproc
 3797              	.LFE284:
 3799              	 .section .text.ACIM_FREQ_CTRL_GetAngleoffset,"ax",%progbits
 3800              	 .align 2
 3801              	 .global ACIM_FREQ_CTRL_GetAngleoffset
 3802              	 .thumb
 3803              	 .thumb_func
 3805              	ACIM_FREQ_CTRL_GetAngleoffset:
 3806              	.LFB285:
 986:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetAngleoffset(ACIM_FREQ_CTRL_t* const HandlePtr)
 987:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3807              	 .loc 4 987 0
 3808              	 .cfi_startproc
 3809              	 
 3810              	 
 3811              	 
 3812 0000 80B4     	 push {r7}
 3813              	.LCFI280:
 3814              	 .cfi_def_cfa_offset 4
 3815              	 .cfi_offset 7,-4
 3816 0002 83B0     	 sub sp,sp,#12
 3817              	.LCFI281:
 3818              	 .cfi_def_cfa_offset 16
 3819 0004 00AF     	 add r7,sp,#0
 3820              	.LCFI282:
 3821              	 .cfi_def_cfa_register 7
 3822 0006 7860     	 str r0,[r7,#4]
 988:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 989:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (HandlePtr->angle_offset * (HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_ANGLE_OFFSET].scale
 3823              	 .loc 4 989 0
 3824 0008 7B68     	 ldr r3,[r7,#4]
 3825 000a 9B6D     	 ldr r3,[r3,#88]
 3826 000c 7A68     	 ldr r2,[r7,#4]
 3827 000e 9269     	 ldr r2,[r2,#24]
 3828 0010 02F5E072 	 add r2,r2,#448
 3829 0014 D268     	 ldr r2,[r2,#12]
 3830 0016 02FB03F3 	 mul r3,r2,r3
 988:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 3831              	 .loc 4 988 0
 3832 001a 1B0E     	 lsrs r3,r3,#24
 990:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3833              	 .loc 4 990 0
 3834 001c 1846     	 mov r0,r3
 3835 001e 0C37     	 adds r7,r7,#12
 3836              	.LCFI283:
 3837              	 .cfi_def_cfa_offset 4
 3838 0020 BD46     	 mov sp,r7
 3839              	.LCFI284:
 3840              	 .cfi_def_cfa_register 13
 3841              	 
 3842 0022 5DF8047B 	 ldr r7,[sp],#4
 3843              	.LCFI285:
 3844              	 .cfi_restore 7
 3845              	 .cfi_def_cfa_offset 0
 3846 0026 7047     	 bx lr
 3847              	 .cfi_endproc
 3848              	.LFE285:
 3850              	 .section .text.ACIM_FREQ_CTRL_SetAmplitudeoffset,"ax",%progbits
 3851              	 .align 2
 3852              	 .global ACIM_FREQ_CTRL_SetAmplitudeoffset
 3853              	 .thumb
 3854              	 .thumb_func
 3856              	ACIM_FREQ_CTRL_SetAmplitudeoffset:
 3857              	.LFB286:
 991:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
 992:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetAmplitudeoffset(ACIM_FREQ_CTRL_t* const HandlePtr, uint32
 993:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3858              	 .loc 4 993 0
 3859              	 .cfi_startproc
 3860              	 
 3861              	 
 3862 0000 80B5     	 push {r7,lr}
 3863              	.LCFI286:
 3864              	 .cfi_def_cfa_offset 8
 3865              	 .cfi_offset 7,-8
 3866              	 .cfi_offset 14,-4
 3867 0002 82B0     	 sub sp,sp,#8
 3868              	.LCFI287:
 3869              	 .cfi_def_cfa_offset 16
 3870 0004 00AF     	 add r7,sp,#0
 3871              	.LCFI288:
 3872              	 .cfi_def_cfa_register 7
 3873 0006 7860     	 str r0,[r7,#4]
 3874 0008 3960     	 str r1,[r7]
 994:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) amp_value, ACIM_FREQ_CTRL_PID_AMP_OFFSET)
 3875              	 .loc 4 994 0
 3876 000a 3B68     	 ldr r3,[r7]
 3877 000c 7868     	 ldr r0,[r7,#4]
 3878 000e 1946     	 mov r1,r3
 3879 0010 1122     	 movs r2,#17
 3880 0012 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 3881 0016 0346     	 mov r3,r0
 995:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3882              	 .loc 4 995 0
 3883 0018 1846     	 mov r0,r3
 3884 001a 0837     	 adds r7,r7,#8
 3885              	.LCFI289:
 3886              	 .cfi_def_cfa_offset 8
 3887 001c BD46     	 mov sp,r7
 3888              	.LCFI290:
 3889              	 .cfi_def_cfa_register 13
 3890              	 
 3891 001e 80BD     	 pop {r7,pc}
 3892              	 .cfi_endproc
 3893              	.LFE286:
 3895              	 .section .text.ACIM_FREQ_CTRL_GetAmplitudeoffset,"ax",%progbits
 3896              	 .align 2
 3897              	 .global ACIM_FREQ_CTRL_GetAmplitudeoffset
 3898              	 .thumb
 3899              	 .thumb_func
 3901              	ACIM_FREQ_CTRL_GetAmplitudeoffset:
 3902              	.LFB287:
 996:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint32_t ACIM_FREQ_CTRL_GetAmplitudeoffset(ACIM_FREQ_CTRL_t* const HandlePtr)
 997:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3903              	 .loc 4 997 0
 3904              	 .cfi_startproc
 3905              	 
 3906              	 
 3907 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 3908              	.LCFI291:
 3909              	 .cfi_def_cfa_offset 20
 3910              	 .cfi_offset 4,-20
 3911              	 .cfi_offset 5,-16
 3912              	 .cfi_offset 6,-12
 3913              	 .cfi_offset 7,-8
 3914              	 .cfi_offset 14,-4
 3915 0002 83B0     	 sub sp,sp,#12
 3916              	.LCFI292:
 3917              	 .cfi_def_cfa_offset 32
 3918 0004 00AF     	 add r7,sp,#0
 3919              	.LCFI293:
 3920              	 .cfi_def_cfa_register 7
 3921 0006 7860     	 str r0,[r7,#4]
 998:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 999:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint64_t) HandlePtr->amplitude_offset * HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_AMP_O
 3922              	 .loc 4 999 0
 3923 0008 7B68     	 ldr r3,[r7,#4]
 3924 000a DB6D     	 ldr r3,[r3,#92]
 3925 000c 1846     	 mov r0,r3
 3926 000e 4FF00001 	 mov r1,#0
 3927 0012 7B68     	 ldr r3,[r7,#4]
 3928 0014 9B69     	 ldr r3,[r3,#24]
 3929 0016 03F5EE73 	 add r3,r3,#476
 3930 001a DB68     	 ldr r3,[r3,#12]
 3931 001c 1A46     	 mov r2,r3
 3932 001e 4FF00003 	 mov r3,#0
 3933 0022 02FB01FE 	 mul lr,r2,r1
 3934 0026 00FB03F6 	 mul r6,r0,r3
 3935 002a 7644     	 add r6,r6,lr
 3936 002c A0FB0223 	 umull r2,r3,r0,r2
 3937 0030 F118     	 adds r1,r6,r3
 3938 0032 0B46     	 mov r3,r1
1000:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           >> ACIM_FREQ_CTRL_Q15);
 3939              	 .loc 4 1000 0
 3940 0034 D40B     	 lsrs r4,r2,#15
 3941 0036 44EA4344 	 orr r4,r4,r3,lsl#17
 3942 003a DD0B     	 lsrs r5,r3,#15
 998:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (uint32_t)(
 3943              	 .loc 4 998 0
 3944 003c 2346     	 mov r3,r4
1001:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3945              	 .loc 4 1001 0
 3946 003e 1846     	 mov r0,r3
 3947 0040 0C37     	 adds r7,r7,#12
 3948              	.LCFI294:
 3949              	 .cfi_def_cfa_offset 20
 3950 0042 BD46     	 mov sp,r7
 3951              	.LCFI295:
 3952              	 .cfi_def_cfa_register 13
 3953              	 
 3954 0044 F0BD     	 pop {r4,r5,r6,r7,pc}
 3955              	 .cfi_endproc
 3956              	.LFE287:
 3958 0046 00BF     	 .section .text.ACIM_FREQ_CTRL_SetAdditivePosition,"ax",%progbits
 3959              	 .align 2
 3960              	 .global ACIM_FREQ_CTRL_SetAdditivePosition
 3961              	 .thumb
 3962              	 .thumb_func
 3964              	ACIM_FREQ_CTRL_SetAdditivePosition:
 3965              	.LFB288:
1002:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1003:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetAdditivePosition(ACIM_FREQ_CTRL_t* const HandlePtr, int32
1004:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 3966              	 .loc 4 1004 0
 3967              	 .cfi_startproc
 3968              	 
 3969              	 
 3970 0000 80B5     	 push {r7,lr}
 3971              	.LCFI296:
 3972              	 .cfi_def_cfa_offset 8
 3973              	 .cfi_offset 7,-8
 3974              	 .cfi_offset 14,-4
 3975 0002 82B0     	 sub sp,sp,#8
 3976              	.LCFI297:
 3977              	 .cfi_def_cfa_offset 16
 3978 0004 00AF     	 add r7,sp,#0
 3979              	.LCFI298:
 3980              	 .cfi_def_cfa_register 7
 3981 0006 7860     	 str r0,[r7,#4]
 3982 0008 3960     	 str r1,[r7]
1005:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) position_value, ACIM_FREQ_CTRL_PID_ADDITI
 3983              	 .loc 4 1005 0
 3984 000a 7868     	 ldr r0,[r7,#4]
 3985 000c 3968     	 ldr r1,[r7]
 3986 000e 1222     	 movs r2,#18
 3987 0010 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 3988 0014 0346     	 mov r3,r0
1006:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 3989              	 .loc 4 1006 0
 3990 0016 1846     	 mov r0,r3
 3991 0018 0837     	 adds r7,r7,#8
 3992              	.LCFI299:
 3993              	 .cfi_def_cfa_offset 8
 3994 001a BD46     	 mov sp,r7
 3995              	.LCFI300:
 3996              	 .cfi_def_cfa_register 13
 3997              	 
 3998 001c 80BD     	 pop {r7,pc}
 3999              	 .cfi_endproc
 4000              	.LFE288:
 4002 001e 00BF     	 .section .text.ACIM_FREQ_CTRL_GetAdditivePosition,"ax",%progbits
 4003              	 .align 2
 4004              	 .global ACIM_FREQ_CTRL_GetAdditivePosition
 4005              	 .thumb
 4006              	 .thumb_func
 4008              	ACIM_FREQ_CTRL_GetAdditivePosition:
 4009              	.LFB289:
1007:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1008:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** int32_t ACIM_FREQ_CTRL_GetAdditivePosition(ACIM_FREQ_CTRL_t* const HandlePtr)
1009:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4010              	 .loc 4 1009 0
 4011              	 .cfi_startproc
 4012              	 
 4013              	 
 4014              	 
 4015 0000 80B4     	 push {r7}
 4016              	.LCFI301:
 4017              	 .cfi_def_cfa_offset 4
 4018              	 .cfi_offset 7,-4
 4019 0002 83B0     	 sub sp,sp,#12
 4020              	.LCFI302:
 4021              	 .cfi_def_cfa_offset 16
 4022 0004 00AF     	 add r7,sp,#0
 4023              	.LCFI303:
 4024              	 .cfi_def_cfa_register 7
 4025 0006 7860     	 str r0,[r7,#4]
1010:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (int32_t)(HandlePtr->position_control_ptr->additive_position);
 4026              	 .loc 4 1010 0
 4027 0008 7B68     	 ldr r3,[r7,#4]
 4028 000a DB68     	 ldr r3,[r3,#12]
 4029 000c 1B69     	 ldr r3,[r3,#16]
1011:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4030              	 .loc 4 1011 0
 4031 000e 1846     	 mov r0,r3
 4032 0010 0C37     	 adds r7,r7,#12
 4033              	.LCFI304:
 4034              	 .cfi_def_cfa_offset 4
 4035 0012 BD46     	 mov sp,r7
 4036              	.LCFI305:
 4037              	 .cfi_def_cfa_register 13
 4038              	 
 4039 0014 5DF8047B 	 ldr r7,[sp],#4
 4040              	.LCFI306:
 4041              	 .cfi_restore 7
 4042              	 .cfi_def_cfa_offset 0
 4043 0018 7047     	 bx lr
 4044              	 .cfi_endproc
 4045              	.LFE289:
 4047 001a 00BF     	 .section .text.ACIM_FREQ_CTRL_SetAdditiveSpeed,"ax",%progbits
 4048              	 .align 2
 4049              	 .global ACIM_FREQ_CTRL_SetAdditiveSpeed
 4050              	 .thumb
 4051              	 .thumb_func
 4053              	ACIM_FREQ_CTRL_SetAdditiveSpeed:
 4054              	.LFB290:
1012:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1013:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update the additive speed of the slip control block */
1014:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_STATUS_t ACIM_FREQ_CTRL_SetAdditiveSpeed(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t 
1015:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4055              	 .loc 4 1015 0
 4056              	 .cfi_startproc
 4057              	 
 4058              	 
 4059 0000 80B5     	 push {r7,lr}
 4060              	.LCFI307:
 4061              	 .cfi_def_cfa_offset 8
 4062              	 .cfi_offset 7,-8
 4063              	 .cfi_offset 14,-4
 4064 0002 82B0     	 sub sp,sp,#8
 4065              	.LCFI308:
 4066              	 .cfi_def_cfa_offset 16
 4067 0004 00AF     	 add r7,sp,#0
 4068              	.LCFI309:
 4069              	 .cfi_def_cfa_register 7
 4070 0006 7860     	 str r0,[r7,#4]
 4071 0008 3960     	 str r1,[r7]
1016:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return ACIM_FREQ_CTRL_SetParameter(HandlePtr, (int32_t) speed_value, ACIM_FREQ_CTRL_PID_ADDITIVE_
 4072              	 .loc 4 1016 0
 4073 000a 7868     	 ldr r0,[r7,#4]
 4074 000c 3968     	 ldr r1,[r7]
 4075 000e 1322     	 movs r2,#19
 4076 0010 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetParameter
 4077 0014 0346     	 mov r3,r0
1017:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4078              	 .loc 4 1017 0
 4079 0016 1846     	 mov r0,r3
 4080 0018 0837     	 adds r7,r7,#8
 4081              	.LCFI310:
 4082              	 .cfi_def_cfa_offset 8
 4083 001a BD46     	 mov sp,r7
 4084              	.LCFI311:
 4085              	 .cfi_def_cfa_register 13
 4086              	 
 4087 001c 80BD     	 pop {r7,pc}
 4088              	 .cfi_endproc
 4089              	.LFE290:
 4091 001e 00BF     	 .section .text.ACIM_FREQ_CTRL_GetAdditiveSpeed,"ax",%progbits
 4092              	 .align 2
 4093              	 .global ACIM_FREQ_CTRL_GetAdditiveSpeed
 4094              	 .thumb
 4095              	 .thumb_func
 4097              	ACIM_FREQ_CTRL_GetAdditiveSpeed:
 4098              	.LFB291:
1018:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1019:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update return the additive speed of the slip control block */
1020:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** int32_t ACIM_FREQ_CTRL_GetAdditiveSpeed(ACIM_FREQ_CTRL_t* const HandlePtr)
1021:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4099              	 .loc 4 1021 0
 4100              	 .cfi_startproc
 4101              	 
 4102              	 
 4103 0000 B0B5     	 push {r4,r5,r7,lr}
 4104              	.LCFI312:
 4105              	 .cfi_def_cfa_offset 16
 4106              	 .cfi_offset 4,-16
 4107              	 .cfi_offset 5,-12
 4108              	 .cfi_offset 7,-8
 4109              	 .cfi_offset 14,-4
 4110 0002 84B0     	 sub sp,sp,#16
 4111              	.LCFI313:
 4112              	 .cfi_def_cfa_offset 32
 4113 0004 00AF     	 add r7,sp,#0
 4114              	.LCFI314:
 4115              	 .cfi_def_cfa_register 7
 4116 0006 7860     	 str r0,[r7,#4]
1022:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   int32_t speed;
1023:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   speed = (int32_t)(
1024:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((int64_t) HandlePtr->slip_control_ptr->additive_speed
 4117              	 .loc 4 1024 0
 4118 0008 7B68     	 ldr r3,[r7,#4]
 4119 000a 1B69     	 ldr r3,[r3,#16]
 4120 000c 1B69     	 ldr r3,[r3,#16]
 4121 000e 1846     	 mov r0,r3
 4122 0010 4FEAE071 	 asr r1,r0,#31
1025:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           * (int64_t) HandlePtr->param_table_ptr[ACIM_FREQ_CTRL_PID_ADDITIVE_SPEED].scale)
 4123              	 .loc 4 1025 0
 4124 0014 7B68     	 ldr r3,[r7,#4]
 4125 0016 9B69     	 ldr r3,[r3,#24]
 4126 0018 03F50573 	 add r3,r3,#532
 4127 001c DB68     	 ldr r3,[r3,#12]
 4128 001e 1A46     	 mov r2,r3
 4129 0020 4FF00003 	 mov r3,#0
 4130 0024 02FB01F5 	 mul r5,r2,r1
 4131 0028 00FB03F4 	 mul r4,r0,r3
 4132 002c 2C44     	 add r4,r4,r5
 4133 002e A0FB0223 	 umull r2,r3,r0,r2
 4134 0032 E118     	 adds r1,r4,r3
 4135 0034 0B46     	 mov r3,r1
1026:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           / (int32_t) ACIM_FREQ_CTRL_POWER215);
 4136              	 .loc 4 1026 0
 4137 0036 1046     	 mov r0,r2
 4138 0038 1946     	 mov r1,r3
 4139 003a 47F6FF72 	 movw r2,#32767
 4140 003e 4FF00003 	 mov r3,#0
 4141 0042 FFF7FEFF 	 bl __aeabi_ldivmod
 4142 0046 0246     	 mov r2,r0
 4143 0048 0B46     	 mov r3,r1
1023:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((int64_t) HandlePtr->slip_control_ptr->additive_speed
 4144              	 .loc 4 1023 0
 4145 004a 1346     	 mov r3,r2
 4146 004c FB60     	 str r3,[r7,#12]
1027:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (int32_t) speed;
 4147              	 .loc 4 1027 0
 4148 004e FB68     	 ldr r3,[r7,#12]
1028:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1029:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4149              	 .loc 4 1029 0
 4150 0050 1846     	 mov r0,r3
 4151 0052 1037     	 adds r7,r7,#16
 4152              	.LCFI315:
 4153              	 .cfi_def_cfa_offset 16
 4154 0054 BD46     	 mov sp,r7
 4155              	.LCFI316:
 4156              	 .cfi_def_cfa_register 13
 4157              	 
 4158 0056 B0BD     	 pop {r4,r5,r7,pc}
 4159              	 .cfi_endproc
 4160              	.LFE291:
 4162              	 .section .text.ACIM_FREQ_CTRL_ActualPositionUpdate,"ax",%progbits
 4163              	 .align 2
 4164              	 .global ACIM_FREQ_CTRL_ActualPositionUpdate
 4165              	 .thumb
 4166              	 .thumb_func
 4168              	ACIM_FREQ_CTRL_ActualPositionUpdate:
 4169              	.LFB292:
1030:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update the actual position input to user defined position input*/
1031:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_ActualPositionUpdate(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t* ref_address)
1032:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4170              	 .loc 4 1032 0
 4171              	 .cfi_startproc
 4172              	 
 4173              	 
 4174              	 
 4175 0000 80B4     	 push {r7}
 4176              	.LCFI317:
 4177              	 .cfi_def_cfa_offset 4
 4178              	 .cfi_offset 7,-4
 4179 0002 83B0     	 sub sp,sp,#12
 4180              	.LCFI318:
 4181              	 .cfi_def_cfa_offset 16
 4182 0004 00AF     	 add r7,sp,#0
 4183              	.LCFI319:
 4184              	 .cfi_def_cfa_register 7
 4185 0006 7860     	 str r0,[r7,#4]
 4186 0008 3960     	 str r1,[r7]
1033:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->position_control_ptr->input_ptr = ref_address;
 4187              	 .loc 4 1033 0
 4188 000a 7B68     	 ldr r3,[r7,#4]
 4189 000c DB68     	 ldr r3,[r3,#12]
 4190 000e 3A68     	 ldr r2,[r7]
 4191 0010 9A60     	 str r2,[r3,#8]
1034:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4192              	 .loc 4 1034 0
 4193 0012 0C37     	 adds r7,r7,#12
 4194              	.LCFI320:
 4195              	 .cfi_def_cfa_offset 4
 4196 0014 BD46     	 mov sp,r7
 4197              	.LCFI321:
 4198              	 .cfi_def_cfa_register 13
 4199              	 
 4200 0016 5DF8047B 	 ldr r7,[sp],#4
 4201              	.LCFI322:
 4202              	 .cfi_restore 7
 4203              	 .cfi_def_cfa_offset 0
 4204 001a 7047     	 bx lr
 4205              	 .cfi_endproc
 4206              	.LFE292:
 4208              	 .section .text.ACIM_FREQ_CTRL_ActualSpeedUpdate,"ax",%progbits
 4209              	 .align 2
 4210              	 .global ACIM_FREQ_CTRL_ActualSpeedUpdate
 4211              	 .thumb
 4212              	 .thumb_func
 4214              	ACIM_FREQ_CTRL_ActualSpeedUpdate:
 4215              	.LFB293:
1035:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update the actual speed input to user defined speed input*/
1036:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_ActualSpeedUpdate(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t* ref_address)
1037:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4216              	 .loc 4 1037 0
 4217              	 .cfi_startproc
 4218              	 
 4219              	 
 4220              	 
 4221 0000 80B4     	 push {r7}
 4222              	.LCFI323:
 4223              	 .cfi_def_cfa_offset 4
 4224              	 .cfi_offset 7,-4
 4225 0002 83B0     	 sub sp,sp,#12
 4226              	.LCFI324:
 4227              	 .cfi_def_cfa_offset 16
 4228 0004 00AF     	 add r7,sp,#0
 4229              	.LCFI325:
 4230              	 .cfi_def_cfa_register 7
 4231 0006 7860     	 str r0,[r7,#4]
 4232 0008 3960     	 str r1,[r7]
1038:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->slip_control_ptr->input_ptr = ref_address;
 4233              	 .loc 4 1038 0
 4234 000a 7B68     	 ldr r3,[r7,#4]
 4235 000c 1B69     	 ldr r3,[r3,#16]
 4236 000e 3A68     	 ldr r2,[r7]
 4237 0010 9A60     	 str r2,[r3,#8]
1039:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4238              	 .loc 4 1039 0
 4239 0012 0C37     	 adds r7,r7,#12
 4240              	.LCFI326:
 4241              	 .cfi_def_cfa_offset 4
 4242 0014 BD46     	 mov sp,r7
 4243              	.LCFI327:
 4244              	 .cfi_def_cfa_register 13
 4245              	 
 4246 0016 5DF8047B 	 ldr r7,[sp],#4
 4247              	.LCFI328:
 4248              	 .cfi_restore 7
 4249              	 .cfi_def_cfa_offset 0
 4250 001a 7047     	 bx lr
 4251              	 .cfi_endproc
 4252              	.LFE293:
 4254              	 .section .text.ACIM_FREQ_CTRL_ActualCurrentUpdate,"ax",%progbits
 4255              	 .align 2
 4256              	 .global ACIM_FREQ_CTRL_ActualCurrentUpdate
 4257              	 .thumb
 4258              	 .thumb_func
 4260              	ACIM_FREQ_CTRL_ActualCurrentUpdate:
 4261              	.LFB294:
1040:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* This API update the actual current input to user defined current input*/
1041:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_ActualCurrentUpdate(ACIM_FREQ_CTRL_t* const HandlePtr, int32_t* ref_address)
1042:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4262              	 .loc 4 1042 0
 4263              	 .cfi_startproc
 4264              	 
 4265              	 
 4266              	 
 4267 0000 80B4     	 push {r7}
 4268              	.LCFI329:
 4269              	 .cfi_def_cfa_offset 4
 4270              	 .cfi_offset 7,-4
 4271 0002 83B0     	 sub sp,sp,#12
 4272              	.LCFI330:
 4273              	 .cfi_def_cfa_offset 16
 4274 0004 00AF     	 add r7,sp,#0
 4275              	.LCFI331:
 4276              	 .cfi_def_cfa_register 7
 4277 0006 7860     	 str r0,[r7,#4]
 4278 0008 3960     	 str r1,[r7]
1043:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->current_limit_ptr->input_ptr = ref_address;
 4279              	 .loc 4 1043 0
 4280 000a 7B68     	 ldr r3,[r7,#4]
 4281 000c 5B69     	 ldr r3,[r3,#20]
 4282 000e 3A68     	 ldr r2,[r7]
 4283 0010 9A60     	 str r2,[r3,#8]
1044:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4284              	 .loc 4 1044 0
 4285 0012 0C37     	 adds r7,r7,#12
 4286              	.LCFI332:
 4287              	 .cfi_def_cfa_offset 4
 4288 0014 BD46     	 mov sp,r7
 4289              	.LCFI333:
 4290              	 .cfi_def_cfa_register 13
 4291              	 
 4292 0016 5DF8047B 	 ldr r7,[sp],#4
 4293              	.LCFI334:
 4294              	 .cfi_restore 7
 4295              	 .cfi_def_cfa_offset 0
 4296 001a 7047     	 bx lr
 4297              	 .cfi_endproc
 4298              	.LFE294:
 4300              	 .section .text.ACIM_FREQ_CTRL_Amplitude_Calculation,"ax",%progbits
 4301              	 .align 2
 4302              	 .global ACIM_FREQ_CTRL_Amplitude_Calculation
 4303              	 .thumb
 4304              	 .thumb_func
 4306              	ACIM_FREQ_CTRL_Amplitude_Calculation:
 4307              	.LFB295:
1045:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1046:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1047:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_Amplitude_Calculation(ACIM_FREQ_CTRL_t* const HandlePtr)
1048:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4308              	 .loc 4 1048 0
 4309              	 .cfi_startproc
 4310              	 
 4311              	 
 4312              	 
 4313 0000 80B4     	 push {r7}
 4314              	.LCFI335:
 4315              	 .cfi_def_cfa_offset 4
 4316              	 .cfi_offset 7,-4
 4317 0002 87B0     	 sub sp,sp,#28
 4318              	.LCFI336:
 4319              	 .cfi_def_cfa_offset 32
 4320 0004 00AF     	 add r7,sp,#0
 4321              	.LCFI337:
 4322              	 .cfi_def_cfa_register 7
 4323 0006 7860     	 str r0,[r7,#4]
1049:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   int32_t temp_speed_ref;
1050:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t temp_speed_value;
1051:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_VF_t * const module_ptr = HandlePtr->vf_control_ptr;
 4324              	 .loc 4 1051 0
 4325 0008 7B68     	 ldr r3,[r7,#4]
 4326 000a 9B68     	 ldr r3,[r3,#8]
 4327 000c 3B61     	 str r3,[r7,#16]
1052:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1053:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Amplitude Calculation*/
1054:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   temp_speed_ref = module_ptr->input;
 4328              	 .loc 4 1054 0
 4329 000e 3B69     	 ldr r3,[r7,#16]
 4330 0010 9B68     	 ldr r3,[r3,#8]
 4331 0012 7B61     	 str r3,[r7,#20]
1055:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1056:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (temp_speed_ref < 0)
 4332              	 .loc 4 1056 0
 4333 0014 7B69     	 ldr r3,[r7,#20]
 4334 0016 002B     	 cmp r3,#0
 4335 0018 02DA     	 bge .L196
1057:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1058:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     temp_speed_ref = -1 * temp_speed_ref;
 4336              	 .loc 4 1058 0
 4337 001a 7B69     	 ldr r3,[r7,#20]
 4338 001c 5B42     	 negs r3,r3
 4339 001e 7B61     	 str r3,[r7,#20]
 4340              	.L196:
1059:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1060:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   temp_speed_value = (uint32_t) temp_speed_ref;
 4341              	 .loc 4 1060 0
 4342 0020 7B69     	 ldr r3,[r7,#20]
 4343 0022 FB60     	 str r3,[r7,#12]
1061:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1062:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   module_ptr->output_amplitude = (uint32_t)(
1063:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((temp_speed_value * (module_ptr->vf_constant)) >> ACIM_FREQ_CTRL_VFSCALE) + (module_ptr->vf_
 4344              	 .loc 4 1063 0
 4345 0024 3B69     	 ldr r3,[r7,#16]
 4346 0026 1B68     	 ldr r3,[r3]
 4347 0028 FA68     	 ldr r2,[r7,#12]
 4348 002a 02FB03F3 	 mul r3,r2,r3
 4349 002e 9A0A     	 lsrs r2,r3,#10
 4350 0030 3B69     	 ldr r3,[r7,#16]
 4351 0032 5B68     	 ldr r3,[r3,#4]
1062:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((temp_speed_value * (module_ptr->vf_constant)) >> ACIM_FREQ_CTRL_VFSCALE) + (module_ptr->vf_
 4352              	 .loc 4 1062 0
 4353 0034 1A44     	 add r2,r2,r3
 4354 0036 3B69     	 ldr r3,[r7,#16]
 4355 0038 1A61     	 str r2,[r3,#16]
1064:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1065:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (module_ptr->output_amplitude > HandlePtr->voltage_limit)
 4356              	 .loc 4 1065 0
 4357 003a 3B69     	 ldr r3,[r7,#16]
 4358 003c 1A69     	 ldr r2,[r3,#16]
 4359 003e 7B68     	 ldr r3,[r7,#4]
 4360 0040 1B6E     	 ldr r3,[r3,#96]
 4361 0042 9A42     	 cmp r2,r3
 4362 0044 03D9     	 bls .L195
1066:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1067:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     module_ptr->output_amplitude = HandlePtr->voltage_limit;
 4363              	 .loc 4 1067 0
 4364 0046 7B68     	 ldr r3,[r7,#4]
 4365 0048 1A6E     	 ldr r2,[r3,#96]
 4366 004a 3B69     	 ldr r3,[r7,#16]
 4367 004c 1A61     	 str r2,[r3,#16]
 4368              	.L195:
1068:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1069:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4369              	 .loc 4 1069 0
 4370 004e 1C37     	 adds r7,r7,#28
 4371              	.LCFI338:
 4372              	 .cfi_def_cfa_offset 4
 4373 0050 BD46     	 mov sp,r7
 4374              	.LCFI339:
 4375              	 .cfi_def_cfa_register 13
 4376              	 
 4377 0052 5DF8047B 	 ldr r7,[sp],#4
 4378              	.LCFI340:
 4379              	 .cfi_restore 7
 4380              	 .cfi_def_cfa_offset 0
 4381 0056 7047     	 bx lr
 4382              	 .cfi_endproc
 4383              	.LFE295:
 4385              	 .section .text.ACIM_FREQ_CTRL_AngleRamp,"ax",%progbits
 4386              	 .align 2
 4387              	 .global ACIM_FREQ_CTRL_AngleRamp
 4388              	 .thumb
 4389              	 .thumb_func
 4391              	ACIM_FREQ_CTRL_AngleRamp:
 4392              	.LFB296:
1070:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_AngleRamp(ACIM_FREQ_CTRL_t* const HandlePtr)
1071:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4393              	 .loc 4 1071 0
 4394              	 .cfi_startproc
 4395              	 
 4396              	 
 4397              	 
 4398 0000 80B4     	 push {r7}
 4399              	.LCFI341:
 4400              	 .cfi_def_cfa_offset 4
 4401              	 .cfi_offset 7,-4
 4402 0002 85B0     	 sub sp,sp,#20
 4403              	.LCFI342:
 4404              	 .cfi_def_cfa_offset 24
 4405 0004 00AF     	 add r7,sp,#0
 4406              	.LCFI343:
 4407              	 .cfi_def_cfa_register 7
 4408 0006 7860     	 str r0,[r7,#4]
1072:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t temp_input;
1073:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   temp_input = (uint32_t) HandlePtr->vf_control_ptr->input;
 4409              	 .loc 4 1073 0
 4410 0008 7B68     	 ldr r3,[r7,#4]
 4411 000a 9B68     	 ldr r3,[r3,#8]
 4412 000c 9B68     	 ldr r3,[r3,#8]
 4413 000e FB60     	 str r3,[r7,#12]
1074:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   temp_input = (HandlePtr->angle_scale * temp_input) >> 8U;
 4414              	 .loc 4 1074 0
 4415 0010 7B68     	 ldr r3,[r7,#4]
 4416 0012 D3F88430 	 ldr r3,[r3,#132]
 4417 0016 FA68     	 ldr r2,[r7,#12]
 4418 0018 02FB03F3 	 mul r3,r2,r3
 4419 001c 1B0A     	 lsrs r3,r3,#8
 4420 001e FB60     	 str r3,[r7,#12]
1075:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Angle Calculation*/
1076:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->vf_control_ptr->output_angle += (int32_t) temp_input;
 4421              	 .loc 4 1076 0
 4422 0020 7B68     	 ldr r3,[r7,#4]
 4423 0022 9B68     	 ldr r3,[r3,#8]
 4424 0024 7A68     	 ldr r2,[r7,#4]
 4425 0026 9268     	 ldr r2,[r2,#8]
 4426 0028 D168     	 ldr r1,[r2,#12]
 4427 002a FA68     	 ldr r2,[r7,#12]
 4428 002c 0A44     	 add r2,r2,r1
 4429 002e DA60     	 str r2,[r3,#12]
1077:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4430              	 .loc 4 1077 0
 4431 0030 1437     	 adds r7,r7,#20
 4432              	.LCFI344:
 4433              	 .cfi_def_cfa_offset 4
 4434 0032 BD46     	 mov sp,r7
 4435              	.LCFI345:
 4436              	 .cfi_def_cfa_register 13
 4437              	 
 4438 0034 5DF8047B 	 ldr r7,[sp],#4
 4439              	.LCFI346:
 4440              	 .cfi_restore 7
 4441              	 .cfi_def_cfa_offset 0
 4442 0038 7047     	 bx lr
 4443              	 .cfi_endproc
 4444              	.LFE296:
 4446 003a 00BF     	 .section .text.ACIM_FREQ_CTRL_CurrentLimit,"ax",%progbits
 4447              	 .align 2
 4448              	 .global ACIM_FREQ_CTRL_CurrentLimit
 4449              	 .thumb
 4450              	 .thumb_func
 4452              	ACIM_FREQ_CTRL_CurrentLimit:
 4453              	.LFB297:
1078:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1079:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_CurrentLimit(ACIM_FREQ_CTRL_t* const HandlePtr)
1080:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4454              	 .loc 4 1080 0
 4455              	 .cfi_startproc
 4456              	 
 4457              	 
 4458 0000 80B5     	 push {r7,lr}
 4459              	.LCFI347:
 4460              	 .cfi_def_cfa_offset 8
 4461              	 .cfi_offset 7,-8
 4462              	 .cfi_offset 14,-4
 4463 0002 86B0     	 sub sp,sp,#24
 4464              	.LCFI348:
 4465              	 .cfi_def_cfa_offset 32
 4466 0004 00AF     	 add r7,sp,#0
 4467              	.LCFI349:
 4468              	 .cfi_def_cfa_register 7
 4469 0006 7860     	 str r0,[r7,#4]
1081:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile int32_t error;
1082:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile int32_t signed_value;
1083:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_CL_t * const module_ptr = HandlePtr->current_limit_ptr;
 4470              	 .loc 4 1083 0
 4471 0008 7B68     	 ldr r3,[r7,#4]
 4472 000a 5B69     	 ldr r3,[r3,#20]
 4473 000c 7B61     	 str r3,[r7,#20]
1084:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   signed_value = -1;
 4474              	 .loc 4 1084 0
 4475 000e 4FF0FF33 	 mov r3,#-1
 4476 0012 FB60     	 str r3,[r7,#12]
1085:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Check for Negative Current value, if the current is negative, assign motor current as zero*/
1086:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((*module_ptr->input_ptr) > (int32_t) ACIM_FREQ_CTRL_POWER215)
 4477              	 .loc 4 1086 0
 4478 0014 7B69     	 ldr r3,[r7,#20]
 4479 0016 9B68     	 ldr r3,[r3,#8]
 4480 0018 1B68     	 ldr r3,[r3]
 4481 001a B3F5004F 	 cmp r3,#32768
 4482 001e 03DB     	 blt .L200
1087:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1088:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     *module_ptr->input_ptr = 0;
 4483              	 .loc 4 1088 0
 4484 0020 7B69     	 ldr r3,[r7,#20]
 4485 0022 9B68     	 ldr r3,[r3,#8]
 4486 0024 0022     	 movs r2,#0
 4487 0026 1A60     	 str r2,[r3]
 4488              	.L200:
1089:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1090:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* If specified limit is higher than actual current */
1091:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (*module_ptr->input_ptr <= module_ptr->current_limit)
 4489              	 .loc 4 1091 0
 4490 0028 7B69     	 ldr r3,[r7,#20]
 4491 002a 9B68     	 ldr r3,[r3,#8]
 4492 002c 1A68     	 ldr r2,[r3]
 4493 002e 7B69     	 ldr r3,[r7,#20]
 4494 0030 5B68     	 ldr r3,[r3,#4]
 4495 0032 9A42     	 cmp r2,r3
 4496 0034 03DC     	 bgt .L201
1092:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1093:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     module_ptr->output = 0;
 4497              	 .loc 4 1093 0
 4498 0036 7B69     	 ldr r3,[r7,#20]
 4499 0038 0022     	 movs r2,#0
 4500 003a DA60     	 str r2,[r3,#12]
 4501 003c 3BE0     	 b .L199
 4502              	.L201:
1094:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1095:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else /* If actual current higher than specified limit */
1096:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1097:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     error = module_ptr->current_limit - (*module_ptr->input_ptr);
 4503              	 .loc 4 1097 0
 4504 003e 7B69     	 ldr r3,[r7,#20]
 4505 0040 5A68     	 ldr r2,[r3,#4]
 4506 0042 7B69     	 ldr r3,[r7,#20]
 4507 0044 9B68     	 ldr r3,[r3,#8]
 4508 0046 1B68     	 ldr r3,[r3]
 4509 0048 D31A     	 subs r3,r2,r3
 4510 004a 3B61     	 str r3,[r7,#16]
1098:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1099:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     MOTOR_LIB_PIController(module_ptr->pi_ptr, (int32_t) error);
 4511              	 .loc 4 1099 0
 4512 004c 7B69     	 ldr r3,[r7,#20]
 4513 004e 1A68     	 ldr r2,[r3]
 4514 0050 3B69     	 ldr r3,[r7,#16]
 4515 0052 1046     	 mov r0,r2
 4516 0054 1946     	 mov r1,r3
 4517 0056 FFF7FEFF 	 bl MOTOR_LIB_PIController
1100:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     
1101:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     module_ptr->output = signed_value * module_ptr->pi_ptr->pi_out_val;
 4518              	 .loc 4 1101 0
 4519 005a 7B69     	 ldr r3,[r7,#20]
 4520 005c 1B68     	 ldr r3,[r3]
 4521 005e 1B8B     	 ldrh r3,[r3,#24]
 4522 0060 1BB2     	 sxth r3,r3
 4523 0062 FA68     	 ldr r2,[r7,#12]
 4524 0064 02FB03F2 	 mul r2,r2,r3
 4525 0068 7B69     	 ldr r3,[r7,#20]
 4526 006a DA60     	 str r2,[r3,#12]
1102:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1103:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (*HandlePtr->speed_set_ptr < 0) /* Motor is running in Anti-Clockwise direction*/
 4527              	 .loc 4 1103 0
 4528 006c 7B68     	 ldr r3,[r7,#4]
 4529 006e 1B6F     	 ldr r3,[r3,#112]
 4530 0070 1B68     	 ldr r3,[r3]
 4531 0072 002B     	 cmp r3,#0
 4532 0074 13DA     	 bge .L203
1104:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1105:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       module_ptr->output = signed_value * module_ptr->output;
 4533              	 .loc 4 1105 0
 4534 0076 7B69     	 ldr r3,[r7,#20]
 4535 0078 DB68     	 ldr r3,[r3,#12]
 4536 007a FA68     	 ldr r2,[r7,#12]
 4537 007c 02FB03F2 	 mul r2,r2,r3
 4538 0080 7B69     	 ldr r3,[r7,#20]
 4539 0082 DA60     	 str r2,[r3,#12]
1106:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1107:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (module_ptr->output < *HandlePtr->speed_set_ptr)
 4540              	 .loc 4 1107 0
 4541 0084 7B69     	 ldr r3,[r7,#20]
 4542 0086 DA68     	 ldr r2,[r3,#12]
 4543 0088 7B68     	 ldr r3,[r7,#4]
 4544 008a 1B6F     	 ldr r3,[r3,#112]
 4545 008c 1B68     	 ldr r3,[r3]
 4546 008e 9A42     	 cmp r2,r3
 4547 0090 11DA     	 bge .L199
1108:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1109:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         module_ptr->output = *HandlePtr->speed_set_ptr;
 4548              	 .loc 4 1109 0
 4549 0092 7B68     	 ldr r3,[r7,#4]
 4550 0094 1B6F     	 ldr r3,[r3,#112]
 4551 0096 1A68     	 ldr r2,[r3]
 4552 0098 7B69     	 ldr r3,[r7,#20]
 4553 009a DA60     	 str r2,[r3,#12]
 4554 009c 0BE0     	 b .L199
 4555              	.L203:
1110:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1111:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1112:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
1113:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1114:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (module_ptr->output > *HandlePtr->speed_set_ptr)
 4556              	 .loc 4 1114 0
 4557 009e 7B69     	 ldr r3,[r7,#20]
 4558 00a0 DA68     	 ldr r2,[r3,#12]
 4559 00a2 7B68     	 ldr r3,[r7,#4]
 4560 00a4 1B6F     	 ldr r3,[r3,#112]
 4561 00a6 1B68     	 ldr r3,[r3]
 4562 00a8 9A42     	 cmp r2,r3
 4563 00aa 04DD     	 ble .L199
1115:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1116:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         module_ptr->output = *HandlePtr->speed_set_ptr;
 4564              	 .loc 4 1116 0
 4565 00ac 7B68     	 ldr r3,[r7,#4]
 4566 00ae 1B6F     	 ldr r3,[r3,#112]
 4567 00b0 1A68     	 ldr r2,[r3]
 4568 00b2 7B69     	 ldr r3,[r7,#20]
 4569 00b4 DA60     	 str r2,[r3,#12]
 4570              	.L199:
1117:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1118:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1119:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1120:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4571              	 .loc 4 1120 0
 4572 00b6 1837     	 adds r7,r7,#24
 4573              	.LCFI350:
 4574              	 .cfi_def_cfa_offset 8
 4575 00b8 BD46     	 mov sp,r7
 4576              	.LCFI351:
 4577              	 .cfi_def_cfa_register 13
 4578              	 
 4579 00ba 80BD     	 pop {r7,pc}
 4580              	 .cfi_endproc
 4581              	.LFE297:
 4583              	 .section .text.ACIM_FREQ_CTRL_BootStrapConfiguration,"ax",%progbits
 4584              	 .align 2
 4585              	 .global ACIM_FREQ_CTRL_BootStrapConfiguration
 4586              	 .thumb
 4587              	 .thumb_func
 4589              	ACIM_FREQ_CTRL_BootStrapConfiguration:
 4590              	.LFB298:
1121:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1122:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_BootStrapConfiguration(ACIM_FREQ_CTRL_t* const HandlePtr)
1123:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4591              	 .loc 4 1123 0
 4592              	 .cfi_startproc
 4593              	 
 4594              	 
 4595 0000 80B5     	 push {r7,lr}
 4596              	.LCFI352:
 4597              	 .cfi_def_cfa_offset 8
 4598              	 .cfi_offset 7,-8
 4599              	 .cfi_offset 14,-4
 4600 0002 84B0     	 sub sp,sp,#16
 4601              	.LCFI353:
 4602              	 .cfi_def_cfa_offset 24
 4603 0004 00AF     	 add r7,sp,#0
 4604              	.LCFI354:
 4605              	 .cfi_def_cfa_register 7
 4606 0006 7860     	 str r0,[r7,#4]
1124:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile uint8_t phase_count;
1125:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   PWM_SVM_t * const module_ptr = HandlePtr->pwm_svm_ptr;
 4607              	 .loc 4 1125 0
 4608 0008 7B68     	 ldr r3,[r7,#4]
 4609 000a 5B68     	 ldr r3,[r3,#4]
 4610 000c FB60     	 str r3,[r7,#12]
1126:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1127:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*BootStrapping*/
1128:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (phase_count = (uint8_t) 0; phase_count < (uint8_t) 3; phase_count++)
 4611              	 .loc 4 1128 0
 4612 000e 0023     	 movs r3,#0
 4613 0010 FB72     	 strb r3,[r7,#11]
 4614 0012 1EE0     	 b .L206
 4615              	.L207:
1129:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1130:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* Update channel 1 compare value (CR1) of slice */
1131:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetTimerCompareMatch(module_ptr->phase_ptr[phase_count]->slice_ptr,
 4616              	 .loc 4 1131 0 discriminator 3
 4617 0014 FB7A     	 ldrb r3,[r7,#11]
 4618 0016 DBB2     	 uxtb r3,r3
 4619 0018 1A46     	 mov r2,r3
 4620 001a FB68     	 ldr r3,[r7,#12]
 4621 001c 0232     	 adds r2,r2,#2
 4622 001e 53F82230 	 ldr r3,[r3,r2,lsl#2]
 4623 0022 1B68     	 ldr r3,[r3]
 4624 0024 1846     	 mov r0,r3
 4625 0026 0021     	 movs r1,#0
 4626 0028 4FF6FF72 	 movw r2,#65535
 4627 002c FFF7FEFF 	 bl XMC_CCU8_SLICE_SetTimerCompareMatch
1132:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (XMC_CCU8_SLICE_COMPARE_CHANNEL_t) XMC_CCU8_SLICE_COMPARE_CHANNEL_1, (uint16_t) 0xFFFFU);
1133:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Disable PWM Asymmetrical, if this is enabled*/
1134:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[phase_count]->slice_ptr, 0x1E0014U)
 4628              	 .loc 4 1134 0 discriminator 3
 4629 0030 7B68     	 ldr r3,[r7,#4]
 4630 0032 5B68     	 ldr r3,[r3,#4]
 4631 0034 FA7A     	 ldrb r2,[r7,#11]
 4632 0036 D2B2     	 uxtb r2,r2
 4633 0038 0232     	 adds r2,r2,#2
 4634 003a 53F82230 	 ldr r3,[r3,r2,lsl#2]
 4635 003e 1B68     	 ldr r3,[r3]
 4636 0040 1846     	 mov r0,r3
 4637 0042 0C49     	 ldr r1,.L208
 4638 0044 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1128:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 4639              	 .loc 4 1128 0 discriminator 3
 4640 0048 FB7A     	 ldrb r3,[r7,#11]
 4641 004a DBB2     	 uxtb r3,r3
 4642 004c 0133     	 adds r3,r3,#1
 4643 004e DBB2     	 uxtb r3,r3
 4644 0050 FB72     	 strb r3,[r7,#11]
 4645              	.L206:
1128:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 4646              	 .loc 4 1128 0 is_stmt 0 discriminator 1
 4647 0052 FB7A     	 ldrb r3,[r7,#11]
 4648 0054 DBB2     	 uxtb r3,r3
 4649 0056 022B     	 cmp r3,#2
 4650 0058 DCD9     	 bls .L207
1135:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1136:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1137:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Enable the shadow transfer for all three consumed slice*/
1138:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   XMC_CCU8_EnableShadowTransfer(module_ptr->global_ptr, module_ptr->confighandle_ptr->shadow_transf
 4651              	 .loc 4 1138 0 is_stmt 1
 4652 005a FB68     	 ldr r3,[r7,#12]
 4653 005c 5A68     	 ldr r2,[r3,#4]
 4654 005e FB68     	 ldr r3,[r7,#12]
 4655 0060 1B68     	 ldr r3,[r3]
 4656 0062 5B6A     	 ldr r3,[r3,#36]
 4657 0064 1046     	 mov r0,r2
 4658 0066 1946     	 mov r1,r3
 4659 0068 FFF7FEFF 	 bl XMC_CCU8_EnableShadowTransfer
1139:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4660              	 .loc 4 1139 0
 4661 006c 1037     	 adds r7,r7,#16
 4662              	.LCFI355:
 4663              	 .cfi_def_cfa_offset 8
 4664 006e BD46     	 mov sp,r7
 4665              	.LCFI356:
 4666              	 .cfi_def_cfa_register 13
 4667              	 
 4668 0070 80BD     	 pop {r7,pc}
 4669              	.L209:
 4670 0072 00BF     	 .align 2
 4671              	.L208:
 4672 0074 14001E00 	 .word 1966100
 4673              	 .cfi_endproc
 4674              	.LFE298:
 4676              	 .section .text.ACIM_FREQ_CTRL_StartPWMTimer,"ax",%progbits
 4677              	 .align 2
 4678              	 .global ACIM_FREQ_CTRL_StartPWMTimer
 4679              	 .thumb
 4680              	 .thumb_func
 4682              	ACIM_FREQ_CTRL_StartPWMTimer:
 4683              	.LFB299:
1140:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1141:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ADC_AVAILABLE == 1U)
1142:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** uint16_t ACIM_FREQ_CTRL_GetCurrentValue(ACIM_FREQ_CTRL_t*const HandlePtr)
1143:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
1144:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint16_t current_value;
1145:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*
1146:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    * Read current.
1147:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    */
1148:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   current_value = (uint16_t)(((XMC_VADC_GROUP_GetResult(HandlePtr->adc_config_ptr->vadc_group_point
1149:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****                   (uint32_t)HandlePtr->adc_config_ptr->result_num_array[0]))*4U) & 0x3FFFU) - Handl
1150:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1151:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Check for Negative Current value, if the current is negative, assign motor current as zero*/
1152:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (current_value > (uint16_t)ACIM_FREQ_CTRL_POWER215)
1153:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1154:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     current_value = 0U;
1155:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1156:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return current_value;
1157:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
1158:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1159:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_OverCurrentDetection(ACIM_FREQ_CTRL_t*const HandlePtr)
1160:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
1161:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*
1162:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    * If over current detection is enable and over current is detected then stop
1163:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    * the motor.
1164:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    */
1165:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->acim_config_ptr->enable_over_current == (uint16_t)1)
1166:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1167:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* motor  current higher than specified limit */
1168:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->motor_current > (int16_t)HandlePtr->overcurrent_limit)
1169:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1170:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*increment the counter*/
1171:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->overcurrent_counter++;
1172:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /* if counter reached the specified limit*/
1173:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (HandlePtr->overcurrent_counter >= ACIM_FREQ_CTRL_MAX_OC_COUNTER)
1174:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1175:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ACIM_FREQ_CTRL_UpdateError(HandlePtr,ACIM_FREQ_CTRL_EID_OVERCURRENT);
1176:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1177:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1178:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* if motor 'current' is not higher than the specified limit*/
1179:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     else
1180:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1181:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (HandlePtr->overcurrent_counter > (uint16_t)0)
1182:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1183:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         /*decrement the counter*/
1184:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->overcurrent_counter--;
1185:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1186:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1187:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1188:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
1189:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1190:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_VoltageCompensation(ACIM_FREQ_CTRL_t*const HandlePtr)
1191:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
1192:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   MOTOR_LIB_PT1Controller(HandlePtr->voltcomp_filter_ptr,(int32_t)HandlePtr->dclink_voltage);
1193:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1194:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->voltcomp_filter_ptr->pt1_out_val != 0)
1195:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1196:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Do the voltage compensation based on dc link value*/
1197:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->amplitude =
1198:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     (uint32_t)(((uint32_t)HandlePtr->amplitude * HandlePtr->acim_config_ptr->specified_volt)/((uint
1199:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1200:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
1201:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1202:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_PotMeasurement(ACIM_FREQ_CTRL_t*const HandlePtr)
1203:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
1204:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint32_t pot_value;
1205:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Read pot */
1206:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   pot_value = (uint32_t)(XMC_VADC_GROUP_GetResult(HandlePtr->adc_config_ptr->vadc_group_pointerarra
1207:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (uint32_t)HandlePtr->adc_config_ptr->result_num_array[2])) & 0xFFFU;
1208:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1209:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   pot_value = pot_value<<ACIM_FREQ_CTRL_POTSCALE;
1210:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1211:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Calculate speed */
1212:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->user_speed_set = (int32_t)pot_value*HandlePtr->motor_direction;
1213:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1214:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
1215:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1216:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_AmpBiasVoltCalibration(ACIM_FREQ_CTRL_t*const HandlePtr)
1217:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
1218:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint16_t amp_offset = 0U;
1219:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile uint32_t amp_offset_buf =0U;
1220:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile uint32_t count;
1221:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1222:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* Current Amplifier bias voltage calibration and Current measurement are enable
1223:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****    * Calculate the current amplifier bias voltage  */
1224:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (((uint16_t)1 == HandlePtr->acim_config_ptr->enable_biasvoltage)&&
1225:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ((uint16_t)1 == HandlePtr->acim_config_ptr->enable_avg_current))
1226:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1227:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* ADC bias voltage measurement */
1228:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     for(count = 0U; count < ACIM_FREQ_CTRL_ADCCAL_COUNT; count++)
1229:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1230:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       XMC_VADC_GROUP_QueueTriggerConversion(HandlePtr->adc_config_ptr->vadc_group_pointerarray[0]);
1231:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1232:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       amp_offset = (uint16_t)((XMC_VADC_GROUP_GetResult(HandlePtr->adc_config_ptr->vadc_group_point
1233:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****                   (uint32_t)HandlePtr->adc_config_ptr->result_num_array[0])) & 0xFFFU);
1234:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1235:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       amp_offset_buf += amp_offset;
1236:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1237:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->ampoffset = (uint16_t)((amp_offset_buf/ACIM_FREQ_CTRL_ADCCAL_COUNT)<<2U);
1238:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1239:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1240:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1241:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     HandlePtr->ampoffset = HandlePtr->acim_config_ptr->current_amplifier_offset;
1242:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1243:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
1244:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
1245:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1246:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_StartPWMTimer(ACIM_FREQ_CTRL_t* const HandlePtr)
1247:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4684              	 .loc 4 1247 0
 4685              	 .cfi_startproc
 4686              	 
 4687              	 
 4688 0000 80B5     	 push {r7,lr}
 4689              	.LCFI357:
 4690              	 .cfi_def_cfa_offset 8
 4691              	 .cfi_offset 7,-8
 4692              	 .cfi_offset 14,-4
 4693 0002 84B0     	 sub sp,sp,#16
 4694              	.LCFI358:
 4695              	 .cfi_def_cfa_offset 24
 4696 0004 00AF     	 add r7,sp,#0
 4697              	.LCFI359:
 4698              	 .cfi_def_cfa_register 7
 4699 0006 7860     	 str r0,[r7,#4]
1248:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile uint8_t phase_count;
1249:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   PWM_SVM_t* const module_ptr = HandlePtr->pwm_svm_ptr;
 4700              	 .loc 4 1249 0
 4701 0008 7B68     	 ldr r3,[r7,#4]
 4702 000a 5B68     	 ldr r3,[r3,#4]
 4703 000c FB60     	 str r3,[r7,#12]
1250:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1251:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (phase_count = (uint8_t) 0; phase_count < (uint8_t) 3; phase_count++)
 4704              	 .loc 4 1251 0
 4705 000e 0023     	 movs r3,#0
 4706 0010 FB72     	 strb r3,[r7,#11]
 4707 0012 11E0     	 b .L211
 4708              	.L212:
1252:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1253:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* configure the Start trigger function*/
1254:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_StartConfig(module_ptr->phase_ptr[phase_count]->slice_ptr,
 4709              	 .loc 4 1254 0 discriminator 3
 4710 0014 FB7A     	 ldrb r3,[r7,#11]
 4711 0016 DBB2     	 uxtb r3,r3
 4712 0018 1A46     	 mov r2,r3
 4713 001a FB68     	 ldr r3,[r7,#12]
 4714 001c 0232     	 adds r2,r2,#2
 4715 001e 53F82230 	 ldr r3,[r3,r2,lsl#2]
 4716 0022 1B68     	 ldr r3,[r3]
 4717 0024 1846     	 mov r0,r3
 4718 0026 0121     	 movs r1,#1
 4719 0028 0122     	 movs r2,#1
 4720 002a FFF7FEFF 	 bl XMC_CCU8_SLICE_StartConfig
1251:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 4721              	 .loc 4 1251 0 discriminator 3
 4722 002e FB7A     	 ldrb r3,[r7,#11]
 4723 0030 DBB2     	 uxtb r3,r3
 4724 0032 0133     	 adds r3,r3,#1
 4725 0034 DBB2     	 uxtb r3,r3
 4726 0036 FB72     	 strb r3,[r7,#11]
 4727              	.L211:
1251:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 4728              	 .loc 4 1251 0 is_stmt 0 discriminator 1
 4729 0038 FB7A     	 ldrb r3,[r7,#11]
 4730 003a DBB2     	 uxtb r3,r3
 4731 003c 022B     	 cmp r3,#2
 4732 003e E9D9     	 bls .L212
1255:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (XMC_CCU8_SLICE_EVENT_t) XMC_CCU8_SLICE_EVENT_0,
1256:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (XMC_CCU8_SLICE_START_MODE_t) XMC_CCU8_SLICE_START_MODE_TIMER_START_CLEAR);
1257:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1258:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* synchronous start of CCU8 slices */
1259:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   XMC_SCU_SetCcuTriggerHigh(module_ptr->confighandle_ptr->sync_start_mask);
 4733              	 .loc 4 1259 0 is_stmt 1
 4734 0040 FB68     	 ldr r3,[r7,#12]
 4735 0042 1B68     	 ldr r3,[r3]
 4736 0044 1B6A     	 ldr r3,[r3,#32]
 4737 0046 1846     	 mov r0,r3
 4738 0048 FFF7FEFF 	 bl XMC_SCU_SetCcuTriggerHigh
1260:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (phase_count = (uint8_t) 0; phase_count < (uint8_t) 3; phase_count++)
 4739              	 .loc 4 1260 0
 4740 004c 0023     	 movs r3,#0
 4741 004e FB72     	 strb r3,[r7,#11]
 4742 0050 11E0     	 b .L213
 4743              	.L214:
1261:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1262:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /* configure the Start trigger function*/
1263:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_StartConfig(module_ptr->phase_ptr[phase_count]->slice_ptr,
 4744              	 .loc 4 1263 0 discriminator 3
 4745 0052 FB7A     	 ldrb r3,[r7,#11]
 4746 0054 DBB2     	 uxtb r3,r3
 4747 0056 1A46     	 mov r2,r3
 4748 0058 FB68     	 ldr r3,[r7,#12]
 4749 005a 0232     	 adds r2,r2,#2
 4750 005c 53F82230 	 ldr r3,[r3,r2,lsl#2]
 4751 0060 1B68     	 ldr r3,[r3]
 4752 0062 1846     	 mov r0,r3
 4753 0064 0021     	 movs r1,#0
 4754 0066 0122     	 movs r2,#1
 4755 0068 FFF7FEFF 	 bl XMC_CCU8_SLICE_StartConfig
1260:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (phase_count = (uint8_t) 0; phase_count < (uint8_t) 3; phase_count++)
 4756              	 .loc 4 1260 0 discriminator 3
 4757 006c FB7A     	 ldrb r3,[r7,#11]
 4758 006e DBB2     	 uxtb r3,r3
 4759 0070 0133     	 adds r3,r3,#1
 4760 0072 DBB2     	 uxtb r3,r3
 4761 0074 FB72     	 strb r3,[r7,#11]
 4762              	.L213:
1260:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (phase_count = (uint8_t) 0; phase_count < (uint8_t) 3; phase_count++)
 4763              	 .loc 4 1260 0 is_stmt 0 discriminator 1
 4764 0076 FB7A     	 ldrb r3,[r7,#11]
 4765 0078 DBB2     	 uxtb r3,r3
 4766 007a 022B     	 cmp r3,#2
 4767 007c E9D9     	 bls .L214
1264:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (XMC_CCU8_SLICE_EVENT_t) XMC_CCU8_SLICE_EVENT_NONE,
1265:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         (XMC_CCU8_SLICE_START_MODE_t) XMC_CCU8_SLICE_START_MODE_TIMER_START_CLEAR);
1266:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1267:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4768              	 .loc 4 1267 0 is_stmt 1
 4769 007e 1037     	 adds r7,r7,#16
 4770              	.LCFI360:
 4771              	 .cfi_def_cfa_offset 8
 4772 0080 BD46     	 mov sp,r7
 4773              	.LCFI361:
 4774              	 .cfi_def_cfa_register 13
 4775              	 
 4776 0082 80BD     	 pop {r7,pc}
 4777              	 .cfi_endproc
 4778              	.LFE299:
 4780              	 .section .text.ACIM_FREQ_CTRL_StopPWMTimer,"ax",%progbits
 4781              	 .align 2
 4782              	 .global ACIM_FREQ_CTRL_StopPWMTimer
 4783              	 .thumb
 4784              	 .thumb_func
 4786              	ACIM_FREQ_CTRL_StopPWMTimer:
 4787              	.LFB300:
1268:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1269:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_StopPWMTimer(ACIM_FREQ_CTRL_t* const HandlePtr)
1270:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4788              	 .loc 4 1270 0
 4789              	 .cfi_startproc
 4790              	 
 4791              	 
 4792 0000 80B5     	 push {r7,lr}
 4793              	.LCFI362:
 4794              	 .cfi_def_cfa_offset 8
 4795              	 .cfi_offset 7,-8
 4796              	 .cfi_offset 14,-4
 4797 0002 82B0     	 sub sp,sp,#8
 4798              	.LCFI363:
 4799              	 .cfi_def_cfa_offset 16
 4800 0004 00AF     	 add r7,sp,#0
 4801              	.LCFI364:
 4802              	 .cfi_def_cfa_register 7
 4803 0006 7860     	 str r0,[r7,#4]
1271:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /* synchronous stop of CCU8 slices */
1272:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   XMC_SCU_SetCcuTriggerLow(HandlePtr->pwm_svm_ptr->confighandle_ptr->sync_start_mask);
 4804              	 .loc 4 1272 0
 4805 0008 7B68     	 ldr r3,[r7,#4]
 4806 000a 5B68     	 ldr r3,[r3,#4]
 4807 000c 1B68     	 ldr r3,[r3]
 4808 000e 1B6A     	 ldr r3,[r3,#32]
 4809 0010 1846     	 mov r0,r3
 4810 0012 FFF7FEFF 	 bl XMC_SCU_SetCcuTriggerLow
1273:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4811              	 .loc 4 1273 0
 4812 0016 0837     	 adds r7,r7,#8
 4813              	.LCFI365:
 4814              	 .cfi_def_cfa_offset 8
 4815 0018 BD46     	 mov sp,r7
 4816              	.LCFI366:
 4817              	 .cfi_def_cfa_register 13
 4818              	 
 4819 001a 80BD     	 pop {r7,pc}
 4820              	 .cfi_endproc
 4821              	.LFE300:
 4823              	 .section .text.ACIM_FREQ_CTRL_PositionControl,"ax",%progbits
 4824              	 .align 2
 4825              	 .global ACIM_FREQ_CTRL_PositionControl
 4826              	 .thumb
 4827              	 .thumb_func
 4829              	ACIM_FREQ_CTRL_PositionControl:
 4830              	.LFB301:
1274:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1275:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_PositionControl(ACIM_FREQ_CTRL_t* const HandlePtr)
1276:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4831              	 .loc 4 1276 0
 4832              	 .cfi_startproc
 4833              	 
 4834              	 
 4835 0000 80B5     	 push {r7,lr}
 4836              	.LCFI367:
 4837              	 .cfi_def_cfa_offset 8
 4838              	 .cfi_offset 7,-8
 4839              	 .cfi_offset 14,-4
 4840 0002 84B0     	 sub sp,sp,#16
 4841              	.LCFI368:
 4842              	 .cfi_def_cfa_offset 24
 4843 0004 00AF     	 add r7,sp,#0
 4844              	.LCFI369:
 4845              	 .cfi_def_cfa_register 7
 4846 0006 7860     	 str r0,[r7,#4]
1277:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   volatile int32_t pi_error;
1278:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1279:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_PC_t * const module_ptr = HandlePtr->position_control_ptr;
 4847              	 .loc 4 1279 0
 4848 0008 7B68     	 ldr r3,[r7,#4]
 4849 000a DB68     	 ldr r3,[r3,#12]
 4850 000c FB60     	 str r3,[r7,#12]
1280:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1281:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   module_ptr->position_set += module_ptr->additive_position;
 4851              	 .loc 4 1281 0
 4852 000e FB68     	 ldr r3,[r7,#12]
 4853 0010 5A68     	 ldr r2,[r3,#4]
 4854 0012 FB68     	 ldr r3,[r7,#12]
 4855 0014 1B69     	 ldr r3,[r3,#16]
 4856 0016 1A44     	 add r2,r2,r3
 4857 0018 FB68     	 ldr r3,[r7,#12]
 4858 001a 5A60     	 str r2,[r3,#4]
1282:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   
1283:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   pi_error = (int32_t)(module_ptr->position_set - (int32_t) * module_ptr->input_ptr);
 4859              	 .loc 4 1283 0
 4860 001c FB68     	 ldr r3,[r7,#12]
 4861 001e 5A68     	 ldr r2,[r3,#4]
 4862 0020 FB68     	 ldr r3,[r7,#12]
 4863 0022 9B68     	 ldr r3,[r3,#8]
 4864 0024 1B68     	 ldr r3,[r3]
 4865 0026 D31A     	 subs r3,r2,r3
 4866 0028 BB60     	 str r3,[r7,#8]
1284:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1285:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (pi_error > 0x7FFF)
 4867              	 .loc 4 1285 0
 4868 002a BB68     	 ldr r3,[r7,#8]
 4869 002c B3F5004F 	 cmp r3,#32768
 4870 0030 03DB     	 blt .L217
1286:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1287:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     pi_error = 0x7FFF;
 4871              	 .loc 4 1287 0
 4872 0032 47F6FF73 	 movw r3,#32767
 4873 0036 BB60     	 str r3,[r7,#8]
 4874 0038 05E0     	 b .L218
 4875              	.L217:
1288:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1289:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (pi_error < -0x7FFF)
 4876              	 .loc 4 1289 0
 4877 003a BB68     	 ldr r3,[r7,#8]
 4878 003c 13F5004F 	 cmn r3,#32768
 4879 0040 01DC     	 bgt .L218
1290:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1291:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     pi_error = -0x7FFF;
 4880              	 .loc 4 1291 0
 4881 0042 094B     	 ldr r3,.L219
 4882 0044 BB60     	 str r3,[r7,#8]
 4883              	.L218:
1292:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1293:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1294:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1295:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1296:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Position control based on PI technique*/
1297:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   MOTOR_LIB_PIController(module_ptr->pi_ptr, (int32_t) pi_error);
 4884              	 .loc 4 1297 0
 4885 0046 FB68     	 ldr r3,[r7,#12]
 4886 0048 1A68     	 ldr r2,[r3]
 4887 004a BB68     	 ldr r3,[r7,#8]
 4888 004c 1046     	 mov r0,r2
 4889 004e 1946     	 mov r1,r3
 4890 0050 FFF7FEFF 	 bl MOTOR_LIB_PIController
1298:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1299:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   module_ptr->output = module_ptr->pi_ptr->pi_out_val;
 4891              	 .loc 4 1299 0
 4892 0054 FB68     	 ldr r3,[r7,#12]
 4893 0056 1B68     	 ldr r3,[r3]
 4894 0058 1B8B     	 ldrh r3,[r3,#24]
 4895 005a 1AB2     	 sxth r2,r3
 4896 005c FB68     	 ldr r3,[r7,#12]
 4897 005e DA60     	 str r2,[r3,#12]
1300:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4898              	 .loc 4 1300 0
 4899 0060 1037     	 adds r7,r7,#16
 4900              	.LCFI370:
 4901              	 .cfi_def_cfa_offset 8
 4902 0062 BD46     	 mov sp,r7
 4903              	.LCFI371:
 4904              	 .cfi_def_cfa_register 13
 4905              	 
 4906 0064 80BD     	 pop {r7,pc}
 4907              	.L220:
 4908 0066 00BF     	 .align 2
 4909              	.L219:
 4910 0068 0180FFFF 	 .word -32767
 4911              	 .cfi_endproc
 4912              	.LFE301:
 4914              	 .section .text.ACIM_FREQ_CTRL_SlipControl,"ax",%progbits
 4915              	 .align 2
 4916              	 .global ACIM_FREQ_CTRL_SlipControl
 4917              	 .thumb
 4918              	 .thumb_func
 4920              	ACIM_FREQ_CTRL_SlipControl:
 4921              	.LFB302:
1301:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1302:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_SlipControl(ACIM_FREQ_CTRL_t * const HandlePtr)
1303:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4922              	 .loc 4 1303 0
 4923              	 .cfi_startproc
 4924              	 
 4925              	 
 4926 0000 80B5     	 push {r7,lr}
 4927              	.LCFI372:
 4928              	 .cfi_def_cfa_offset 8
 4929              	 .cfi_offset 7,-8
 4930              	 .cfi_offset 14,-4
 4931 0002 84B0     	 sub sp,sp,#16
 4932              	.LCFI373:
 4933              	 .cfi_def_cfa_offset 24
 4934 0004 00AF     	 add r7,sp,#0
 4935              	.LCFI374:
 4936              	 .cfi_def_cfa_register 7
 4937 0006 7860     	 str r0,[r7,#4]
1304:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_SC_t * const module_ptr = HandlePtr->slip_control_ptr;
 4938              	 .loc 4 1304 0
 4939 0008 7B68     	 ldr r3,[r7,#4]
 4940 000a 1B69     	 ldr r3,[r3,#16]
 4941 000c FB60     	 str r3,[r7,#12]
1305:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1306:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   module_ptr->speed_set += module_ptr->additive_speed;
 4942              	 .loc 4 1306 0
 4943 000e FB68     	 ldr r3,[r7,#12]
 4944 0010 5A68     	 ldr r2,[r3,#4]
 4945 0012 FB68     	 ldr r3,[r7,#12]
 4946 0014 1B69     	 ldr r3,[r3,#16]
 4947 0016 1A44     	 add r2,r2,r3
 4948 0018 FB68     	 ldr r3,[r7,#12]
 4949 001a 5A60     	 str r2,[r3,#4]
1307:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1308:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Slip Control based on PI technique*/
1309:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   MOTOR_LIB_PIController(module_ptr->pi_ptr, (int32_t)(module_ptr->speed_set - (int32_t) * module_p
 4950              	 .loc 4 1309 0
 4951 001c FB68     	 ldr r3,[r7,#12]
 4952 001e 1968     	 ldr r1,[r3]
 4953 0020 FB68     	 ldr r3,[r7,#12]
 4954 0022 5A68     	 ldr r2,[r3,#4]
 4955 0024 FB68     	 ldr r3,[r7,#12]
 4956 0026 9B68     	 ldr r3,[r3,#8]
 4957 0028 1B68     	 ldr r3,[r3]
 4958 002a D31A     	 subs r3,r2,r3
 4959 002c 0846     	 mov r0,r1
 4960 002e 1946     	 mov r1,r3
 4961 0030 FFF7FEFF 	 bl MOTOR_LIB_PIController
1310:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1311:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   module_ptr->output = module_ptr->pi_ptr->pi_out_val;
 4962              	 .loc 4 1311 0
 4963 0034 FB68     	 ldr r3,[r7,#12]
 4964 0036 1B68     	 ldr r3,[r3]
 4965 0038 1B8B     	 ldrh r3,[r3,#24]
 4966 003a 1AB2     	 sxth r2,r3
 4967 003c FB68     	 ldr r3,[r7,#12]
 4968 003e DA60     	 str r2,[r3,#12]
1312:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 4969              	 .loc 4 1312 0
 4970 0040 1037     	 adds r7,r7,#16
 4971              	.LCFI375:
 4972              	 .cfi_def_cfa_offset 8
 4973 0042 BD46     	 mov sp,r7
 4974              	.LCFI376:
 4975              	 .cfi_def_cfa_register 13
 4976              	 
 4977 0044 80BD     	 pop {r7,pc}
 4978              	 .cfi_endproc
 4979              	.LFE302:
 4981 0046 00BF     	 .section .text.ACIM_FREQ_CTRL_MSM,"ax",%progbits
 4982              	 .align 2
 4983              	 .global ACIM_FREQ_CTRL_MSM
 4984              	 .thumb
 4985              	 .thumb_func
 4987              	ACIM_FREQ_CTRL_MSM:
 4988              	.LFB303:
1313:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1314:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** /* Motot control state machine*/
1315:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_MSM(ACIM_FREQ_CTRL_t* const HandlePtr)
1316:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 4989              	 .loc 4 1316 0
 4990              	 .cfi_startproc
 4991              	 
 4992              	 
 4993 0000 80B5     	 push {r7,lr}
 4994              	.LCFI377:
 4995              	 .cfi_def_cfa_offset 8
 4996              	 .cfi_offset 7,-8
 4997              	 .cfi_offset 14,-4
 4998 0002 82B0     	 sub sp,sp,#8
 4999              	.LCFI378:
 5000              	 .cfi_def_cfa_offset 16
 5001 0004 00AF     	 add r7,sp,#0
 5002              	.LCFI379:
 5003              	 .cfi_def_cfa_register 7
 5004 0006 7860     	 str r0,[r7,#4]
1317:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   switch (HandlePtr->msm_state)
 5005              	 .loc 4 1317 0
 5006 0008 7B68     	 ldr r3,[r7,#4]
 5007 000a 93F84D30 	 ldrb r3,[r3,#77]
 5008 000e 0F2B     	 cmp r3,#15
 5009 0010 78D8     	 bhi .L239
 5010 0012 01A2     	 adr r2,.L225
 5011 0014 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 5012              	 .p2align 2
 5013              	.L225:
 5014 0018 FD000000 	 .word .L224+1
 5015 001c 59000000 	 .word .L226+1
 5016 0020 AB000000 	 .word .L227+1
 5017 0024 05010000 	 .word .L239+1
 5018 0028 05010000 	 .word .L239+1
 5019 002c C5000000 	 .word .L230+1
 5020 0030 05010000 	 .word .L239+1
 5021 0034 05010000 	 .word .L239+1
 5022 0038 05010000 	 .word .L239+1
 5023 003c 93000000 	 .word .L231+1
 5024 0040 05010000 	 .word .L239+1
 5025 0044 05010000 	 .word .L239+1
 5026 0048 05010000 	 .word .L239+1
 5027 004c 05010000 	 .word .L239+1
 5028 0050 05010000 	 .word .L239+1
 5029 0054 DD000000 	 .word .L232+1
 5030              	 .p2align 1
 5031              	.L226:
1318:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1319:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_INIT_INVERTER:
1320:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1321:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Initialize all run time parameters*/
1322:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_MotorParamInit(HandlePtr);
 5032              	 .loc 4 1322 0
 5033 0058 7868     	 ldr r0,[r7,#4]
 5034 005a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorParamInit
1323:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1324:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Current amplifier bias voltage calibration*/
1325:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ADC_AVAILABLE == 1U)
1326:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_AmpBiasVoltCalibration(HandlePtr);
1327:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
1328:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1329:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Start PWM Timer to run the Motor State Machine*/
1330:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_StartPWMTimer(HandlePtr);
 5035              	 .loc 4 1330 0
 5036 005e 7868     	 ldr r0,[r7,#4]
 5037 0060 FFF7FEFF 	 bl ACIM_FREQ_CTRL_StartPWMTimer
1331:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1332:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Enable inverter*/
1333:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       PWM_SVM_InverterEnable(HandlePtr->pwm_svm_ptr);
 5038              	 .loc 4 1333 0
 5039 0064 7B68     	 ldr r3,[r7,#4]
 5040 0066 5B68     	 ldr r3,[r3,#4]
 5041 0068 1846     	 mov r0,r3
 5042 006a FFF7FEFF 	 bl PWM_SVM_InverterEnable
1334:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1335:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (HandlePtr->bootstrap_count != 0U)
 5043              	 .loc 4 1335 0
 5044 006e 7B68     	 ldr r3,[r7,#4]
 5045 0070 B3F89E30 	 ldrh r3,[r3,#158]
 5046 0074 002B     	 cmp r3,#0
 5047 0076 07D0     	 beq .L233
1336:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1337:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         /*Boot strap Configuration */
1338:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         ACIM_FREQ_CTRL_BootStrapConfiguration(HandlePtr);
 5048              	 .loc 4 1338 0
 5049 0078 7868     	 ldr r0,[r7,#4]
 5050 007a FFF7FEFF 	 bl ACIM_FREQ_CTRL_BootStrapConfiguration
1339:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         /*Change Motor Control State Machine to Boot Strap*/
1340:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_BOOTSTRAP;
 5051              	 .loc 4 1340 0
 5052 007e 7B68     	 ldr r3,[r7,#4]
 5053 0080 0922     	 movs r2,#9
 5054 0082 83F84D20 	 strb r2,[r3,#77]
1341:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1342:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       else
1343:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1344:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_START_UP;
1345:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1346:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5055              	 .loc 4 1346 0
 5056 0086 3EE0     	 b .L222
 5057              	.L233:
1344:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
 5058              	 .loc 4 1344 0
 5059 0088 7B68     	 ldr r3,[r7,#4]
 5060 008a 0222     	 movs r2,#2
 5061 008c 83F84D20 	 strb r2,[r3,#77]
 5062              	 .loc 4 1346 0
 5063 0090 39E0     	 b .L222
 5064              	.L231:
1347:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1348:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_BOOTSTRAP:
1349:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if (ACIM_FREQ_CTRL_BOOTSTRAP_COMPLETED == ACIM_FREQ_CTRL_BootStrap(HandlePtr))
 5065              	 .loc 4 1349 0
 5066 0092 7868     	 ldr r0,[r7,#4]
 5067 0094 FFF7FEFF 	 bl ACIM_FREQ_CTRL_BootStrap
 5068 0098 0346     	 mov r3,r0
 5069 009a 012B     	 cmp r3,#1
 5070 009c 04D1     	 bne .L236
1350:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1351:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_START_UP;
 5071              	 .loc 4 1351 0
 5072 009e 7B68     	 ldr r3,[r7,#4]
 5073 00a0 0222     	 movs r2,#2
 5074 00a2 83F84D20 	 strb r2,[r3,#77]
1352:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1353:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1354:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5075              	 .loc 4 1354 0
 5076 00a6 2EE0     	 b .L222
 5077              	.L236:
 5078 00a8 2DE0     	 b .L222
 5079              	.L227:
1355:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1356:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_START_UP:
1357:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1358:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Stop the PWM timer*/
1359:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_StopPWMTimer(HandlePtr);
 5080              	 .loc 4 1359 0
 5081 00aa 7868     	 ldr r0,[r7,#4]
 5082 00ac FFF7FEFF 	 bl ACIM_FREQ_CTRL_StopPWMTimer
1360:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1361:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Start SVM*/
1362:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       PWM_SVM_Start(HandlePtr->pwm_svm_ptr);
 5083              	 .loc 4 1362 0
 5084 00b0 7B68     	 ldr r3,[r7,#4]
 5085 00b2 5B68     	 ldr r3,[r3,#4]
 5086 00b4 1846     	 mov r0,r3
 5087 00b6 FFF7FEFF 	 bl PWM_SVM_Start
1363:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1364:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Change Motor Control State Machine to Operation*/
1365:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_NORMAL_OPERATION;
 5088              	 .loc 4 1365 0
 5089 00ba 7B68     	 ldr r3,[r7,#4]
 5090 00bc 0522     	 movs r2,#5
 5091 00be 83F84D20 	 strb r2,[r3,#77]
1366:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5092              	 .loc 4 1366 0
 5093 00c2 20E0     	 b .L222
 5094              	.L230:
1367:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1368:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_LOW_SPEED:
1369:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
1370:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1371:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_TRANSITION:
1372:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
1373:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1374:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_NORMAL_OPERATION:
1375:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1376:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((HandlePtr->operational_error & 0x1FU) != 0U)
 5095              	 .loc 4 1376 0
 5096 00c4 7B68     	 ldr r3,[r7,#4]
 5097 00c6 5B6D     	 ldr r3,[r3,#84]
 5098 00c8 03F01F03 	 and r3,r3,#31
 5099 00cc 002B     	 cmp r3,#0
 5100 00ce 04D0     	 beq .L237
1377:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1378:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_ERROR;
 5101              	 .loc 4 1378 0
 5102 00d0 7B68     	 ldr r3,[r7,#4]
 5103 00d2 0F22     	 movs r2,#15
 5104 00d4 83F84D20 	 strb r2,[r3,#77]
1379:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1380:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5105              	 .loc 4 1380 0
 5106 00d8 15E0     	 b .L222
 5107              	.L237:
 5108 00da 14E0     	 b .L222
 5109              	.L232:
1381:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1382:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_ERROR:
1383:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       /*Report error to error handler*/
1384:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_ReportError(HandlePtr);
 5110              	 .loc 4 1384 0
 5111 00dc 7868     	 ldr r0,[r7,#4]
 5112 00de FFF7FEFF 	 bl ACIM_FREQ_CTRL_ReportError
1385:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_DSM_AVAILABLE == 1U)
1386:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       if ((uint8_t)ACIM_FREQ_CTRL_TS_DISABLED != HandlePtr->acim_config_ptr->dsm_task_conf)
 5113              	 .loc 4 1386 0
 5114 00e2 7B68     	 ldr r3,[r7,#4]
 5115 00e4 1B68     	 ldr r3,[r3]
 5116 00e6 DB7C     	 ldrb r3,[r3,#19]
 5117 00e8 002B     	 cmp r3,#0
 5118 00ea 06D0     	 beq .L238
1387:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       {
1388:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****         AUTOMATION_SM_RequestState(HandlePtr->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_ERROR);
 5119              	 .loc 4 1388 0
 5120 00ec 7B68     	 ldr r3,[r7,#4]
 5121 00ee DB6B     	 ldr r3,[r3,#60]
 5122 00f0 1846     	 mov r0,r3
 5123 00f2 0721     	 movs r1,#7
 5124 00f4 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
1389:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       }
1390:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
1391:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5125              	 .loc 4 1391 0
 5126 00f8 05E0     	 b .L222
 5127              	.L238:
 5128 00fa 04E0     	 b .L222
 5129              	.L224:
1392:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1393:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     case ACIM_FREQ_CTRL_MSM_STOP:
1394:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_MotorStop(HandlePtr);
 5130              	 .loc 4 1394 0
 5131 00fc 7868     	 ldr r0,[r7,#4]
 5132 00fe FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStop
1395:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5133              	 .loc 4 1395 0
 5134 0102 00E0     	 b .L222
 5135              	.L239:
1396:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1397:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     default:
1398:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       break;
 5136              	 .loc 4 1398 0
 5137 0104 00BF     	 nop
 5138              	.L222:
1399:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1400:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5139              	 .loc 4 1400 0
 5140 0106 0837     	 adds r7,r7,#8
 5141              	.LCFI380:
 5142              	 .cfi_def_cfa_offset 8
 5143 0108 BD46     	 mov sp,r7
 5144              	.LCFI381:
 5145              	 .cfi_def_cfa_register 13
 5146              	 
 5147 010a 80BD     	 pop {r7,pc}
 5148              	 .cfi_endproc
 5149              	.LFE303:
 5151              	 .section .text.ACIM_FREQ_CTRL_ReportError,"ax",%progbits
 5152              	 .align 2
 5153              	 .global ACIM_FREQ_CTRL_ReportError
 5154              	 .thumb
 5155              	 .thumb_func
 5157              	ACIM_FREQ_CTRL_ReportError:
 5158              	.LFB304:
1401:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1402:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_ReportError(ACIM_FREQ_CTRL_t* const HandlePtr)
1403:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5159              	 .loc 4 1403 0
 5160              	 .cfi_startproc
 5161              	 
 5162              	 
 5163 0000 90B5     	 push {r4,r7,lr}
 5164              	.LCFI382:
 5165              	 .cfi_def_cfa_offset 12
 5166              	 .cfi_offset 4,-12
 5167              	 .cfi_offset 7,-8
 5168              	 .cfi_offset 14,-4
 5169 0002 85B0     	 sub sp,sp,#20
 5170              	.LCFI383:
 5171              	 .cfi_def_cfa_offset 32
 5172 0004 00AF     	 add r7,sp,#0
 5173              	.LCFI384:
 5174              	 .cfi_def_cfa_register 7
 5175 0006 7860     	 str r0,[r7,#4]
1404:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint8_t count;
1405:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (count = (uint8_t) 0; count < (uint8_t) ACIM_FREQ_CTRL_EID_MAX; count++)
 5176              	 .loc 4 1405 0
 5177 0008 0023     	 movs r3,#0
 5178 000a FB73     	 strb r3,[r7,#15]
 5179 000c 22E0     	 b .L241
 5180              	.L243:
1406:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1407:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->error_table_ptr[count].error_status == (uint8_t) ACIM_FREQ_CTRL_ERROR_SET)
 5181              	 .loc 4 1407 0
 5182 000e 7B68     	 ldr r3,[r7,#4]
 5183 0010 DA69     	 ldr r2,[r3,#28]
 5184 0012 FB7B     	 ldrb r3,[r7,#15]
 5185 0014 DB00     	 lsls r3,r3,#3
 5186 0016 1344     	 add r3,r3,r2
 5187 0018 5B79     	 ldrb r3,[r3,#5]
 5188 001a 012B     	 cmp r3,#1
 5189 001c 17D1     	 bne .L242
1408:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1409:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if ((ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U) && (AUTOMATION_EH_ENABLE == 1U))
1410:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       AUTOMATION_EH_AppInterface_ReportError(HandlePtr->app_id, HandlePtr->error_table_ptr[count].e
 5190              	 .loc 4 1410 0
 5191 001e 7B68     	 ldr r3,[r7,#4]
 5192 0020 93F8A500 	 ldrb r0,[r3,#165]
 5193 0024 7B68     	 ldr r3,[r7,#4]
 5194 0026 DA69     	 ldr r2,[r3,#28]
 5195 0028 FB7B     	 ldrb r3,[r7,#15]
 5196 002a DB00     	 lsls r3,r3,#3
 5197 002c 1344     	 add r3,r3,r2
 5198 002e 1979     	 ldrb r1,[r3,#4]
1411:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (AUTOMATION_EH_ERROR_SEVERITY_t)HandlePtr->error_table_ptr[count].error_severity,(AUTOMAT
 5199              	 .loc 4 1411 0
 5200 0030 7B68     	 ldr r3,[r7,#4]
 5201 0032 DA69     	 ldr r2,[r3,#28]
 5202 0034 FB7B     	 ldrb r3,[r7,#15]
 5203 0036 DB00     	 lsls r3,r3,#3
 5204 0038 1344     	 add r3,r3,r2
 5205 003a 9C79     	 ldrb r4,[r3,#6]
 5206 003c 7B68     	 ldr r3,[r7,#4]
 5207 003e DA69     	 ldr r2,[r3,#28]
 5208 0040 FB7B     	 ldrb r3,[r7,#15]
 5209 0042 DB00     	 lsls r3,r3,#3
 5210 0044 1344     	 add r3,r3,r2
 5211 0046 5B79     	 ldrb r3,[r3,#5]
1410:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (AUTOMATION_EH_ERROR_SEVERITY_t)HandlePtr->error_table_ptr[count].error_severity,(AUTOMAT
 5212              	 .loc 4 1410 0
 5213 0048 2246     	 mov r2,r4
 5214 004a FFF7FEFF 	 bl AUTOMATION_EH_AppInterface_ReportError
 5215              	.L242:
1405:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 5216              	 .loc 4 1405 0 discriminator 2
 5217 004e FB7B     	 ldrb r3,[r7,#15]
 5218 0050 0133     	 adds r3,r3,#1
 5219 0052 FB73     	 strb r3,[r7,#15]
 5220              	.L241:
1405:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 5221              	 .loc 4 1405 0 is_stmt 0 discriminator 1
 5222 0054 FB7B     	 ldrb r3,[r7,#15]
 5223 0056 042B     	 cmp r3,#4
 5224 0058 D9D9     	 bls .L243
1412:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
1413:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1414:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1415:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_ERROR_USER_CALLBACK_ENABLE == 1U)
1416:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((uint16_t)1 == HandlePtr->acim_config_ptr->enable_error_callback)
1417:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1418:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     ACIM_FREQ_CTRL_UserCodeErrorHandler(HandlePtr);
1419:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1420:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
1421:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5225              	 .loc 4 1421 0 is_stmt 1
 5226 005a 1437     	 adds r7,r7,#20
 5227              	.LCFI385:
 5228              	 .cfi_def_cfa_offset 12
 5229 005c BD46     	 mov sp,r7
 5230              	.LCFI386:
 5231              	 .cfi_def_cfa_register 13
 5232              	 
 5233 005e 90BD     	 pop {r4,r7,pc}
 5234              	 .cfi_endproc
 5235              	.LFE304:
 5237              	 .section .text.ACIM_FREQ_CTRL_BootStrap,"ax",%progbits
 5238              	 .align 2
 5239              	 .global ACIM_FREQ_CTRL_BootStrap
 5240              	 .thumb
 5241              	 .thumb_func
 5243              	ACIM_FREQ_CTRL_BootStrap:
 5244              	.LFB305:
1422:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1423:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** ACIM_FREQ_CTRL_BOOTSTRAP_STATUS_t ACIM_FREQ_CTRL_BootStrap(ACIM_FREQ_CTRL_t* const HandlePtr)
1424:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5245              	 .loc 4 1424 0
 5246              	 .cfi_startproc
 5247              	 
 5248              	 
 5249 0000 80B5     	 push {r7,lr}
 5250              	.LCFI387:
 5251              	 .cfi_def_cfa_offset 8
 5252              	 .cfi_offset 7,-8
 5253              	 .cfi_offset 14,-4
 5254 0002 84B0     	 sub sp,sp,#16
 5255              	.LCFI388:
 5256              	 .cfi_def_cfa_offset 24
 5257 0004 00AF     	 add r7,sp,#0
 5258              	.LCFI389:
 5259              	 .cfi_def_cfa_register 7
 5260 0006 7860     	 str r0,[r7,#4]
1425:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_BOOTSTRAP_STATUS_t status = ACIM_FREQ_CTRL_BOOTSTRAP_ACTIVE;
 5261              	 .loc 4 1425 0
 5262 0008 0023     	 movs r3,#0
 5263 000a FB73     	 strb r3,[r7,#15]
1426:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1427:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Enable Bootstrap for Phase U*/
1428:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (HandlePtr->bootstrap_index < HandlePtr->bootstrap_count)
 5264              	 .loc 4 1428 0
 5265 000c 7B68     	 ldr r3,[r7,#4]
 5266 000e B3F8A020 	 ldrh r2,[r3,#160]
 5267 0012 7B68     	 ldr r3,[r7,#4]
 5268 0014 B3F89E30 	 ldrh r3,[r3,#158]
 5269 0018 9A42     	 cmp r2,r3
 5270 001a 1BD2     	 bcs .L245
1429:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1430:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[0U]->slice_ptr, 0x1E0000U);
 5271              	 .loc 4 1430 0
 5272 001c 7B68     	 ldr r3,[r7,#4]
 5273 001e 5B68     	 ldr r3,[r3,#4]
 5274 0020 9B68     	 ldr r3,[r3,#8]
 5275 0022 1B68     	 ldr r3,[r3]
 5276 0024 1846     	 mov r0,r3
 5277 0026 4FF4F011 	 mov r1,#1966080
 5278 002a FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1431:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[1U]->slice_ptr, 0x1E0000U);
 5279              	 .loc 4 1431 0
 5280 002e 7B68     	 ldr r3,[r7,#4]
 5281 0030 5B68     	 ldr r3,[r3,#4]
 5282 0032 DB68     	 ldr r3,[r3,#12]
 5283 0034 1B68     	 ldr r3,[r3]
 5284 0036 1846     	 mov r0,r3
 5285 0038 4FF4F011 	 mov r1,#1966080
 5286 003c FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1432:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[2U]->slice_ptr, 0x1E0000U);
 5287              	 .loc 4 1432 0
 5288 0040 7B68     	 ldr r3,[r7,#4]
 5289 0042 5B68     	 ldr r3,[r3,#4]
 5290 0044 1B69     	 ldr r3,[r3,#16]
 5291 0046 1B68     	 ldr r3,[r3]
 5292 0048 1846     	 mov r0,r3
 5293 004a 4FF4F011 	 mov r1,#1966080
 5294 004e FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
 5295 0052 6BE0     	 b .L246
 5296              	.L245:
1433:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1434:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Enable Bootstrap for Phase V*/
1435:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (HandlePtr->bootstrap_index < (HandlePtr->bootstrap_count * 2U))
 5297              	 .loc 4 1435 0
 5298 0054 7B68     	 ldr r3,[r7,#4]
 5299 0056 B3F8A030 	 ldrh r3,[r3,#160]
 5300 005a 1A46     	 mov r2,r3
 5301 005c 7B68     	 ldr r3,[r7,#4]
 5302 005e B3F89E30 	 ldrh r3,[r3,#158]
 5303 0062 5B00     	 lsls r3,r3,#1
 5304 0064 9A42     	 cmp r2,r3
 5305 0066 1BD2     	 bcs .L247
1436:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1437:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[0U]->slice_ptr, 0x1E0000U);
 5306              	 .loc 4 1437 0
 5307 0068 7B68     	 ldr r3,[r7,#4]
 5308 006a 5B68     	 ldr r3,[r3,#4]
 5309 006c 9B68     	 ldr r3,[r3,#8]
 5310 006e 1B68     	 ldr r3,[r3]
 5311 0070 1846     	 mov r0,r3
 5312 0072 4FF4F011 	 mov r1,#1966080
 5313 0076 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1438:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[1U]->slice_ptr, 0x170000U);
 5314              	 .loc 4 1438 0
 5315 007a 7B68     	 ldr r3,[r7,#4]
 5316 007c 5B68     	 ldr r3,[r3,#4]
 5317 007e DB68     	 ldr r3,[r3,#12]
 5318 0080 1B68     	 ldr r3,[r3]
 5319 0082 1846     	 mov r0,r3
 5320 0084 4FF4B811 	 mov r1,#1507328
 5321 0088 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1439:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[2U]->slice_ptr, 0x1E0000U);
 5322              	 .loc 4 1439 0
 5323 008c 7B68     	 ldr r3,[r7,#4]
 5324 008e 5B68     	 ldr r3,[r3,#4]
 5325 0090 1B69     	 ldr r3,[r3,#16]
 5326 0092 1B68     	 ldr r3,[r3]
 5327 0094 1846     	 mov r0,r3
 5328 0096 4FF4F011 	 mov r1,#1966080
 5329 009a FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
 5330 009e 45E0     	 b .L246
 5331              	.L247:
1440:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1441:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   /*Enable Bootstrap for Phase W*/
1442:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (HandlePtr->bootstrap_index < (HandlePtr->bootstrap_count * 3U))
 5332              	 .loc 4 1442 0
 5333 00a0 7B68     	 ldr r3,[r7,#4]
 5334 00a2 B3F8A030 	 ldrh r3,[r3,#160]
 5335 00a6 1946     	 mov r1,r3
 5336 00a8 7B68     	 ldr r3,[r7,#4]
 5337 00aa B3F89E30 	 ldrh r3,[r3,#158]
 5338 00ae 1A46     	 mov r2,r3
 5339 00b0 1346     	 mov r3,r2
 5340 00b2 5B00     	 lsls r3,r3,#1
 5341 00b4 1344     	 add r3,r3,r2
 5342 00b6 9942     	 cmp r1,r3
 5343 00b8 1BD2     	 bcs .L248
1443:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1444:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[0U]->slice_ptr, 0x1E0000U);
 5344              	 .loc 4 1444 0
 5345 00ba 7B68     	 ldr r3,[r7,#4]
 5346 00bc 5B68     	 ldr r3,[r3,#4]
 5347 00be 9B68     	 ldr r3,[r3,#8]
 5348 00c0 1B68     	 ldr r3,[r3]
 5349 00c2 1846     	 mov r0,r3
 5350 00c4 4FF4F011 	 mov r1,#1966080
 5351 00c8 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1445:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[1U]->slice_ptr, 0x1E0000U);
 5352              	 .loc 4 1445 0
 5353 00cc 7B68     	 ldr r3,[r7,#4]
 5354 00ce 5B68     	 ldr r3,[r3,#4]
 5355 00d0 DB68     	 ldr r3,[r3,#12]
 5356 00d2 1B68     	 ldr r3,[r3]
 5357 00d4 1846     	 mov r0,r3
 5358 00d6 4FF4F011 	 mov r1,#1966080
 5359 00da FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1446:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[2U]->slice_ptr, 0x170000U);
 5360              	 .loc 4 1446 0
 5361 00de 7B68     	 ldr r3,[r7,#4]
 5362 00e0 5B68     	 ldr r3,[r3,#4]
 5363 00e2 1B69     	 ldr r3,[r3,#16]
 5364 00e4 1B68     	 ldr r3,[r3]
 5365 00e6 1846     	 mov r0,r3
 5366 00e8 4FF4B811 	 mov r1,#1507328
 5367 00ec FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
 5368 00f0 1CE0     	 b .L246
 5369              	.L248:
1447:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1448:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1449:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1450:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     /*Configure default value*/
1451:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[0U]->slice_ptr, 0x170000U);
 5370              	 .loc 4 1451 0
 5371 00f2 7B68     	 ldr r3,[r7,#4]
 5372 00f4 5B68     	 ldr r3,[r3,#4]
 5373 00f6 9B68     	 ldr r3,[r3,#8]
 5374 00f8 1B68     	 ldr r3,[r3]
 5375 00fa 1846     	 mov r0,r3
 5376 00fc 4FF4B811 	 mov r1,#1507328
 5377 0100 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1452:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[1U]->slice_ptr, 0x170000U);
 5378              	 .loc 4 1452 0
 5379 0104 7B68     	 ldr r3,[r7,#4]
 5380 0106 5B68     	 ldr r3,[r3,#4]
 5381 0108 DB68     	 ldr r3,[r3,#12]
 5382 010a 1B68     	 ldr r3,[r3]
 5383 010c 1846     	 mov r0,r3
 5384 010e 4FF4B811 	 mov r1,#1507328
 5385 0112 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1453:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     XMC_CCU8_SLICE_SetOutPath(HandlePtr->pwm_svm_ptr->phase_ptr[2U]->slice_ptr, 0x170000U);
 5386              	 .loc 4 1453 0
 5387 0116 7B68     	 ldr r3,[r7,#4]
 5388 0118 5B68     	 ldr r3,[r3,#4]
 5389 011a 1B69     	 ldr r3,[r3,#16]
 5390 011c 1B68     	 ldr r3,[r3]
 5391 011e 1846     	 mov r0,r3
 5392 0120 4FF4B811 	 mov r1,#1507328
 5393 0124 FFF7FEFF 	 bl XMC_CCU8_SLICE_SetOutPath
1454:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     status = ACIM_FREQ_CTRL_BOOTSTRAP_COMPLETED;
 5394              	 .loc 4 1454 0
 5395 0128 0123     	 movs r3,#1
 5396 012a FB73     	 strb r3,[r7,#15]
 5397              	.L246:
1455:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1456:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->bootstrap_index++;
 5398              	 .loc 4 1456 0
 5399 012c 7B68     	 ldr r3,[r7,#4]
 5400 012e B3F8A030 	 ldrh r3,[r3,#160]
 5401 0132 0133     	 adds r3,r3,#1
 5402 0134 9AB2     	 uxth r2,r3
 5403 0136 7B68     	 ldr r3,[r7,#4]
 5404 0138 A3F8A020 	 strh r2,[r3,#160]
1457:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   return (status);
 5405              	 .loc 4 1457 0
 5406 013c FB7B     	 ldrb r3,[r7,#15]
1458:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5407              	 .loc 4 1458 0
 5408 013e 1846     	 mov r0,r3
 5409 0140 1037     	 adds r7,r7,#16
 5410              	.LCFI390:
 5411              	 .cfi_def_cfa_offset 8
 5412 0142 BD46     	 mov sp,r7
 5413              	.LCFI391:
 5414              	 .cfi_def_cfa_register 13
 5415              	 
 5416 0144 80BD     	 pop {r7,pc}
 5417              	 .cfi_endproc
 5418              	.LFE305:
 5420 0146 00BF     	 .section .text.ACIM_FREQ_CTRL_ClearErrorState,"ax",%progbits
 5421              	 .align 2
 5422              	 .global ACIM_FREQ_CTRL_ClearErrorState
 5423              	 .thumb
 5424              	 .thumb_func
 5426              	ACIM_FREQ_CTRL_ClearErrorState:
 5427              	.LFB306:
1459:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1460:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_ClearErrorState(ACIM_FREQ_CTRL_t* const HandlePtr)
1461:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5428              	 .loc 4 1461 0
 5429              	 .cfi_startproc
 5430              	 
 5431              	 
 5432 0000 90B5     	 push {r4,r7,lr}
 5433              	.LCFI392:
 5434              	 .cfi_def_cfa_offset 12
 5435              	 .cfi_offset 4,-12
 5436              	 .cfi_offset 7,-8
 5437              	 .cfi_offset 14,-4
 5438 0002 85B0     	 sub sp,sp,#20
 5439              	.LCFI393:
 5440              	 .cfi_def_cfa_offset 32
 5441 0004 00AF     	 add r7,sp,#0
 5442              	.LCFI394:
 5443              	 .cfi_def_cfa_register 7
 5444 0006 7860     	 str r0,[r7,#4]
1462:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   uint8_t count;
1463:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   for (count = (uint8_t) 0; count < (uint8_t) ACIM_FREQ_CTRL_EID_MAX; count++)
 5445              	 .loc 4 1463 0
 5446 0008 0023     	 movs r3,#0
 5447 000a FB73     	 strb r3,[r7,#15]
 5448 000c 29E0     	 b .L251
 5449              	.L253:
1464:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1465:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (HandlePtr->error_table_ptr[count].error_status == (uint8_t) ACIM_FREQ_CTRL_ERROR_SET)
 5450              	 .loc 4 1465 0
 5451 000e 7B68     	 ldr r3,[r7,#4]
 5452 0010 DA69     	 ldr r2,[r3,#28]
 5453 0012 FB7B     	 ldrb r3,[r7,#15]
 5454 0014 DB00     	 lsls r3,r3,#3
 5455 0016 1344     	 add r3,r3,r2
 5456 0018 5B79     	 ldrb r3,[r3,#5]
 5457 001a 012B     	 cmp r3,#1
 5458 001c 1ED1     	 bne .L252
1466:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1467:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       HandlePtr->error_table_ptr[count].error_status = (uint8_t) ACIM_FREQ_CTRL_ERROR_CLEARED;
 5459              	 .loc 4 1467 0
 5460 001e 7B68     	 ldr r3,[r7,#4]
 5461 0020 DA69     	 ldr r2,[r3,#28]
 5462 0022 FB7B     	 ldrb r3,[r7,#15]
 5463 0024 DB00     	 lsls r3,r3,#3
 5464 0026 1344     	 add r3,r3,r2
 5465 0028 0022     	 movs r2,#0
 5466 002a 5A71     	 strb r2,[r3,#5]
1468:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if ((ACIM_FREQ_CTRL_IS_AUTOMATION_AVAILABLE == 1U) && (AUTOMATION_EH_ENABLE == 1U))
1469:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       AUTOMATION_EH_AppInterface_ReportError(HandlePtr->app_id, HandlePtr->error_table_ptr[count].e
 5467              	 .loc 4 1469 0
 5468 002c 7B68     	 ldr r3,[r7,#4]
 5469 002e 93F8A500 	 ldrb r0,[r3,#165]
 5470 0032 7B68     	 ldr r3,[r7,#4]
 5471 0034 DA69     	 ldr r2,[r3,#28]
 5472 0036 FB7B     	 ldrb r3,[r7,#15]
 5473 0038 DB00     	 lsls r3,r3,#3
 5474 003a 1344     	 add r3,r3,r2
 5475 003c 1979     	 ldrb r1,[r3,#4]
1470:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (AUTOMATION_EH_ERROR_SEVERITY_t)HandlePtr->error_table_ptr[count].error_severity,(AUTOMAT
 5476              	 .loc 4 1470 0
 5477 003e 7B68     	 ldr r3,[r7,#4]
 5478 0040 DA69     	 ldr r2,[r3,#28]
 5479 0042 FB7B     	 ldrb r3,[r7,#15]
 5480 0044 DB00     	 lsls r3,r3,#3
 5481 0046 1344     	 add r3,r3,r2
 5482 0048 9C79     	 ldrb r4,[r3,#6]
 5483 004a 7B68     	 ldr r3,[r7,#4]
 5484 004c DA69     	 ldr r2,[r3,#28]
 5485 004e FB7B     	 ldrb r3,[r7,#15]
 5486 0050 DB00     	 lsls r3,r3,#3
 5487 0052 1344     	 add r3,r3,r2
 5488 0054 5B79     	 ldrb r3,[r3,#5]
1469:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****           (AUTOMATION_EH_ERROR_SEVERITY_t)HandlePtr->error_table_ptr[count].error_severity,(AUTOMAT
 5489              	 .loc 4 1469 0
 5490 0056 2246     	 mov r2,r4
 5491 0058 FFF7FEFF 	 bl AUTOMATION_EH_AppInterface_ReportError
 5492              	.L252:
1463:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 5493              	 .loc 4 1463 0 discriminator 2
 5494 005c FB7B     	 ldrb r3,[r7,#15]
 5495 005e 0133     	 adds r3,r3,#1
 5496 0060 FB73     	 strb r3,[r7,#15]
 5497              	.L251:
1463:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
 5498              	 .loc 4 1463 0 is_stmt 0 discriminator 1
 5499 0062 FB7B     	 ldrb r3,[r7,#15]
 5500 0064 042B     	 cmp r3,#4
 5501 0066 D2D9     	 bls .L253
1471:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #endif
1472:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1473:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1474:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->operational_error = 0U;
 5502              	 .loc 4 1474 0 is_stmt 1
 5503 0068 7B68     	 ldr r3,[r7,#4]
 5504 006a 0022     	 movs r2,#0
 5505 006c 5A65     	 str r2,[r3,#84]
1475:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1476:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   HandlePtr->msm_state = ACIM_FREQ_CTRL_MSM_STOP;
 5506              	 .loc 4 1476 0
 5507 006e 7B68     	 ldr r3,[r7,#4]
 5508 0070 0022     	 movs r2,#0
 5509 0072 83F84D20 	 strb r2,[r3,#77]
1477:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5510              	 .loc 4 1477 0
 5511 0076 1437     	 adds r7,r7,#20
 5512              	.LCFI395:
 5513              	 .cfi_def_cfa_offset 12
 5514 0078 BD46     	 mov sp,r7
 5515              	.LCFI396:
 5516              	 .cfi_def_cfa_register 13
 5517              	 
 5518 007a 90BD     	 pop {r4,r7,pc}
 5519              	 .cfi_endproc
 5520              	.LFE306:
 5522              	 .section .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry,"ax",%progbits
 5523              	 .align 2
 5524              	 .global ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry
 5525              	 .thumb
 5526              	 .thumb_func
 5528              	ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry:
 5529              	.LFB307:
1478:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** #if (ACIM_FREQ_CTRL_IS_DSM_AVAILABLE == 1U)
1479:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry (void* HandlePtr)
1480:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5530              	 .loc 4 1480 0
 5531              	 .cfi_startproc
 5532              	 
 5533              	 
 5534 0000 80B5     	 push {r7,lr}
 5535              	.LCFI397:
 5536              	 .cfi_def_cfa_offset 8
 5537              	 .cfi_offset 7,-8
 5538              	 .cfi_offset 14,-4
 5539 0002 82B0     	 sub sp,sp,#8
 5540              	.LCFI398:
 5541              	 .cfi_def_cfa_offset 16
 5542 0004 00AF     	 add r7,sp,#0
 5543              	.LCFI399:
 5544              	 .cfi_def_cfa_register 7
 5545 0006 7860     	 str r0,[r7,#4]
1481:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_MotorStop((ACIM_FREQ_CTRL_t*)HandlePtr);
 5546              	 .loc 4 1481 0
 5547 0008 7868     	 ldr r0,[r7,#4]
 5548 000a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStop
1482:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5549              	 .loc 4 1482 0
 5550 000e 0837     	 adds r7,r7,#8
 5551              	.LCFI400:
 5552              	 .cfi_def_cfa_offset 8
 5553 0010 BD46     	 mov sp,r7
 5554              	.LCFI401:
 5555              	 .cfi_def_cfa_register 13
 5556              	 
 5557 0012 80BD     	 pop {r7,pc}
 5558              	 .cfi_endproc
 5559              	.LFE307:
 5561              	 .section .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Action,"ax",%progbits
 5562              	 .align 2
 5563              	 .global ACIM_FREQ_CTRL_DSM_SwitchedOff_Action
 5564              	 .thumb
 5565              	 .thumb_func
 5567              	ACIM_FREQ_CTRL_DSM_SwitchedOff_Action:
 5568              	.LFB308:
1483:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_SwitchedOff_Action (void* HandlePtr)
1484:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5569              	 .loc 4 1484 0
 5570              	 .cfi_startproc
 5571              	 
 5572              	 
 5573 0000 80B5     	 push {r7,lr}
 5574              	.LCFI402:
 5575              	 .cfi_def_cfa_offset 8
 5576              	 .cfi_offset 7,-8
 5577              	 .cfi_offset 14,-4
 5578 0002 84B0     	 sub sp,sp,#16
 5579              	.LCFI403:
 5580              	 .cfi_def_cfa_offset 24
 5581 0004 00AF     	 add r7,sp,#0
 5582              	.LCFI404:
 5583              	 .cfi_def_cfa_register 7
 5584 0006 7860     	 str r0,[r7,#4]
1485:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5585              	 .loc 4 1485 0
 5586 0008 7B68     	 ldr r3,[r7,#4]
 5587 000a FB60     	 str r3,[r7,#12]
1486:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (AppHandler->state == (uint8_t)ACIM_FREQ_CTRL_UNINITIALISED)
 5588              	 .loc 4 1486 0
 5589 000c FB68     	 ldr r3,[r7,#12]
 5590 000e 93F8AB30 	 ldrb r3,[r3,#171]
 5591 0012 002B     	 cmp r3,#0
 5592 0014 06D1     	 bne .L256
1487:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1488:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_ERROR);
 5593              	 .loc 4 1488 0
 5594 0016 FB68     	 ldr r3,[r7,#12]
 5595 0018 DB6B     	 ldr r3,[r3,#60]
 5596 001a 1846     	 mov r0,r3
 5597 001c 0721     	 movs r1,#7
 5598 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 5599 0022 05E0     	 b .L255
 5600              	.L256:
1489:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1490:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1491:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1492:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SAFE_TORQU
 5601              	 .loc 4 1492 0
 5602 0024 FB68     	 ldr r3,[r7,#12]
 5603 0026 DB6B     	 ldr r3,[r3,#60]
 5604 0028 1846     	 mov r0,r3
 5605 002a 0821     	 movs r1,#8
 5606 002c FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 5607              	.L255:
1493:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1494:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5608              	 .loc 4 1494 0
 5609 0030 1037     	 adds r7,r7,#16
 5610              	.LCFI405:
 5611              	 .cfi_def_cfa_offset 8
 5612 0032 BD46     	 mov sp,r7
 5613              	.LCFI406:
 5614              	 .cfi_def_cfa_register 13
 5615              	 
 5616 0034 80BD     	 pop {r7,pc}
 5617              	 .cfi_endproc
 5618              	.LFE308:
 5620 0036 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit,"ax",%progbits
 5621              	 .align 2
 5622              	 .global ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit
 5623              	 .thumb
 5624              	 .thumb_func
 5626              	ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit:
 5627              	.LFB309:
1495:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit(void* HandlePtr)
1496:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5628              	 .loc 4 1496 0
 5629              	 .cfi_startproc
 5630              	 
 5631              	 
 5632              	 
 5633 0000 80B4     	 push {r7}
 5634              	.LCFI407:
 5635              	 .cfi_def_cfa_offset 4
 5636              	 .cfi_offset 7,-4
 5637 0002 85B0     	 sub sp,sp,#20
 5638              	.LCFI408:
 5639              	 .cfi_def_cfa_offset 24
 5640 0004 00AF     	 add r7,sp,#0
 5641              	.LCFI409:
 5642              	 .cfi_def_cfa_register 7
 5643 0006 7860     	 str r0,[r7,#4]
1497:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5644              	 .loc 4 1497 0
 5645 0008 7B68     	 ldr r3,[r7,#4]
 5646 000a FB60     	 str r3,[r7,#12]
1498:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION )||
 5647              	 .loc 4 1498 0
 5648 000c FB68     	 ldr r3,[r7,#12]
 5649 000e DB6B     	 ldr r3,[r3,#60]
 5650 0010 5B7A     	 ldrb r3,[r3,#9]
 5651 0012 032B     	 cmp r3,#3
 5652 0014 04D0     	 beq .L259
1499:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON ))
 5653              	 .loc 4 1499 0 discriminator 1
 5654 0016 FB68     	 ldr r3,[r7,#12]
 5655 0018 DB6B     	 ldr r3,[r3,#60]
 5656 001a 5B7A     	 ldrb r3,[r3,#9]
1498:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION )||
 5657              	 .loc 4 1498 0 discriminator 1
 5658 001c 022B     	 cmp r3,#2
 5659 001e 05D1     	 bne .L258
 5660              	.L259:
1500:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1501:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 5661              	 .loc 4 1501 0
 5662 0020 FB68     	 ldr r3,[r7,#12]
 5663 0022 DB6B     	 ldr r3,[r3,#60]
 5664 0024 FA68     	 ldr r2,[r7,#12]
 5665 0026 D26B     	 ldr r2,[r2,#60]
 5666 0028 127A     	 ldrb r2,[r2,#8]
 5667 002a 5A72     	 strb r2,[r3,#9]
 5668              	.L258:
1502:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1503:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5669              	 .loc 4 1503 0
 5670 002c 1437     	 adds r7,r7,#20
 5671              	.LCFI410:
 5672              	 .cfi_def_cfa_offset 4
 5673 002e BD46     	 mov sp,r7
 5674              	.LCFI411:
 5675              	 .cfi_def_cfa_register 13
 5676              	 
 5677 0030 5DF8047B 	 ldr r7,[sp],#4
 5678              	.LCFI412:
 5679              	 .cfi_restore 7
 5680              	 .cfi_def_cfa_offset 0
 5681 0034 7047     	 bx lr
 5682              	 .cfi_endproc
 5683              	.LFE309:
 5685 0036 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry,"ax",%progbits
 5686              	 .align 2
 5687              	 .global ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry
 5688              	 .thumb
 5689              	 .thumb_func
 5691              	ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry:
 5692              	.LFB310:
1504:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry (void* HandlePtr)
1505:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5693              	 .loc 4 1505 0
 5694              	 .cfi_startproc
 5695              	 
 5696              	 
 5697 0000 80B5     	 push {r7,lr}
 5698              	.LCFI413:
 5699              	 .cfi_def_cfa_offset 8
 5700              	 .cfi_offset 7,-8
 5701              	 .cfi_offset 14,-4
 5702 0002 82B0     	 sub sp,sp,#8
 5703              	.LCFI414:
 5704              	 .cfi_def_cfa_offset 16
 5705 0004 00AF     	 add r7,sp,#0
 5706              	.LCFI415:
 5707              	 .cfi_def_cfa_register 7
 5708 0006 7860     	 str r0,[r7,#4]
1506:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_MotorStop((ACIM_FREQ_CTRL_t*)HandlePtr);
 5709              	 .loc 4 1506 0
 5710 0008 7868     	 ldr r0,[r7,#4]
 5711 000a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStop
1507:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5712              	 .loc 4 1507 0
 5713 000e 0837     	 adds r7,r7,#8
 5714              	.LCFI416:
 5715              	 .cfi_def_cfa_offset 8
 5716 0010 BD46     	 mov sp,r7
 5717              	.LCFI417:
 5718              	 .cfi_def_cfa_register 13
 5719              	 
 5720 0012 80BD     	 pop {r7,pc}
 5721              	 .cfi_endproc
 5722              	.LFE310:
 5724              	 .section .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action,"ax",%progbits
 5725              	 .align 2
 5726              	 .global ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action
 5727              	 .thumb
 5728              	 .thumb_func
 5730              	ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action:
 5731              	.LFB311:
1508:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action (void* HandlePtr)
1509:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5732              	 .loc 4 1509 0
 5733              	 .cfi_startproc
 5734              	 
 5735              	 
 5736 0000 80B5     	 push {r7,lr}
 5737              	.LCFI418:
 5738              	 .cfi_def_cfa_offset 8
 5739              	 .cfi_offset 7,-8
 5740              	 .cfi_offset 14,-4
 5741 0002 84B0     	 sub sp,sp,#16
 5742              	.LCFI419:
 5743              	 .cfi_def_cfa_offset 24
 5744 0004 00AF     	 add r7,sp,#0
 5745              	.LCFI420:
 5746              	 .cfi_def_cfa_register 7
 5747 0006 7860     	 str r0,[r7,#4]
1510:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5748              	 .loc 4 1510 0
 5749 0008 7B68     	 ldr r3,[r7,#4]
 5750 000a FB60     	 str r3,[r7,#12]
1511:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (ACIM_FREQ_CTRL_CW_AUTOMATIC_ON == AppHandler->cw_state )
 5751              	 .loc 4 1511 0
 5752 000c FB68     	 ldr r3,[r7,#12]
 5753 000e 93F84C30 	 ldrb r3,[r3,#76]
 5754 0012 082B     	 cmp r3,#8
 5755 0014 05D1     	 bne .L262
1512:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1513:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED);
 5756              	 .loc 4 1513 0
 5757 0016 FB68     	 ldr r3,[r7,#12]
 5758 0018 DB6B     	 ldr r3,[r3,#60]
 5759 001a 1846     	 mov r0,r3
 5760 001c 0121     	 movs r1,#1
 5761 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 5762              	.L262:
1514:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1515:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5763              	 .loc 4 1515 0
 5764 0022 1037     	 adds r7,r7,#16
 5765              	.LCFI421:
 5766              	 .cfi_def_cfa_offset 8
 5767 0024 BD46     	 mov sp,r7
 5768              	.LCFI422:
 5769              	 .cfi_def_cfa_register 13
 5770              	 
 5771 0026 80BD     	 pop {r7,pc}
 5772              	 .cfi_endproc
 5773              	.LFE311:
 5775              	 .section .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit,"ax",%progbits
 5776              	 .align 2
 5777              	 .global ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit
 5778              	 .thumb
 5779              	 .thumb_func
 5781              	ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit:
 5782              	.LFB312:
1516:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit(void* HandlePtr)
1517:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5783              	 .loc 4 1517 0
 5784              	 .cfi_startproc
 5785              	 
 5786              	 
 5787              	 
 5788 0000 80B4     	 push {r7}
 5789              	.LCFI423:
 5790              	 .cfi_def_cfa_offset 4
 5791              	 .cfi_offset 7,-4
 5792 0002 85B0     	 sub sp,sp,#20
 5793              	.LCFI424:
 5794              	 .cfi_def_cfa_offset 24
 5795 0004 00AF     	 add r7,sp,#0
 5796              	.LCFI425:
 5797              	 .cfi_def_cfa_register 7
 5798 0006 7860     	 str r0,[r7,#4]
1518:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5799              	 .loc 4 1518 0
 5800 0008 7B68     	 ldr r3,[r7,#4]
 5801 000a FB60     	 str r3,[r7,#12]
1519:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION )||
 5802              	 .loc 4 1519 0
 5803 000c FB68     	 ldr r3,[r7,#12]
 5804 000e DB6B     	 ldr r3,[r3,#60]
 5805 0010 5B7A     	 ldrb r3,[r3,#9]
 5806 0012 032B     	 cmp r3,#3
 5807 0014 04D0     	 beq .L265
1520:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON ))
 5808              	 .loc 4 1520 0 discriminator 1
 5809 0016 FB68     	 ldr r3,[r7,#12]
 5810 0018 DB6B     	 ldr r3,[r3,#60]
 5811 001a 5B7A     	 ldrb r3,[r3,#9]
1519:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION )||
 5812              	 .loc 4 1519 0 discriminator 1
 5813 001c 022B     	 cmp r3,#2
 5814 001e 05D1     	 bne .L264
 5815              	.L265:
1521:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1522:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 5816              	 .loc 4 1522 0
 5817 0020 FB68     	 ldr r3,[r7,#12]
 5818 0022 DB6B     	 ldr r3,[r3,#60]
 5819 0024 FA68     	 ldr r2,[r7,#12]
 5820 0026 D26B     	 ldr r2,[r2,#60]
 5821 0028 127A     	 ldrb r2,[r2,#8]
 5822 002a 5A72     	 strb r2,[r3,#9]
 5823              	.L264:
1523:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1524:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5824              	 .loc 4 1524 0
 5825 002c 1437     	 adds r7,r7,#20
 5826              	.LCFI426:
 5827              	 .cfi_def_cfa_offset 4
 5828 002e BD46     	 mov sp,r7
 5829              	.LCFI427:
 5830              	 .cfi_def_cfa_register 13
 5831              	 
 5832 0030 5DF8047B 	 ldr r7,[sp],#4
 5833              	.LCFI428:
 5834              	 .cfi_restore 7
 5835              	 .cfi_def_cfa_offset 0
 5836 0034 7047     	 bx lr
 5837              	 .cfi_endproc
 5838              	.LFE312:
 5840 0036 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Enabled_Action,"ax",%progbits
 5841              	 .align 2
 5842              	 .global ACIM_FREQ_CTRL_DSM_Enabled_Action
 5843              	 .thumb
 5844              	 .thumb_func
 5846              	ACIM_FREQ_CTRL_DSM_Enabled_Action:
 5847              	.LFB313:
1525:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Enabled_Action (void* HandlePtr)
1526:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5848              	 .loc 4 1526 0
 5849              	 .cfi_startproc
 5850              	 
 5851              	 
 5852 0000 80B5     	 push {r7,lr}
 5853              	.LCFI429:
 5854              	 .cfi_def_cfa_offset 8
 5855              	 .cfi_offset 7,-8
 5856              	 .cfi_offset 14,-4
 5857 0002 84B0     	 sub sp,sp,#16
 5858              	.LCFI430:
 5859              	 .cfi_def_cfa_offset 24
 5860 0004 00AF     	 add r7,sp,#0
 5861              	.LCFI431:
 5862              	 .cfi_def_cfa_register 7
 5863 0006 7860     	 str r0,[r7,#4]
1527:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5864              	 .loc 4 1527 0
 5865 0008 7B68     	 ldr r3,[r7,#4]
 5866 000a FB60     	 str r3,[r7,#12]
1528:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((ACIM_FREQ_CTRL_CW_AUTOMATIC_ON == AppHandler->cw_state )||
 5867              	 .loc 4 1528 0
 5868 000c FB68     	 ldr r3,[r7,#12]
 5869 000e 93F84C30 	 ldrb r3,[r3,#76]
 5870 0012 082B     	 cmp r3,#8
 5871 0014 04D0     	 beq .L268
1529:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (ACIM_FREQ_CTRL_CW_ENABLE== AppHandler->cw_state))
 5872              	 .loc 4 1529 0 discriminator 1
 5873 0016 FB68     	 ldr r3,[r7,#12]
 5874 0018 93F84C30 	 ldrb r3,[r3,#76]
1528:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((ACIM_FREQ_CTRL_CW_AUTOMATIC_ON == AppHandler->cw_state )||
 5875              	 .loc 4 1528 0 discriminator 1
 5876 001c 012B     	 cmp r3,#1
 5877 001e 05D1     	 bne .L267
 5878              	.L268:
1530:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1531:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_O
 5879              	 .loc 4 1531 0
 5880 0020 FB68     	 ldr r3,[r7,#12]
 5881 0022 DB6B     	 ldr r3,[r3,#60]
 5882 0024 1846     	 mov r0,r3
 5883 0026 0221     	 movs r1,#2
 5884 0028 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 5885              	.L267:
1532:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1533:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5886              	 .loc 4 1533 0
 5887 002c 1037     	 adds r7,r7,#16
 5888              	.LCFI432:
 5889              	 .cfi_def_cfa_offset 8
 5890 002e BD46     	 mov sp,r7
 5891              	.LCFI433:
 5892              	 .cfi_def_cfa_register 13
 5893              	 
 5894 0030 80BD     	 pop {r7,pc}
 5895              	 .cfi_endproc
 5896              	.LFE313:
 5898 0032 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Enabled_Exit,"ax",%progbits
 5899              	 .align 2
 5900              	 .global ACIM_FREQ_CTRL_DSM_Enabled_Exit
 5901              	 .thumb
 5902              	 .thumb_func
 5904              	ACIM_FREQ_CTRL_DSM_Enabled_Exit:
 5905              	.LFB314:
1534:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Enabled_Exit(void* HandlePtr)
1535:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5906              	 .loc 4 1535 0
 5907              	 .cfi_startproc
 5908              	 
 5909              	 
 5910              	 
 5911 0000 80B4     	 push {r7}
 5912              	.LCFI434:
 5913              	 .cfi_def_cfa_offset 4
 5914              	 .cfi_offset 7,-4
 5915 0002 85B0     	 sub sp,sp,#20
 5916              	.LCFI435:
 5917              	 .cfi_def_cfa_offset 24
 5918 0004 00AF     	 add r7,sp,#0
 5919              	.LCFI436:
 5920              	 .cfi_def_cfa_register 7
 5921 0006 7860     	 str r0,[r7,#4]
1536:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5922              	 .loc 4 1536 0
 5923 0008 7B68     	 ldr r3,[r7,#4]
 5924 000a FB60     	 str r3,[r7,#12]
1537:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION )
 5925              	 .loc 4 1537 0
 5926 000c FB68     	 ldr r3,[r7,#12]
 5927 000e DB6B     	 ldr r3,[r3,#60]
 5928 0010 5B7A     	 ldrb r3,[r3,#9]
 5929 0012 032B     	 cmp r3,#3
 5930 0014 05D1     	 bne .L270
1538:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1539:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 5931              	 .loc 4 1539 0
 5932 0016 FB68     	 ldr r3,[r7,#12]
 5933 0018 DB6B     	 ldr r3,[r3,#60]
 5934 001a FA68     	 ldr r2,[r7,#12]
 5935 001c D26B     	 ldr r2,[r2,#60]
 5936 001e 127A     	 ldrb r2,[r2,#8]
 5937 0020 5A72     	 strb r2,[r3,#9]
 5938              	.L270:
1540:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1541:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 5939              	 .loc 4 1541 0
 5940 0022 1437     	 adds r7,r7,#20
 5941              	.LCFI437:
 5942              	 .cfi_def_cfa_offset 4
 5943 0024 BD46     	 mov sp,r7
 5944              	.LCFI438:
 5945              	 .cfi_def_cfa_register 13
 5946              	 
 5947 0026 5DF8047B 	 ldr r7,[sp],#4
 5948              	.LCFI439:
 5949              	 .cfi_restore 7
 5950              	 .cfi_def_cfa_offset 0
 5951 002a 7047     	 bx lr
 5952              	 .cfi_endproc
 5953              	.LFE314:
 5955              	 .section .text.ACIM_FREQ_CTRL_DSM_Switched_On_Action,"ax",%progbits
 5956              	 .align 2
 5957              	 .global ACIM_FREQ_CTRL_DSM_Switched_On_Action
 5958              	 .thumb
 5959              	 .thumb_func
 5961              	ACIM_FREQ_CTRL_DSM_Switched_On_Action:
 5962              	.LFB315:
1542:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Switched_On_Action (void* HandlePtr)
1543:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 5963              	 .loc 4 1543 0
 5964              	 .cfi_startproc
 5965              	 
 5966              	 
 5967 0000 80B5     	 push {r7,lr}
 5968              	.LCFI440:
 5969              	 .cfi_def_cfa_offset 8
 5970              	 .cfi_offset 7,-8
 5971              	 .cfi_offset 14,-4
 5972 0002 84B0     	 sub sp,sp,#16
 5973              	.LCFI441:
 5974              	 .cfi_def_cfa_offset 24
 5975 0004 00AF     	 add r7,sp,#0
 5976              	.LCFI442:
 5977              	 .cfi_def_cfa_register 7
 5978 0006 7860     	 str r0,[r7,#4]
1544:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 5979              	 .loc 4 1544 0
 5980 0008 7B68     	 ldr r3,[r7,#4]
 5981 000a FB60     	 str r3,[r7,#12]
1545:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((ACIM_FREQ_CTRL_CW_AUTOMATIC_ON == AppHandler->cw_state )||
 5982              	 .loc 4 1545 0
 5983 000c FB68     	 ldr r3,[r7,#12]
 5984 000e 93F84C30 	 ldrb r3,[r3,#76]
 5985 0012 082B     	 cmp r3,#8
 5986 0014 04D0     	 beq .L273
1546:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (ACIM_FREQ_CTRL_CW_OPERATE == AppHandler->cw_state))
 5987              	 .loc 4 1546 0 discriminator 1
 5988 0016 FB68     	 ldr r3,[r7,#12]
 5989 0018 93F84C30 	 ldrb r3,[r3,#76]
1545:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((ACIM_FREQ_CTRL_CW_AUTOMATIC_ON == AppHandler->cw_state )||
 5990              	 .loc 4 1545 0 discriminator 1
 5991 001c 032B     	 cmp r3,#3
 5992 001e 05D1     	 bne .L272
 5993              	.L273:
1547:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1548:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION 
 5994              	 .loc 4 1548 0
 5995 0020 FB68     	 ldr r3,[r7,#12]
 5996 0022 DB6B     	 ldr r3,[r3,#60]
 5997 0024 1846     	 mov r0,r3
 5998 0026 0321     	 movs r1,#3
 5999 0028 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6000              	.L272:
1549:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1550:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6001              	 .loc 4 1550 0
 6002 002c 1037     	 adds r7,r7,#16
 6003              	.LCFI443:
 6004              	 .cfi_def_cfa_offset 8
 6005 002e BD46     	 mov sp,r7
 6006              	.LCFI444:
 6007              	 .cfi_def_cfa_register 13
 6008              	 
 6009 0030 80BD     	 pop {r7,pc}
 6010              	 .cfi_endproc
 6011              	.LFE315:
 6013 0032 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Operation_Entry,"ax",%progbits
 6014              	 .align 2
 6015              	 .global ACIM_FREQ_CTRL_DSM_Operation_Entry
 6016              	 .thumb
 6017              	 .thumb_func
 6019              	ACIM_FREQ_CTRL_DSM_Operation_Entry:
 6020              	.LFB316:
1551:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Operation_Entry (void* HandlePtr)
1552:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6021              	 .loc 4 1552 0
 6022              	 .cfi_startproc
 6023              	 
 6024              	 
 6025 0000 80B5     	 push {r7,lr}
 6026              	.LCFI445:
 6027              	 .cfi_def_cfa_offset 8
 6028              	 .cfi_offset 7,-8
 6029              	 .cfi_offset 14,-4
 6030 0002 82B0     	 sub sp,sp,#8
 6031              	.LCFI446:
 6032              	 .cfi_def_cfa_offset 16
 6033 0004 00AF     	 add r7,sp,#0
 6034              	.LCFI447:
 6035              	 .cfi_def_cfa_register 7
 6036 0006 7860     	 str r0,[r7,#4]
1553:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_MotorStart((ACIM_FREQ_CTRL_t*)HandlePtr);
 6037              	 .loc 4 1553 0
 6038 0008 7868     	 ldr r0,[r7,#4]
 6039 000a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStart
1554:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6040              	 .loc 4 1554 0
 6041 000e 0837     	 adds r7,r7,#8
 6042              	.LCFI448:
 6043              	 .cfi_def_cfa_offset 8
 6044 0010 BD46     	 mov sp,r7
 6045              	.LCFI449:
 6046              	 .cfi_def_cfa_register 13
 6047              	 
 6048 0012 80BD     	 pop {r7,pc}
 6049              	 .cfi_endproc
 6050              	.LFE316:
 6052              	 .section .text.ACIM_FREQ_CTRL_DSM_Operation_Action,"ax",%progbits
 6053              	 .align 2
 6054              	 .global ACIM_FREQ_CTRL_DSM_Operation_Action
 6055              	 .thumb
 6056              	 .thumb_func
 6058              	ACIM_FREQ_CTRL_DSM_Operation_Action:
 6059              	.LFB317:
1555:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Operation_Action(void* HandlePtr)
1556:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6060              	 .loc 4 1556 0
 6061              	 .cfi_startproc
 6062              	 
 6063              	 
 6064 0000 80B5     	 push {r7,lr}
 6065              	.LCFI450:
 6066              	 .cfi_def_cfa_offset 8
 6067              	 .cfi_offset 7,-8
 6068              	 .cfi_offset 14,-4
 6069 0002 84B0     	 sub sp,sp,#16
 6070              	.LCFI451:
 6071              	 .cfi_def_cfa_offset 24
 6072 0004 00AF     	 add r7,sp,#0
 6073              	.LCFI452:
 6074              	 .cfi_def_cfa_register 7
 6075 0006 7860     	 str r0,[r7,#4]
1557:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6076              	 .loc 4 1557 0
 6077 0008 7B68     	 ldr r3,[r7,#4]
 6078 000a FB60     	 str r3,[r7,#12]
1558:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_RAMP_DOWN)
 6079              	 .loc 4 1558 0
 6080 000c FB68     	 ldr r3,[r7,#12]
 6081 000e 93F84C30 	 ldrb r3,[r3,#76]
 6082 0012 062B     	 cmp r3,#6
 6083 0014 06D1     	 bne .L277
1559:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1560:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_RAMP_DOWN)
 6084              	 .loc 4 1560 0
 6085 0016 FB68     	 ldr r3,[r7,#12]
 6086 0018 DB6B     	 ldr r3,[r3,#60]
 6087 001a 1846     	 mov r0,r3
 6088 001c 0621     	 movs r1,#6
 6089 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6090 0022 22E0     	 b .L276
 6091              	.L277:
1561:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1562:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_COAST_STOP)
 6092              	 .loc 4 1562 0
 6093 0024 FB68     	 ldr r3,[r7,#12]
 6094 0026 93F84C30 	 ldrb r3,[r3,#76]
 6095 002a 042B     	 cmp r3,#4
 6096 002c 06D1     	 bne .L279
1563:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1564:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_COAST_STOP
 6097              	 .loc 4 1564 0
 6098 002e FB68     	 ldr r3,[r7,#12]
 6099 0030 DB6B     	 ldr r3,[r3,#60]
 6100 0032 1846     	 mov r0,r3
 6101 0034 0421     	 movs r1,#4
 6102 0036 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6103 003a 16E0     	 b .L276
 6104              	.L279:
1565:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1566:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_QUICK_STOP)
 6105              	 .loc 4 1566 0
 6106 003c FB68     	 ldr r3,[r7,#12]
 6107 003e 93F84C30 	 ldrb r3,[r3,#76]
 6108 0042 052B     	 cmp r3,#5
 6109 0044 06D1     	 bne .L280
1567:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1568:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_QUICK_STOP
 6110              	 .loc 4 1568 0
 6111 0046 FB68     	 ldr r3,[r7,#12]
 6112 0048 DB6B     	 ldr r3,[r3,#60]
 6113 004a 1846     	 mov r0,r3
 6114 004c 0521     	 movs r1,#5
 6115 004e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6116 0052 0AE0     	 b .L276
 6117              	.L280:
1569:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1570:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_SWITCH_ON)
 6118              	 .loc 4 1570 0
 6119 0054 FB68     	 ldr r3,[r7,#12]
 6120 0056 93F84C30 	 ldrb r3,[r3,#76]
 6121 005a 022B     	 cmp r3,#2
 6122 005c 05D1     	 bne .L276
1571:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1572:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_O
 6123              	 .loc 4 1572 0
 6124 005e FB68     	 ldr r3,[r7,#12]
 6125 0060 DB6B     	 ldr r3,[r3,#60]
 6126 0062 1846     	 mov r0,r3
 6127 0064 0221     	 movs r1,#2
 6128 0066 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6129              	.L276:
1573:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1574:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1575:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1576:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1577:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6130              	 .loc 4 1577 0
 6131 006a 1037     	 adds r7,r7,#16
 6132              	.LCFI453:
 6133              	 .cfi_def_cfa_offset 8
 6134 006c BD46     	 mov sp,r7
 6135              	.LCFI454:
 6136              	 .cfi_def_cfa_register 13
 6137              	 
 6138 006e 80BD     	 pop {r7,pc}
 6139              	 .cfi_endproc
 6140              	.LFE317:
 6142              	 .section .text.ACIM_FREQ_CTRL_DSM_Operation_Exit,"ax",%progbits
 6143              	 .align 2
 6144              	 .global ACIM_FREQ_CTRL_DSM_Operation_Exit
 6145              	 .thumb
 6146              	 .thumb_func
 6148              	ACIM_FREQ_CTRL_DSM_Operation_Exit:
 6149              	.LFB318:
1578:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Operation_Exit(void* HandlePtr)
1579:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6150              	 .loc 4 1579 0
 6151              	 .cfi_startproc
 6152              	 
 6153              	 
 6154              	 
 6155 0000 80B4     	 push {r7}
 6156              	.LCFI455:
 6157              	 .cfi_def_cfa_offset 4
 6158              	 .cfi_offset 7,-4
 6159 0002 85B0     	 sub sp,sp,#20
 6160              	.LCFI456:
 6161              	 .cfi_def_cfa_offset 24
 6162 0004 00AF     	 add r7,sp,#0
 6163              	.LCFI457:
 6164              	 .cfi_def_cfa_register 7
 6165 0006 7860     	 str r0,[r7,#4]
1580:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6166              	 .loc 4 1580 0
 6167 0008 7B68     	 ldr r3,[r7,#4]
 6168 000a FB60     	 str r3,[r7,#12]
1581:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED )||
 6169              	 .loc 4 1581 0
 6170 000c FB68     	 ldr r3,[r7,#12]
 6171 000e DB6B     	 ldr r3,[r3,#60]
 6172 0010 5B7A     	 ldrb r3,[r3,#9]
 6173 0012 012B     	 cmp r3,#1
 6174 0014 04D0     	 beq .L282
1582:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON ))
 6175              	 .loc 4 1582 0 discriminator 1
 6176 0016 FB68     	 ldr r3,[r7,#12]
 6177 0018 DB6B     	 ldr r3,[r3,#60]
 6178 001a 5B7A     	 ldrb r3,[r3,#9]
1581:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED )||
 6179              	 .loc 4 1581 0 discriminator 1
 6180 001c 022B     	 cmp r3,#2
 6181 001e 05D1     	 bne .L281
 6182              	.L282:
1583:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1584:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 6183              	 .loc 4 1584 0
 6184 0020 FB68     	 ldr r3,[r7,#12]
 6185 0022 DB6B     	 ldr r3,[r3,#60]
 6186 0024 FA68     	 ldr r2,[r7,#12]
 6187 0026 D26B     	 ldr r2,[r2,#60]
 6188 0028 127A     	 ldrb r2,[r2,#8]
 6189 002a 5A72     	 strb r2,[r3,#9]
 6190              	.L281:
1585:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1586:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6191              	 .loc 4 1586 0
 6192 002c 1437     	 adds r7,r7,#20
 6193              	.LCFI458:
 6194              	 .cfi_def_cfa_offset 4
 6195 002e BD46     	 mov sp,r7
 6196              	.LCFI459:
 6197              	 .cfi_def_cfa_register 13
 6198              	 
 6199 0030 5DF8047B 	 ldr r7,[sp],#4
 6200              	.LCFI460:
 6201              	 .cfi_restore 7
 6202              	 .cfi_def_cfa_offset 0
 6203 0034 7047     	 bx lr
 6204              	 .cfi_endproc
 6205              	.LFE318:
 6207 0036 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry,"ax",%progbits
 6208              	 .align 2
 6209              	 .global ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry
 6210              	 .thumb
 6211              	 .thumb_func
 6213              	ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry:
 6214              	.LFB319:
1587:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry (void* HandlePtr)
1588:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6215              	 .loc 4 1588 0
 6216              	 .cfi_startproc
 6217              	 
 6218              	 
 6219 0000 80B5     	 push {r7,lr}
 6220              	.LCFI461:
 6221              	 .cfi_def_cfa_offset 8
 6222              	 .cfi_offset 7,-8
 6223              	 .cfi_offset 14,-4
 6224 0002 82B0     	 sub sp,sp,#8
 6225              	.LCFI462:
 6226              	 .cfi_def_cfa_offset 16
 6227 0004 00AF     	 add r7,sp,#0
 6228              	.LCFI463:
 6229              	 .cfi_def_cfa_register 7
 6230 0006 7860     	 str r0,[r7,#4]
1589:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_MotorStop((ACIM_FREQ_CTRL_t*)HandlePtr);
 6231              	 .loc 4 1589 0
 6232 0008 7868     	 ldr r0,[r7,#4]
 6233 000a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStop
1590:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6234              	 .loc 4 1590 0
 6235 000e 0837     	 adds r7,r7,#8
 6236              	.LCFI464:
 6237              	 .cfi_def_cfa_offset 8
 6238 0010 BD46     	 mov sp,r7
 6239              	.LCFI465:
 6240              	 .cfi_def_cfa_register 13
 6241              	 
 6242 0012 80BD     	 pop {r7,pc}
 6243              	 .cfi_endproc
 6244              	.LFE319:
 6246              	 .section .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Action,"ax",%progbits
 6247              	 .align 2
 6248              	 .global ACIM_FREQ_CTRL_DSM_Coast_Stop_Action
 6249              	 .thumb
 6250              	 .thumb_func
 6252              	ACIM_FREQ_CTRL_DSM_Coast_Stop_Action:
 6253              	.LFB320:
1591:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Coast_Stop_Action (void* HandlePtr)
1592:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6254              	 .loc 4 1592 0
 6255              	 .cfi_startproc
 6256              	 
 6257              	 
 6258 0000 80B5     	 push {r7,lr}
 6259              	.LCFI466:
 6260              	 .cfi_def_cfa_offset 8
 6261              	 .cfi_offset 7,-8
 6262              	 .cfi_offset 14,-4
 6263 0002 84B0     	 sub sp,sp,#16
 6264              	.LCFI467:
 6265              	 .cfi_def_cfa_offset 24
 6266 0004 00AF     	 add r7,sp,#0
 6267              	.LCFI468:
 6268              	 .cfi_def_cfa_register 7
 6269 0006 7860     	 str r0,[r7,#4]
1593:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6270              	 .loc 4 1593 0
 6271 0008 7B68     	 ldr r3,[r7,#4]
 6272 000a FB60     	 str r3,[r7,#12]
1594:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_SWITCHED_OFF)
 6273              	 .loc 4 1594 0
 6274 000c FB68     	 ldr r3,[r7,#12]
 6275 000e 93F84C30 	 ldrb r3,[r3,#76]
 6276 0012 002B     	 cmp r3,#0
 6277 0014 05D1     	 bne .L285
1595:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1596:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_O
 6278              	 .loc 4 1596 0
 6279 0016 FB68     	 ldr r3,[r7,#12]
 6280 0018 DB6B     	 ldr r3,[r3,#60]
 6281 001a 1846     	 mov r0,r3
 6282 001c 0021     	 movs r1,#0
 6283 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6284              	.L285:
1597:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1598:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6285              	 .loc 4 1598 0
 6286 0022 1037     	 adds r7,r7,#16
 6287              	.LCFI469:
 6288              	 .cfi_def_cfa_offset 8
 6289 0024 BD46     	 mov sp,r7
 6290              	.LCFI470:
 6291              	 .cfi_def_cfa_register 13
 6292              	 
 6293 0026 80BD     	 pop {r7,pc}
 6294              	 .cfi_endproc
 6295              	.LFE320:
 6297              	 .section .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit,"ax",%progbits
 6298              	 .align 2
 6299              	 .global ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit
 6300              	 .thumb
 6301              	 .thumb_func
 6303              	ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit:
 6304              	.LFB321:
1599:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit(void* HandlePtr)
1600:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6305              	 .loc 4 1600 0
 6306              	 .cfi_startproc
 6307              	 
 6308              	 
 6309              	 
 6310 0000 80B4     	 push {r7}
 6311              	.LCFI471:
 6312              	 .cfi_def_cfa_offset 4
 6313              	 .cfi_offset 7,-4
 6314 0002 85B0     	 sub sp,sp,#20
 6315              	.LCFI472:
 6316              	 .cfi_def_cfa_offset 24
 6317 0004 00AF     	 add r7,sp,#0
 6318              	.LCFI473:
 6319              	 .cfi_def_cfa_register 7
 6320 0006 7860     	 str r0,[r7,#4]
1601:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6321              	 .loc 4 1601 0
 6322 0008 7B68     	 ldr r3,[r7,#4]
 6323 000a FB60     	 str r3,[r7,#12]
1602:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED )||
 6324              	 .loc 4 1602 0
 6325 000c FB68     	 ldr r3,[r7,#12]
 6326 000e DB6B     	 ldr r3,[r3,#60]
 6327 0010 5B7A     	 ldrb r3,[r3,#9]
 6328 0012 012B     	 cmp r3,#1
 6329 0014 09D0     	 beq .L288
1603:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON )||
 6330              	 .loc 4 1603 0 discriminator 1
 6331 0016 FB68     	 ldr r3,[r7,#12]
 6332 0018 DB6B     	 ldr r3,[r3,#60]
 6333 001a 5B7A     	 ldrb r3,[r3,#9]
1602:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED )||
 6334              	 .loc 4 1602 0 discriminator 1
 6335 001c 022B     	 cmp r3,#2
 6336 001e 04D0     	 beq .L288
1604:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION ) )
 6337              	 .loc 4 1604 0
 6338 0020 FB68     	 ldr r3,[r7,#12]
 6339 0022 DB6B     	 ldr r3,[r3,#60]
 6340 0024 5B7A     	 ldrb r3,[r3,#9]
1603:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON )||
 6341              	 .loc 4 1603 0
 6342 0026 032B     	 cmp r3,#3
 6343 0028 05D1     	 bne .L287
 6344              	.L288:
1605:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1606:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 6345              	 .loc 4 1606 0
 6346 002a FB68     	 ldr r3,[r7,#12]
 6347 002c DB6B     	 ldr r3,[r3,#60]
 6348 002e FA68     	 ldr r2,[r7,#12]
 6349 0030 D26B     	 ldr r2,[r2,#60]
 6350 0032 127A     	 ldrb r2,[r2,#8]
 6351 0034 5A72     	 strb r2,[r3,#9]
 6352              	.L287:
1607:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1608:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6353              	 .loc 4 1608 0
 6354 0036 1437     	 adds r7,r7,#20
 6355              	.LCFI474:
 6356              	 .cfi_def_cfa_offset 4
 6357 0038 BD46     	 mov sp,r7
 6358              	.LCFI475:
 6359              	 .cfi_def_cfa_register 13
 6360              	 
 6361 003a 5DF8047B 	 ldr r7,[sp],#4
 6362              	.LCFI476:
 6363              	 .cfi_restore 7
 6364              	 .cfi_def_cfa_offset 0
 6365 003e 7047     	 bx lr
 6366              	 .cfi_endproc
 6367              	.LFE321:
 6369              	 .section .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry,"ax",%progbits
 6370              	 .align 2
 6371              	 .global ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry
 6372              	 .thumb
 6373              	 .thumb_func
 6375              	ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry:
 6376              	.LFB322:
1609:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry (void* HandlePtr)
1610:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6377              	 .loc 4 1610 0
 6378              	 .cfi_startproc
 6379              	 
 6380              	 
 6381 0000 80B5     	 push {r7,lr}
 6382              	.LCFI477:
 6383              	 .cfi_def_cfa_offset 8
 6384              	 .cfi_offset 7,-8
 6385              	 .cfi_offset 14,-4
 6386 0002 82B0     	 sub sp,sp,#8
 6387              	.LCFI478:
 6388              	 .cfi_def_cfa_offset 16
 6389 0004 00AF     	 add r7,sp,#0
 6390              	.LCFI479:
 6391              	 .cfi_def_cfa_register 7
 6392 0006 7860     	 str r0,[r7,#4]
1611:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_MotorStop((ACIM_FREQ_CTRL_t*)HandlePtr);
 6393              	 .loc 4 1611 0
 6394 0008 7868     	 ldr r0,[r7,#4]
 6395 000a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStop
1612:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6396              	 .loc 4 1612 0
 6397 000e 0837     	 adds r7,r7,#8
 6398              	.LCFI480:
 6399              	 .cfi_def_cfa_offset 8
 6400 0010 BD46     	 mov sp,r7
 6401              	.LCFI481:
 6402              	 .cfi_def_cfa_register 13
 6403              	 
 6404 0012 80BD     	 pop {r7,pc}
 6405              	 .cfi_endproc
 6406              	.LFE322:
 6408              	 .section .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Action,"ax",%progbits
 6409              	 .align 2
 6410              	 .global ACIM_FREQ_CTRL_DSM_Quick_Stop_Action
 6411              	 .thumb
 6412              	 .thumb_func
 6414              	ACIM_FREQ_CTRL_DSM_Quick_Stop_Action:
 6415              	.LFB323:
1613:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Quick_Stop_Action (void* HandlePtr)
1614:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6416              	 .loc 4 1614 0
 6417              	 .cfi_startproc
 6418              	 
 6419              	 
 6420 0000 80B5     	 push {r7,lr}
 6421              	.LCFI482:
 6422              	 .cfi_def_cfa_offset 8
 6423              	 .cfi_offset 7,-8
 6424              	 .cfi_offset 14,-4
 6425 0002 84B0     	 sub sp,sp,#16
 6426              	.LCFI483:
 6427              	 .cfi_def_cfa_offset 24
 6428 0004 00AF     	 add r7,sp,#0
 6429              	.LCFI484:
 6430              	 .cfi_def_cfa_register 7
 6431 0006 7860     	 str r0,[r7,#4]
1615:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6432              	 .loc 4 1615 0
 6433 0008 7B68     	 ldr r3,[r7,#4]
 6434 000a FB60     	 str r3,[r7,#12]
1616:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_SWITCHED_OFF )
 6435              	 .loc 4 1616 0
 6436 000c FB68     	 ldr r3,[r7,#12]
 6437 000e 93F84C30 	 ldrb r3,[r3,#76]
 6438 0012 002B     	 cmp r3,#0
 6439 0014 05D1     	 bne .L291
1617:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1618:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_O
 6440              	 .loc 4 1618 0
 6441 0016 FB68     	 ldr r3,[r7,#12]
 6442 0018 DB6B     	 ldr r3,[r3,#60]
 6443 001a 1846     	 mov r0,r3
 6444 001c 0021     	 movs r1,#0
 6445 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6446              	.L291:
1619:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1620:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6447              	 .loc 4 1620 0
 6448 0022 1037     	 adds r7,r7,#16
 6449              	.LCFI485:
 6450              	 .cfi_def_cfa_offset 8
 6451 0024 BD46     	 mov sp,r7
 6452              	.LCFI486:
 6453              	 .cfi_def_cfa_register 13
 6454              	 
 6455 0026 80BD     	 pop {r7,pc}
 6456              	 .cfi_endproc
 6457              	.LFE323:
 6459              	 .section .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit,"ax",%progbits
 6460              	 .align 2
 6461              	 .global ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit
 6462              	 .thumb
 6463              	 .thumb_func
 6465              	ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit:
 6466              	.LFB324:
1621:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit(void* HandlePtr)
1622:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6467              	 .loc 4 1622 0
 6468              	 .cfi_startproc
 6469              	 
 6470              	 
 6471              	 
 6472 0000 80B4     	 push {r7}
 6473              	.LCFI487:
 6474              	 .cfi_def_cfa_offset 4
 6475              	 .cfi_offset 7,-4
 6476 0002 85B0     	 sub sp,sp,#20
 6477              	.LCFI488:
 6478              	 .cfi_def_cfa_offset 24
 6479 0004 00AF     	 add r7,sp,#0
 6480              	.LCFI489:
 6481              	 .cfi_def_cfa_register 7
 6482 0006 7860     	 str r0,[r7,#4]
1623:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6483              	 .loc 4 1623 0
 6484 0008 7B68     	 ldr r3,[r7,#4]
 6485 000a FB60     	 str r3,[r7,#12]
1624:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED )||
 6486              	 .loc 4 1624 0
 6487 000c FB68     	 ldr r3,[r7,#12]
 6488 000e DB6B     	 ldr r3,[r3,#60]
 6489 0010 5B7A     	 ldrb r3,[r3,#9]
 6490 0012 012B     	 cmp r3,#1
 6491 0014 09D0     	 beq .L294
1625:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON )||
 6492              	 .loc 4 1625 0 discriminator 1
 6493 0016 FB68     	 ldr r3,[r7,#12]
 6494 0018 DB6B     	 ldr r3,[r3,#60]
 6495 001a 5B7A     	 ldrb r3,[r3,#9]
1624:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED )||
 6496              	 .loc 4 1624 0 discriminator 1
 6497 001c 022B     	 cmp r3,#2
 6498 001e 04D0     	 beq .L294
1626:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION ) )
 6499              	 .loc 4 1626 0
 6500 0020 FB68     	 ldr r3,[r7,#12]
 6501 0022 DB6B     	 ldr r3,[r3,#60]
 6502 0024 5B7A     	 ldrb r3,[r3,#9]
1625:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state ==(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_ON )||
 6503              	 .loc 4 1625 0
 6504 0026 032B     	 cmp r3,#3
 6505 0028 05D1     	 bne .L293
 6506              	.L294:
1627:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1628:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 6507              	 .loc 4 1628 0
 6508 002a FB68     	 ldr r3,[r7,#12]
 6509 002c DB6B     	 ldr r3,[r3,#60]
 6510 002e FA68     	 ldr r2,[r7,#12]
 6511 0030 D26B     	 ldr r2,[r2,#60]
 6512 0032 127A     	 ldrb r2,[r2,#8]
 6513 0034 5A72     	 strb r2,[r3,#9]
 6514              	.L293:
1629:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1630:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6515              	 .loc 4 1630 0
 6516 0036 1437     	 adds r7,r7,#20
 6517              	.LCFI490:
 6518              	 .cfi_def_cfa_offset 4
 6519 0038 BD46     	 mov sp,r7
 6520              	.LCFI491:
 6521              	 .cfi_def_cfa_register 13
 6522              	 
 6523 003a 5DF8047B 	 ldr r7,[sp],#4
 6524              	.LCFI492:
 6525              	 .cfi_restore 7
 6526              	 .cfi_def_cfa_offset 0
 6527 003e 7047     	 bx lr
 6528              	 .cfi_endproc
 6529              	.LFE324:
 6531              	 .section .text.ACIM_FREQ_CTRL_DSM_Rampdown_Entry,"ax",%progbits
 6532              	 .align 2
 6533              	 .global ACIM_FREQ_CTRL_DSM_Rampdown_Entry
 6534              	 .thumb
 6535              	 .thumb_func
 6537              	ACIM_FREQ_CTRL_DSM_Rampdown_Entry:
 6538              	.LFB325:
1631:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Rampdown_Entry (void* HandlePtr)
1632:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6539              	 .loc 4 1632 0
 6540              	 .cfi_startproc
 6541              	 
 6542              	 
 6543 0000 80B5     	 push {r7,lr}
 6544              	.LCFI493:
 6545              	 .cfi_def_cfa_offset 8
 6546              	 .cfi_offset 7,-8
 6547              	 .cfi_offset 14,-4
 6548 0002 84B0     	 sub sp,sp,#16
 6549              	.LCFI494:
 6550              	 .cfi_def_cfa_offset 24
 6551 0004 00AF     	 add r7,sp,#0
 6552              	.LCFI495:
 6553              	 .cfi_def_cfa_register 7
 6554 0006 7860     	 str r0,[r7,#4]
1633:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_STATUS_t status;
1634:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6555              	 .loc 4 1634 0
 6556 0008 7B68     	 ldr r3,[r7,#4]
 6557 000a FB60     	 str r3,[r7,#12]
1635:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1636:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   status = ACIM_FREQ_CTRL_SetSpeed((ACIM_FREQ_CTRL_t*)HandlePtr,0);
 6558              	 .loc 4 1636 0
 6559 000c 7868     	 ldr r0,[r7,#4]
 6560 000e 0021     	 movs r1,#0
 6561 0010 FFF7FEFF 	 bl ACIM_FREQ_CTRL_SetSpeed
 6562 0014 0346     	 mov r3,r0
 6563 0016 FB72     	 strb r3,[r7,#11]
1637:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** 
1638:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (status != ACIM_FREQ_CTRL_STATUS_SUCCESS)
 6564              	 .loc 4 1638 0
 6565 0018 FB7A     	 ldrb r3,[r7,#11]
 6566 001a 002B     	 cmp r3,#0
 6567 001c 05D0     	 beq .L296
1639:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1640:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_ERROR);
 6568              	 .loc 4 1640 0
 6569 001e FB68     	 ldr r3,[r7,#12]
 6570 0020 DB6B     	 ldr r3,[r3,#60]
 6571 0022 1846     	 mov r0,r3
 6572 0024 0721     	 movs r1,#7
 6573 0026 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6574              	.L296:
1641:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1642:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6575              	 .loc 4 1642 0
 6576 002a 1037     	 adds r7,r7,#16
 6577              	.LCFI496:
 6578              	 .cfi_def_cfa_offset 8
 6579 002c BD46     	 mov sp,r7
 6580              	.LCFI497:
 6581              	 .cfi_def_cfa_register 13
 6582              	 
 6583 002e 80BD     	 pop {r7,pc}
 6584              	 .cfi_endproc
 6585              	.LFE325:
 6587              	 .section .text.ACIM_FREQ_CTRL_DSM_Rampdown_Action,"ax",%progbits
 6588              	 .align 2
 6589              	 .global ACIM_FREQ_CTRL_DSM_Rampdown_Action
 6590              	 .thumb
 6591              	 .thumb_func
 6593              	ACIM_FREQ_CTRL_DSM_Rampdown_Action:
 6594              	.LFB326:
1643:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Rampdown_Action (void* HandlePtr)
1644:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6595              	 .loc 4 1644 0
 6596              	 .cfi_startproc
 6597              	 
 6598              	 
 6599 0000 80B5     	 push {r7,lr}
 6600              	.LCFI498:
 6601              	 .cfi_def_cfa_offset 8
 6602              	 .cfi_offset 7,-8
 6603              	 .cfi_offset 14,-4
 6604 0002 84B0     	 sub sp,sp,#16
 6605              	.LCFI499:
 6606              	 .cfi_def_cfa_offset 24
 6607 0004 00AF     	 add r7,sp,#0
 6608              	.LCFI500:
 6609              	 .cfi_def_cfa_register 7
 6610 0006 7860     	 str r0,[r7,#4]
1645:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6611              	 .loc 4 1645 0
 6612 0008 7B68     	 ldr r3,[r7,#4]
 6613 000a FB60     	 str r3,[r7,#12]
1646:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (*AppHandler->speed_set_ptr == 0)
 6614              	 .loc 4 1646 0
 6615 000c FB68     	 ldr r3,[r7,#12]
 6616 000e 1B6F     	 ldr r3,[r3,#112]
 6617 0010 1B68     	 ldr r3,[r3]
 6618 0012 002B     	 cmp r3,#0
 6619 0014 05D1     	 bne .L298
1647:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1648:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_COAST_STOP
 6620              	 .loc 4 1648 0
 6621 0016 FB68     	 ldr r3,[r7,#12]
 6622 0018 DB6B     	 ldr r3,[r3,#60]
 6623 001a 1846     	 mov r0,r3
 6624 001c 0421     	 movs r1,#4
 6625 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6626              	.L298:
1649:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1650:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6627              	 .loc 4 1650 0
 6628 0022 1037     	 adds r7,r7,#16
 6629              	.LCFI501:
 6630              	 .cfi_def_cfa_offset 8
 6631 0024 BD46     	 mov sp,r7
 6632              	.LCFI502:
 6633              	 .cfi_def_cfa_register 13
 6634              	 
 6635 0026 80BD     	 pop {r7,pc}
 6636              	 .cfi_endproc
 6637              	.LFE326:
 6639              	 .section .text.ACIM_FREQ_CTRL_DSM_Error_Entry,"ax",%progbits
 6640              	 .align 2
 6641              	 .global ACIM_FREQ_CTRL_DSM_Error_Entry
 6642              	 .thumb
 6643              	 .thumb_func
 6645              	ACIM_FREQ_CTRL_DSM_Error_Entry:
 6646              	.LFB327:
1651:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Error_Entry (void* HandlePtr)
1652:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6647              	 .loc 4 1652 0
 6648              	 .cfi_startproc
 6649              	 
 6650              	 
 6651 0000 80B5     	 push {r7,lr}
 6652              	.LCFI503:
 6653              	 .cfi_def_cfa_offset 8
 6654              	 .cfi_offset 7,-8
 6655              	 .cfi_offset 14,-4
 6656 0002 82B0     	 sub sp,sp,#8
 6657              	.LCFI504:
 6658              	 .cfi_def_cfa_offset 16
 6659 0004 00AF     	 add r7,sp,#0
 6660              	.LCFI505:
 6661              	 .cfi_def_cfa_register 7
 6662 0006 7860     	 str r0,[r7,#4]
1653:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_MotorStop((ACIM_FREQ_CTRL_t*)HandlePtr);
 6663              	 .loc 4 1653 0
 6664 0008 7868     	 ldr r0,[r7,#4]
 6665 000a FFF7FEFF 	 bl ACIM_FREQ_CTRL_MotorStop
1654:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6666              	 .loc 4 1654 0
 6667 000e 0837     	 adds r7,r7,#8
 6668              	.LCFI506:
 6669              	 .cfi_def_cfa_offset 8
 6670 0010 BD46     	 mov sp,r7
 6671              	.LCFI507:
 6672              	 .cfi_def_cfa_register 13
 6673              	 
 6674 0012 80BD     	 pop {r7,pc}
 6675              	 .cfi_endproc
 6676              	.LFE327:
 6678              	 .section .text.ACIM_FREQ_CTRL_DSM_Error_Action,"ax",%progbits
 6679              	 .align 2
 6680              	 .global ACIM_FREQ_CTRL_DSM_Error_Action
 6681              	 .thumb
 6682              	 .thumb_func
 6684              	ACIM_FREQ_CTRL_DSM_Error_Action:
 6685              	.LFB328:
1655:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Error_Action (void* HandlePtr)
1656:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6686              	 .loc 4 1656 0
 6687              	 .cfi_startproc
 6688              	 
 6689              	 
 6690 0000 80B5     	 push {r7,lr}
 6691              	.LCFI508:
 6692              	 .cfi_def_cfa_offset 8
 6693              	 .cfi_offset 7,-8
 6694              	 .cfi_offset 14,-4
 6695 0002 84B0     	 sub sp,sp,#16
 6696              	.LCFI509:
 6697              	 .cfi_def_cfa_offset 24
 6698 0004 00AF     	 add r7,sp,#0
 6699              	.LCFI510:
 6700              	 .cfi_def_cfa_register 7
 6701 0006 7860     	 str r0,[r7,#4]
1657:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6702              	 .loc 4 1657 0
 6703 0008 7B68     	 ldr r3,[r7,#4]
 6704 000a FB60     	 str r3,[r7,#12]
1658:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (ACIM_FREQ_CTRL_CW_ERROR_RESET ==AppHandler->cw_state )
 6705              	 .loc 4 1658 0
 6706 000c FB68     	 ldr r3,[r7,#12]
 6707 000e 93F84C30 	 ldrb r3,[r3,#76]
 6708 0012 092B     	 cmp r3,#9
 6709 0014 08D1     	 bne .L301
1659:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1660:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     ACIM_FREQ_CTRL_ClearErrorState(AppHandler);
 6710              	 .loc 4 1660 0
 6711 0016 F868     	 ldr r0,[r7,#12]
 6712 0018 FFF7FEFF 	 bl ACIM_FREQ_CTRL_ClearErrorState
1661:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_O
 6713              	 .loc 4 1661 0
 6714 001c FB68     	 ldr r3,[r7,#12]
 6715 001e DB6B     	 ldr r3,[r3,#60]
 6716 0020 1846     	 mov r0,r3
 6717 0022 0021     	 movs r1,#0
 6718 0024 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6719              	.L301:
1662:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1663:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6720              	 .loc 4 1663 0
 6721 0028 1037     	 adds r7,r7,#16
 6722              	.LCFI511:
 6723              	 .cfi_def_cfa_offset 8
 6724 002a BD46     	 mov sp,r7
 6725              	.LCFI512:
 6726              	 .cfi_def_cfa_register 13
 6727              	 
 6728 002c 80BD     	 pop {r7,pc}
 6729              	 .cfi_endproc
 6730              	.LFE328:
 6732 002e 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Error_Exit,"ax",%progbits
 6733              	 .align 2
 6734              	 .global ACIM_FREQ_CTRL_DSM_Error_Exit
 6735              	 .thumb
 6736              	 .thumb_func
 6738              	ACIM_FREQ_CTRL_DSM_Error_Exit:
 6739              	.LFB329:
1664:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Error_Exit(void* HandlePtr)
1665:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6740              	 .loc 4 1665 0
 6741              	 .cfi_startproc
 6742              	 
 6743              	 
 6744 0000 80B5     	 push {r7,lr}
 6745              	.LCFI513:
 6746              	 .cfi_def_cfa_offset 8
 6747              	 .cfi_offset 7,-8
 6748              	 .cfi_offset 14,-4
 6749 0002 84B0     	 sub sp,sp,#16
 6750              	.LCFI514:
 6751              	 .cfi_def_cfa_offset 24
 6752 0004 00AF     	 add r7,sp,#0
 6753              	.LCFI515:
 6754              	 .cfi_def_cfa_register 7
 6755 0006 7860     	 str r0,[r7,#4]
1666:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6756              	 .loc 4 1666 0
 6757 0008 7B68     	 ldr r3,[r7,#4]
 6758 000a FB60     	 str r3,[r7,#12]
1667:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state != (uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_OFF )
 6759              	 .loc 4 1667 0
 6760 000c FB68     	 ldr r3,[r7,#12]
 6761 000e DB6B     	 ldr r3,[r3,#60]
 6762 0010 5B7A     	 ldrb r3,[r3,#9]
 6763 0012 002B     	 cmp r3,#0
 6764 0014 10D0     	 beq .L304
1668:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state != (uint8_t)ACIM_FREQ_CTRL_DSM_USER_DEFINE_11
 6765              	 .loc 4 1668 0 discriminator 1
 6766 0016 FB68     	 ldr r3,[r7,#12]
 6767 0018 DB6B     	 ldr r3,[r3,#60]
 6768 001a 5B7A     	 ldrb r3,[r3,#9]
1667:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if ((AppHandler->acim_statemachine->requested_state != (uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_OFF )
 6769              	 .loc 4 1667 0 discriminator 1
 6770 001c 0B2B     	 cmp r3,#11
 6771 001e 0BD0     	 beq .L304
1669:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state != (uint8_t)ACIM_FREQ_CTRL_DSM_USER_DEFINE_12
 6772              	 .loc 4 1669 0
 6773 0020 FB68     	 ldr r3,[r7,#12]
 6774 0022 DB6B     	 ldr r3,[r3,#60]
 6775 0024 5B7A     	 ldrb r3,[r3,#9]
1668:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       (AppHandler->acim_statemachine->requested_state != (uint8_t)ACIM_FREQ_CTRL_DSM_USER_DEFINE_11
 6776              	 .loc 4 1668 0
 6777 0026 0C2B     	 cmp r3,#12
 6778 0028 06D0     	 beq .L304
1670:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1671:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AppHandler->acim_statemachine->requested_state = AppHandler->acim_statemachine->current_state;
 6779              	 .loc 4 1671 0
 6780 002a FB68     	 ldr r3,[r7,#12]
 6781 002c DB6B     	 ldr r3,[r3,#60]
 6782 002e FA68     	 ldr r2,[r7,#12]
 6783 0030 D26B     	 ldr r2,[r2,#60]
 6784 0032 127A     	 ldrb r2,[r2,#8]
 6785 0034 5A72     	 strb r2,[r3,#9]
 6786 0036 0BE0     	 b .L303
 6787              	.L304:
1672:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1673:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1674:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1675:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     if (AppHandler->acim_statemachine->transition_request ==1U)
 6788              	 .loc 4 1675 0
 6789 0038 FB68     	 ldr r3,[r7,#12]
 6790 003a DB6B     	 ldr r3,[r3,#60]
 6791 003c 9B68     	 ldr r3,[r3,#8]
 6792 003e 1B0C     	 lsrs r3,r3,#16
 6793 0040 03F00103 	 and r3,r3,#1
 6794 0044 DBB2     	 uxtb r3,r3
 6795 0046 012B     	 cmp r3,#1
 6796 0048 02D1     	 bne .L303
1676:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     {
1677:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****       ACIM_FREQ_CTRL_ClearErrorState(AppHandler);
 6797              	 .loc 4 1677 0
 6798 004a F868     	 ldr r0,[r7,#12]
 6799 004c FFF7FEFF 	 bl ACIM_FREQ_CTRL_ClearErrorState
 6800              	.L303:
1678:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     }
1679:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1680:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6801              	 .loc 4 1680 0
 6802 0050 1037     	 adds r7,r7,#16
 6803              	.LCFI516:
 6804              	 .cfi_def_cfa_offset 8
 6805 0052 BD46     	 mov sp,r7
 6806              	.LCFI517:
 6807              	 .cfi_def_cfa_register 13
 6808              	 
 6809 0054 80BD     	 pop {r7,pc}
 6810              	 .cfi_endproc
 6811              	.LFE329:
 6813 0056 00BF     	 .section .text.ACIM_FREQ_CTRL_DSM_Trouble_Action,"ax",%progbits
 6814              	 .align 2
 6815              	 .global ACIM_FREQ_CTRL_DSM_Trouble_Action
 6816              	 .thumb
 6817              	 .thumb_func
 6819              	ACIM_FREQ_CTRL_DSM_Trouble_Action:
 6820              	.LFB330:
1681:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** void ACIM_FREQ_CTRL_DSM_Trouble_Action(void* HandlePtr)
1682:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** {
 6821              	 .loc 4 1682 0
 6822              	 .cfi_startproc
 6823              	 
 6824              	 
 6825 0000 80B5     	 push {r7,lr}
 6826              	.LCFI518:
 6827              	 .cfi_def_cfa_offset 8
 6828              	 .cfi_offset 7,-8
 6829              	 .cfi_offset 14,-4
 6830 0002 84B0     	 sub sp,sp,#16
 6831              	.LCFI519:
 6832              	 .cfi_def_cfa_offset 24
 6833 0004 00AF     	 add r7,sp,#0
 6834              	.LCFI520:
 6835              	 .cfi_def_cfa_register 7
 6836 0006 7860     	 str r0,[r7,#4]
1683:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   ACIM_FREQ_CTRL_t* AppHandler = (ACIM_FREQ_CTRL_t*)HandlePtr;
 6837              	 .loc 4 1683 0
 6838 0008 7B68     	 ldr r3,[r7,#4]
 6839 000a FB60     	 str r3,[r7,#12]
1684:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_ERROR)
 6840              	 .loc 4 1684 0
 6841 000c FB68     	 ldr r3,[r7,#12]
 6842 000e 93F84C30 	 ldrb r3,[r3,#76]
 6843 0012 072B     	 cmp r3,#7
 6844 0014 06D1     	 bne .L307
1685:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1686:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_ERROR);
 6845              	 .loc 4 1686 0
 6846 0016 FB68     	 ldr r3,[r7,#12]
 6847 0018 DB6B     	 ldr r3,[r3,#60]
 6848 001a 1846     	 mov r0,r3
 6849 001c 0721     	 movs r1,#7
 6850 001e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6851 0022 22E0     	 b .L306
 6852              	.L307:
1687:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1688:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_RESUME_OPERATION)
 6853              	 .loc 4 1688 0
 6854 0024 FB68     	 ldr r3,[r7,#12]
 6855 0026 93F84C30 	 ldrb r3,[r3,#76]
 6856 002a 0A2B     	 cmp r3,#10
 6857 002c 06D1     	 bne .L309
1689:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1690:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_OPERATION)
 6858              	 .loc 4 1690 0
 6859 002e FB68     	 ldr r3,[r7,#12]
 6860 0030 DB6B     	 ldr r3,[r3,#60]
 6861 0032 1846     	 mov r0,r3
 6862 0034 0321     	 movs r1,#3
 6863 0036 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6864 003a 16E0     	 b .L306
 6865              	.L309:
1691:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1692:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_RESUME_SWITCHED_ON)
 6866              	 .loc 4 1692 0
 6867 003c FB68     	 ldr r3,[r7,#12]
 6868 003e 93F84C30 	 ldrb r3,[r3,#76]
 6869 0042 0B2B     	 cmp r3,#11
 6870 0044 06D1     	 bne .L310
1693:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1694:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_SWITCHED_O
 6871              	 .loc 4 1694 0
 6872 0046 FB68     	 ldr r3,[r7,#12]
 6873 0048 DB6B     	 ldr r3,[r3,#60]
 6874 004a 1846     	 mov r0,r3
 6875 004c 0221     	 movs r1,#2
 6876 004e FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6877 0052 0AE0     	 b .L306
 6878              	.L310:
1695:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1696:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else if (AppHandler->cw_state == ACIM_FREQ_CTRL_CW_RESUME_ENABLED)
 6879              	 .loc 4 1696 0
 6880 0054 FB68     	 ldr r3,[r7,#12]
 6881 0056 93F84C30 	 ldrb r3,[r3,#76]
 6882 005a 0C2B     	 cmp r3,#12
 6883 005c 05D1     	 bne .L306
1697:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1698:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****     AUTOMATION_SM_RequestState(AppHandler->acim_statemachine,(uint8_t)ACIM_FREQ_CTRL_DSM_ENABLED);
 6884              	 .loc 4 1698 0
 6885 005e FB68     	 ldr r3,[r7,#12]
 6886 0060 DB6B     	 ldr r3,[r3,#60]
 6887 0062 1846     	 mov r0,r3
 6888 0064 0121     	 movs r1,#1
 6889 0066 FFF7FEFF 	 bl AUTOMATION_SM_RequestState
 6890              	.L306:
1699:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1700:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   else
1701:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   {
1702:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c ****   }
1703:../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.c **** }
 6891              	 .loc 4 1703 0
 6892 006a 1037     	 adds r7,r7,#16
 6893              	.LCFI521:
 6894              	 .cfi_def_cfa_offset 8
 6895 006c BD46     	 mov sp,r7
 6896              	.LCFI522:
 6897              	 .cfi_def_cfa_register 13
 6898              	 
 6899 006e 80BD     	 pop {r7,pc}
 6900              	 .cfi_endproc
 6901              	.LFE330:
 6903              	 .text
 6904              	.Letext0:
 6905              	 .file 5 "c:\\users\\pescatore\\switchdrive\\private\\konzept\\mcu for gate driver\\dave_4-4-2_64bit_2018-02-23\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 6906              	 .file 6 "c:\\users\\pescatore\\switchdrive\\private\\konzept\\mcu for gate driver\\dave_4-4-2_64bit_2018-02-23\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 6907              	 .file 7 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Infineon/XMC4400_series/Include/XMC4400.h"
 6908              	 .file 8 "F:/GitHub Projects/FH Luzern/BAT/BAT/Dave/Generated/DAVE_common.h"
 6909              	 .file 9 "../Dave/Generated/ACIM_FREQ_CTRL/../MOTOR_LIB/motor_lib.h"
 6910              	 .file 10 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc4_scu.h"
 6911              	 .file 11 "../Dave/Generated/ACIM_FREQ_CTRL/../PWM_SVM/../GLOBAL_CCU8/global_ccu8.h"
 6912              	 .file 12 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc_gpio.h"
 6913              	 .file 13 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/XMCLib/inc/xmc4_gpio.h"
 6914              	 .file 14 "../Dave/Generated/ACIM_FREQ_CTRL/../PWM_SVM/pwm_svm.h"
 6915              	 .file 15 "../Dave/Generated/ACIM_FREQ_CTRL/../AUTOMATION/../SYSTIMER/systimer.h"
 6916              	 .file 16 "../Dave/Generated/ACIM_FREQ_CTRL/../AUTOMATION/automation.h"
 6917              	 .file 17 "../Dave/Generated/ACIM_FREQ_CTRL/acim_freq_ctrl.h"
 6918              	 .file 18 "F:/GitHub Projects/FH Luzern/BAT/BAT/Libraries/CMSIS/Infineon/XMC4400_series/Include/system_XMC4400.h"
DEFINED SYMBOLS
                            *ABS*:00000000 acim_freq_ctrl.c
    {standard input}:20     .text.__NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.__NVIC_GetPriorityGrouping:00000000 __NVIC_GetPriorityGrouping
    {standard input}:58     .text.__NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:67     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:116    .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:121    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:125    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:188    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:194    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:198    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
    {standard input}:280    .text.XMC_CCU8_EnableShadowTransfer:00000000 $t
    {standard input}:284    .text.XMC_CCU8_EnableShadowTransfer:00000000 XMC_CCU8_EnableShadowTransfer
    {standard input}:325    .text.XMC_SCU_SetCcuTriggerHigh:00000000 $t
    {standard input}:329    .text.XMC_SCU_SetCcuTriggerHigh:00000000 XMC_SCU_SetCcuTriggerHigh
    {standard input}:371    .text.XMC_SCU_SetCcuTriggerHigh:00000020 $d
    {standard input}:376    .text.XMC_SCU_SetCcuTriggerLow:00000000 $t
    {standard input}:380    .text.XMC_SCU_SetCcuTriggerLow:00000000 XMC_SCU_SetCcuTriggerLow
    {standard input}:422    .text.XMC_SCU_SetCcuTriggerLow:00000020 $d
    {standard input}:427    .text.ACIM_FREQ_CTRL_lInitializeVarAfterInit:00000000 $t
    {standard input}:432    .text.ACIM_FREQ_CTRL_lInitializeVarAfterInit:00000000 ACIM_FREQ_CTRL_lInitializeVarAfterInit
    {standard input}:506    .text.ACIM_FREQ_CTRL_lISRInit:00000000 $t
    {standard input}:511    .text.ACIM_FREQ_CTRL_lISRInit:00000000 ACIM_FREQ_CTRL_lISRInit
    {standard input}:563    .text.ACIM_FREQ_CTRL_ISRInit:00000000 ACIM_FREQ_CTRL_ISRInit
    {standard input}:559    .text.ACIM_FREQ_CTRL_ISRInit:00000000 $t
    {standard input}:626    .text.ACIM_FREQ_CTRL_MotorParamInit:00000000 $t
    {standard input}:630    .text.ACIM_FREQ_CTRL_MotorParamInit:00000000 ACIM_FREQ_CTRL_MotorParamInit
    {standard input}:739    .text.ACIM_FREQ_CTRL_Automation_Init:00000000 $t
    {standard input}:743    .text.ACIM_FREQ_CTRL_Automation_Init:00000000 ACIM_FREQ_CTRL_Automation_Init
    {standard input}:943    .text.ACIM_FREQ_CTRL_GetAppVersion:00000000 $t
    {standard input}:948    .text.ACIM_FREQ_CTRL_GetAppVersion:00000000 ACIM_FREQ_CTRL_GetAppVersion
    {standard input}:1008   .text.ACIM_FREQ_CTRL_Init:00000000 $t
    {standard input}:1013   .text.ACIM_FREQ_CTRL_Init:00000000 ACIM_FREQ_CTRL_Init
    {standard input}:1111   .text.ACIM_FREQ_CTRL_UpdateError:00000000 ACIM_FREQ_CTRL_UpdateError
    {standard input}:1106   .text.ACIM_FREQ_CTRL_UpdateError:00000000 $t
    {standard input}:1180   .text.ACIM_FREQ_CTRL_lTaskSchedulerRegisteration:00000000 $t
    {standard input}:1185   .text.ACIM_FREQ_CTRL_lTaskSchedulerRegisteration:00000000 ACIM_FREQ_CTRL_lTaskSchedulerRegisteration
    {standard input}:1254   .text.ACIM_FREQ_CTRL_MotorStart:00000000 $t
    {standard input}:1259   .text.ACIM_FREQ_CTRL_MotorStart:00000000 ACIM_FREQ_CTRL_MotorStart
    {standard input}:4987   .text.ACIM_FREQ_CTRL_MSM:00000000 ACIM_FREQ_CTRL_MSM
    {standard input}:1385   .text.ACIM_FREQ_CTRL_MotorStop:00000000 $t
    {standard input}:1390   .text.ACIM_FREQ_CTRL_MotorStop:00000000 ACIM_FREQ_CTRL_MotorStop
    {standard input}:1527   .text.ACIM_FREQ_CTRL_SetParameter:00000000 $t
    {standard input}:1532   .text.ACIM_FREQ_CTRL_SetParameter:00000000 ACIM_FREQ_CTRL_SetParameter
    {standard input}:1640   .text.ACIM_FREQ_CTRL_SetSpeed:00000000 $t
    {standard input}:1645   .text.ACIM_FREQ_CTRL_SetSpeed:00000000 ACIM_FREQ_CTRL_SetSpeed
    {standard input}:1703   .text.ACIM_FREQ_CTRL_GetSpeed:00000000 $t
    {standard input}:1708   .text.ACIM_FREQ_CTRL_GetSpeed:00000000 ACIM_FREQ_CTRL_GetSpeed
    {standard input}:1773   .text.ACIM_FREQ_CTRL_SetVoltageConstant:00000000 $t
    {standard input}:1778   .text.ACIM_FREQ_CTRL_SetVoltageConstant:00000000 ACIM_FREQ_CTRL_SetVoltageConstant
    {standard input}:1818   .text.ACIM_FREQ_CTRL_GetVoltageConstant:00000000 $t
    {standard input}:1823   .text.ACIM_FREQ_CTRL_GetVoltageConstant:00000000 ACIM_FREQ_CTRL_GetVoltageConstant
    {standard input}:1882   .text.ACIM_FREQ_CTRL_SetVoltageOffset:00000000 $t
    {standard input}:1887   .text.ACIM_FREQ_CTRL_SetVoltageOffset:00000000 ACIM_FREQ_CTRL_SetVoltageOffset
    {standard input}:1927   .text.ACIM_FREQ_CTRL_GetVoltageOffset:00000000 $t
    {standard input}:1932   .text.ACIM_FREQ_CTRL_GetVoltageOffset:00000000 ACIM_FREQ_CTRL_GetVoltageOffset
    {standard input}:1991   .text.ACIM_FREQ_CTRL_SetMotorDirection:00000000 $t
    {standard input}:1996   .text.ACIM_FREQ_CTRL_SetMotorDirection:00000000 ACIM_FREQ_CTRL_SetMotorDirection
    {standard input}:2109   .text.ACIM_FREQ_CTRL_GetMotorDirection:00000000 $t
    {standard input}:2114   .text.ACIM_FREQ_CTRL_GetMotorDirection:00000000 ACIM_FREQ_CTRL_GetMotorDirection
    {standard input}:2154   .text.ACIM_FREQ_CTRL_SetControlWordState:00000000 $t
    {standard input}:2159   .text.ACIM_FREQ_CTRL_SetControlWordState:00000000 ACIM_FREQ_CTRL_SetControlWordState
    {standard input}:2240   .text.ACIM_FREQ_CTRL_GetControlWordState:00000000 $t
    {standard input}:2245   .text.ACIM_FREQ_CTRL_GetControlWordState:00000000 ACIM_FREQ_CTRL_GetControlWordState
    {standard input}:2284   .text.ACIM_FREQ_CTRL_SetOverCurrentLimit:00000000 $t
    {standard input}:2289   .text.ACIM_FREQ_CTRL_SetOverCurrentLimit:00000000 ACIM_FREQ_CTRL_SetOverCurrentLimit
    {standard input}:2329   .text.ACIM_FREQ_CTRL_GetOverCurrentLimit:00000000 $t
    {standard input}:2334   .text.ACIM_FREQ_CTRL_GetOverCurrentLimit:00000000 ACIM_FREQ_CTRL_GetOverCurrentLimit
    {standard input}:2392   .text.ACIM_FREQ_CTRL_SetVoltLimit:00000000 $t
    {standard input}:2397   .text.ACIM_FREQ_CTRL_SetVoltLimit:00000000 ACIM_FREQ_CTRL_SetVoltLimit
    {standard input}:2437   .text.ACIM_FREQ_CTRL_GetVoltLimit:00000000 $t
    {standard input}:2442   .text.ACIM_FREQ_CTRL_GetVoltLimit:00000000 ACIM_FREQ_CTRL_GetVoltLimit
    {standard input}:2500   .text.ACIM_FREQ_CTRL_SetPositionProportionalGain:00000000 $t
    {standard input}:2505   .text.ACIM_FREQ_CTRL_SetPositionProportionalGain:00000000 ACIM_FREQ_CTRL_SetPositionProportionalGain
    {standard input}:2545   .text.ACIM_FREQ_CTRL_GetPositionProportionalGain:00000000 $t
    {standard input}:2550   .text.ACIM_FREQ_CTRL_GetPositionProportionalGain:00000000 ACIM_FREQ_CTRL_GetPositionProportionalGain
    {standard input}:2610   .text.ACIM_FREQ_CTRL_SetPositionIntegralGain:00000000 $t
    {standard input}:2615   .text.ACIM_FREQ_CTRL_SetPositionIntegralGain:00000000 ACIM_FREQ_CTRL_SetPositionIntegralGain
    {standard input}:2655   .text.ACIM_FREQ_CTRL_GetPositionIntegralGain:00000000 $t
    {standard input}:2660   .text.ACIM_FREQ_CTRL_GetPositionIntegralGain:00000000 ACIM_FREQ_CTRL_GetPositionIntegralGain
    {standard input}:2720   .text.ACIM_FREQ_CTRL_SetSlipProportionalGain:00000000 $t
    {standard input}:2725   .text.ACIM_FREQ_CTRL_SetSlipProportionalGain:00000000 ACIM_FREQ_CTRL_SetSlipProportionalGain
    {standard input}:2765   .text.ACIM_FREQ_CTRL_GetSlipProportionalGain:00000000 $t
    {standard input}:2770   .text.ACIM_FREQ_CTRL_GetSlipProportionalGain:00000000 ACIM_FREQ_CTRL_GetSlipProportionalGain
    {standard input}:2830   .text.ACIM_FREQ_CTRL_SetSlipIntegralGain:00000000 $t
    {standard input}:2835   .text.ACIM_FREQ_CTRL_SetSlipIntegralGain:00000000 ACIM_FREQ_CTRL_SetSlipIntegralGain
    {standard input}:2875   .text.ACIM_FREQ_CTRL_GetSlipIntegralGain:00000000 $t
    {standard input}:2880   .text.ACIM_FREQ_CTRL_GetSlipIntegralGain:00000000 ACIM_FREQ_CTRL_GetSlipIntegralGain
    {standard input}:2940   .text.ACIM_FREQ_CTRL_SetCurrentProportionalGain:00000000 $t
    {standard input}:2945   .text.ACIM_FREQ_CTRL_SetCurrentProportionalGain:00000000 ACIM_FREQ_CTRL_SetCurrentProportionalGain
    {standard input}:2985   .text.ACIM_FREQ_CTRL_GetCurrentProportionalGain:00000000 $t
    {standard input}:2990   .text.ACIM_FREQ_CTRL_GetCurrentProportionalGain:00000000 ACIM_FREQ_CTRL_GetCurrentProportionalGain
    {standard input}:3050   .text.ACIM_FREQ_CTRL_SetCurrentIntegralGain:00000000 $t
    {standard input}:3055   .text.ACIM_FREQ_CTRL_SetCurrentIntegralGain:00000000 ACIM_FREQ_CTRL_SetCurrentIntegralGain
    {standard input}:3095   .text.ACIM_FREQ_CTRL_GetCurrentIntegralGain:00000000 $t
    {standard input}:3100   .text.ACIM_FREQ_CTRL_GetCurrentIntegralGain:00000000 ACIM_FREQ_CTRL_GetCurrentIntegralGain
    {standard input}:3160   .text.ACIM_FREQ_CTRL_SetPosition:00000000 $t
    {standard input}:3165   .text.ACIM_FREQ_CTRL_SetPosition:00000000 ACIM_FREQ_CTRL_SetPosition
    {standard input}:3245   .text.ACIM_FREQ_CTRL_GetPosition:00000000 $t
    {standard input}:3250   .text.ACIM_FREQ_CTRL_GetPosition:00000000 ACIM_FREQ_CTRL_GetPosition
    {standard input}:3289   .text.ACIM_FREQ_CTRL_SetCurrentLimit:00000000 $t
    {standard input}:3294   .text.ACIM_FREQ_CTRL_SetCurrentLimit:00000000 ACIM_FREQ_CTRL_SetCurrentLimit
    {standard input}:3334   .text.ACIM_FREQ_CTRL_GetCurrentLimit:00000000 $t
    {standard input}:3339   .text.ACIM_FREQ_CTRL_GetCurrentLimit:00000000 ACIM_FREQ_CTRL_GetCurrentLimit
    {standard input}:3398   .text.ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate:00000000 $t
    {standard input}:3403   .text.ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate:00000000 ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate
    {standard input}:3510   .text.ACIM_FREQ_CTRL_lTaskSchedulerTimeUpdate:0000009c $d
    {standard input}:3515   .text.ACIM_FREQ_CTRL_SetPWMFrequency:00000000 $t
    {standard input}:3520   .text.ACIM_FREQ_CTRL_SetPWMFrequency:00000000 ACIM_FREQ_CTRL_SetPWMFrequency
    {standard input}:3663   .text.ACIM_FREQ_CTRL_SetPWMFrequency:000000d4 $d
    {standard input}:3668   .text.ACIM_FREQ_CTRL_GetPWMFrequency:00000000 $t
    {standard input}:3673   .text.ACIM_FREQ_CTRL_GetPWMFrequency:00000000 ACIM_FREQ_CTRL_GetPWMFrequency
    {standard input}:3711   .text.ACIM_FREQ_CTRL_SetAngleoffset:00000000 $t
    {standard input}:3716   .text.ACIM_FREQ_CTRL_SetAngleoffset:00000000 ACIM_FREQ_CTRL_SetAngleoffset
    {standard input}:3800   .text.ACIM_FREQ_CTRL_GetAngleoffset:00000000 $t
    {standard input}:3805   .text.ACIM_FREQ_CTRL_GetAngleoffset:00000000 ACIM_FREQ_CTRL_GetAngleoffset
    {standard input}:3851   .text.ACIM_FREQ_CTRL_SetAmplitudeoffset:00000000 $t
    {standard input}:3856   .text.ACIM_FREQ_CTRL_SetAmplitudeoffset:00000000 ACIM_FREQ_CTRL_SetAmplitudeoffset
    {standard input}:3896   .text.ACIM_FREQ_CTRL_GetAmplitudeoffset:00000000 $t
    {standard input}:3901   .text.ACIM_FREQ_CTRL_GetAmplitudeoffset:00000000 ACIM_FREQ_CTRL_GetAmplitudeoffset
    {standard input}:3959   .text.ACIM_FREQ_CTRL_SetAdditivePosition:00000000 $t
    {standard input}:3964   .text.ACIM_FREQ_CTRL_SetAdditivePosition:00000000 ACIM_FREQ_CTRL_SetAdditivePosition
    {standard input}:4003   .text.ACIM_FREQ_CTRL_GetAdditivePosition:00000000 $t
    {standard input}:4008   .text.ACIM_FREQ_CTRL_GetAdditivePosition:00000000 ACIM_FREQ_CTRL_GetAdditivePosition
    {standard input}:4048   .text.ACIM_FREQ_CTRL_SetAdditiveSpeed:00000000 $t
    {standard input}:4053   .text.ACIM_FREQ_CTRL_SetAdditiveSpeed:00000000 ACIM_FREQ_CTRL_SetAdditiveSpeed
    {standard input}:4092   .text.ACIM_FREQ_CTRL_GetAdditiveSpeed:00000000 $t
    {standard input}:4097   .text.ACIM_FREQ_CTRL_GetAdditiveSpeed:00000000 ACIM_FREQ_CTRL_GetAdditiveSpeed
    {standard input}:4163   .text.ACIM_FREQ_CTRL_ActualPositionUpdate:00000000 $t
    {standard input}:4168   .text.ACIM_FREQ_CTRL_ActualPositionUpdate:00000000 ACIM_FREQ_CTRL_ActualPositionUpdate
    {standard input}:4209   .text.ACIM_FREQ_CTRL_ActualSpeedUpdate:00000000 $t
    {standard input}:4214   .text.ACIM_FREQ_CTRL_ActualSpeedUpdate:00000000 ACIM_FREQ_CTRL_ActualSpeedUpdate
    {standard input}:4255   .text.ACIM_FREQ_CTRL_ActualCurrentUpdate:00000000 $t
    {standard input}:4260   .text.ACIM_FREQ_CTRL_ActualCurrentUpdate:00000000 ACIM_FREQ_CTRL_ActualCurrentUpdate
    {standard input}:4301   .text.ACIM_FREQ_CTRL_Amplitude_Calculation:00000000 $t
    {standard input}:4306   .text.ACIM_FREQ_CTRL_Amplitude_Calculation:00000000 ACIM_FREQ_CTRL_Amplitude_Calculation
    {standard input}:4386   .text.ACIM_FREQ_CTRL_AngleRamp:00000000 $t
    {standard input}:4391   .text.ACIM_FREQ_CTRL_AngleRamp:00000000 ACIM_FREQ_CTRL_AngleRamp
    {standard input}:4447   .text.ACIM_FREQ_CTRL_CurrentLimit:00000000 $t
    {standard input}:4452   .text.ACIM_FREQ_CTRL_CurrentLimit:00000000 ACIM_FREQ_CTRL_CurrentLimit
    {standard input}:4584   .text.ACIM_FREQ_CTRL_BootStrapConfiguration:00000000 $t
    {standard input}:4589   .text.ACIM_FREQ_CTRL_BootStrapConfiguration:00000000 ACIM_FREQ_CTRL_BootStrapConfiguration
    {standard input}:4672   .text.ACIM_FREQ_CTRL_BootStrapConfiguration:00000074 $d
    {standard input}:4677   .text.ACIM_FREQ_CTRL_StartPWMTimer:00000000 $t
    {standard input}:4682   .text.ACIM_FREQ_CTRL_StartPWMTimer:00000000 ACIM_FREQ_CTRL_StartPWMTimer
    {standard input}:4781   .text.ACIM_FREQ_CTRL_StopPWMTimer:00000000 $t
    {standard input}:4786   .text.ACIM_FREQ_CTRL_StopPWMTimer:00000000 ACIM_FREQ_CTRL_StopPWMTimer
    {standard input}:4824   .text.ACIM_FREQ_CTRL_PositionControl:00000000 $t
    {standard input}:4829   .text.ACIM_FREQ_CTRL_PositionControl:00000000 ACIM_FREQ_CTRL_PositionControl
    {standard input}:4910   .text.ACIM_FREQ_CTRL_PositionControl:00000068 $d
    {standard input}:4915   .text.ACIM_FREQ_CTRL_SlipControl:00000000 $t
    {standard input}:4920   .text.ACIM_FREQ_CTRL_SlipControl:00000000 ACIM_FREQ_CTRL_SlipControl
    {standard input}:4982   .text.ACIM_FREQ_CTRL_MSM:00000000 $t
    {standard input}:5014   .text.ACIM_FREQ_CTRL_MSM:00000018 $d
    {standard input}:5030   .text.ACIM_FREQ_CTRL_MSM:00000058 $t
    {standard input}:5243   .text.ACIM_FREQ_CTRL_BootStrap:00000000 ACIM_FREQ_CTRL_BootStrap
    {standard input}:5157   .text.ACIM_FREQ_CTRL_ReportError:00000000 ACIM_FREQ_CTRL_ReportError
    {standard input}:5152   .text.ACIM_FREQ_CTRL_ReportError:00000000 $t
    {standard input}:5238   .text.ACIM_FREQ_CTRL_BootStrap:00000000 $t
    {standard input}:5421   .text.ACIM_FREQ_CTRL_ClearErrorState:00000000 $t
    {standard input}:5426   .text.ACIM_FREQ_CTRL_ClearErrorState:00000000 ACIM_FREQ_CTRL_ClearErrorState
    {standard input}:5523   .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry:00000000 $t
    {standard input}:5528   .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry:00000000 ACIM_FREQ_CTRL_DSM_SwitchedOff_Entry
    {standard input}:5562   .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Action:00000000 $t
    {standard input}:5567   .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Action:00000000 ACIM_FREQ_CTRL_DSM_SwitchedOff_Action
    {standard input}:5621   .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit:00000000 $t
    {standard input}:5626   .text.ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit:00000000 ACIM_FREQ_CTRL_DSM_SwitchedOff_Exit
    {standard input}:5686   .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry:00000000 $t
    {standard input}:5691   .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry:00000000 ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Entry
    {standard input}:5725   .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action:00000000 $t
    {standard input}:5730   .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action:00000000 ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Action
    {standard input}:5776   .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit:00000000 $t
    {standard input}:5781   .text.ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit:00000000 ACIM_FREQ_CTRL_DSM_Safe_Torque_Off_Exit
    {standard input}:5841   .text.ACIM_FREQ_CTRL_DSM_Enabled_Action:00000000 $t
    {standard input}:5846   .text.ACIM_FREQ_CTRL_DSM_Enabled_Action:00000000 ACIM_FREQ_CTRL_DSM_Enabled_Action
    {standard input}:5899   .text.ACIM_FREQ_CTRL_DSM_Enabled_Exit:00000000 $t
    {standard input}:5904   .text.ACIM_FREQ_CTRL_DSM_Enabled_Exit:00000000 ACIM_FREQ_CTRL_DSM_Enabled_Exit
    {standard input}:5956   .text.ACIM_FREQ_CTRL_DSM_Switched_On_Action:00000000 $t
    {standard input}:5961   .text.ACIM_FREQ_CTRL_DSM_Switched_On_Action:00000000 ACIM_FREQ_CTRL_DSM_Switched_On_Action
    {standard input}:6014   .text.ACIM_FREQ_CTRL_DSM_Operation_Entry:00000000 $t
    {standard input}:6019   .text.ACIM_FREQ_CTRL_DSM_Operation_Entry:00000000 ACIM_FREQ_CTRL_DSM_Operation_Entry
    {standard input}:6053   .text.ACIM_FREQ_CTRL_DSM_Operation_Action:00000000 $t
    {standard input}:6058   .text.ACIM_FREQ_CTRL_DSM_Operation_Action:00000000 ACIM_FREQ_CTRL_DSM_Operation_Action
    {standard input}:6143   .text.ACIM_FREQ_CTRL_DSM_Operation_Exit:00000000 $t
    {standard input}:6148   .text.ACIM_FREQ_CTRL_DSM_Operation_Exit:00000000 ACIM_FREQ_CTRL_DSM_Operation_Exit
    {standard input}:6208   .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry:00000000 $t
    {standard input}:6213   .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry:00000000 ACIM_FREQ_CTRL_DSM_Coast_Stop_Entry
    {standard input}:6247   .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Action:00000000 $t
    {standard input}:6252   .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Action:00000000 ACIM_FREQ_CTRL_DSM_Coast_Stop_Action
    {standard input}:6298   .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit:00000000 $t
    {standard input}:6303   .text.ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit:00000000 ACIM_FREQ_CTRL_DSM_Coast_Stop_Exit
    {standard input}:6370   .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry:00000000 $t
    {standard input}:6375   .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry:00000000 ACIM_FREQ_CTRL_DSM_Quick_Stop_Entry
    {standard input}:6409   .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Action:00000000 $t
    {standard input}:6414   .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Action:00000000 ACIM_FREQ_CTRL_DSM_Quick_Stop_Action
    {standard input}:6460   .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit:00000000 $t
    {standard input}:6465   .text.ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit:00000000 ACIM_FREQ_CTRL_DSM_Quick_Stop_Exit
    {standard input}:6532   .text.ACIM_FREQ_CTRL_DSM_Rampdown_Entry:00000000 $t
    {standard input}:6537   .text.ACIM_FREQ_CTRL_DSM_Rampdown_Entry:00000000 ACIM_FREQ_CTRL_DSM_Rampdown_Entry
    {standard input}:6588   .text.ACIM_FREQ_CTRL_DSM_Rampdown_Action:00000000 $t
    {standard input}:6593   .text.ACIM_FREQ_CTRL_DSM_Rampdown_Action:00000000 ACIM_FREQ_CTRL_DSM_Rampdown_Action
    {standard input}:6640   .text.ACIM_FREQ_CTRL_DSM_Error_Entry:00000000 $t
    {standard input}:6645   .text.ACIM_FREQ_CTRL_DSM_Error_Entry:00000000 ACIM_FREQ_CTRL_DSM_Error_Entry
    {standard input}:6679   .text.ACIM_FREQ_CTRL_DSM_Error_Action:00000000 $t
    {standard input}:6684   .text.ACIM_FREQ_CTRL_DSM_Error_Action:00000000 ACIM_FREQ_CTRL_DSM_Error_Action
    {standard input}:6733   .text.ACIM_FREQ_CTRL_DSM_Error_Exit:00000000 $t
    {standard input}:6738   .text.ACIM_FREQ_CTRL_DSM_Error_Exit:00000000 ACIM_FREQ_CTRL_DSM_Error_Exit
    {standard input}:6814   .text.ACIM_FREQ_CTRL_DSM_Trouble_Action:00000000 $t
    {standard input}:6819   .text.ACIM_FREQ_CTRL_DSM_Trouble_Action:00000000 ACIM_FREQ_CTRL_DSM_Trouble_Action
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
AUTOMATION_FB_RampInit
AUTOMATION_Init
AUTOMATION_RegisterApp
AUTOMATION_SM_RegisterStateMachine
AUTOMATION_RegisterTask
AUTOMATION_PH_RegisterParamTable
AUTOMATION_FB_RegisterFunctionBlock
AUTOMATION_FB_AddConnectionEntry
AUTOMATION_FB_Connect
PWM_SVM_Init
PWM_SVM_Stop
PWM_SVM_InverterDisable
AUTOMATION_DeregisterTask
__aeabi_ldivmod
PWM_SVM_SetPWMFrequency
PWM_SVM_GetPWMFrequency
MOTOR_LIB_PIController
XMC_CCU8_SLICE_SetTimerCompareMatch
XMC_CCU8_SLICE_SetOutPath
XMC_CCU8_SLICE_StartConfig
PWM_SVM_InverterEnable
PWM_SVM_Start
AUTOMATION_SM_RequestState
AUTOMATION_EH_AppInterface_ReportError
