#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun  5 17:53:28 2018
# Process ID: 25672
# Current directory: /home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/design_1_wrapper.vds
# Journal file: /home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/Documents/CR-Project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/david/Apps/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25687 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1320.156 ; gain = 87.984 ; free physical = 1163 ; free virtual = 10899
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2089' bound to instance 'design_1_i' of component 'design_1' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2102]
INFO: [Synth 8-3491] module 'design_1_ComputeNewCentroids_0_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_ComputeNewCentroids_0_0_stub.vhdl:5' bound to instance 'ComputeNewCentroids_0' of component 'design_1_ComputeNewCentroids_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2526]
INFO: [Synth 8-638] synthesizing module 'design_1_ComputeNewCentroids_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_ComputeNewCentroids_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_1' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_finished' of component 'design_1_axi_gpio_0_1' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2546]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_gpio_0_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_reset' of component 'design_1_axi_gpio_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2569]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_intc_0_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'design_1_axi_intc_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2592]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2616]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2641]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2648]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2661]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_microblaze_0_0_stub.vhdl:90]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (5#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1134]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (6#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1134]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1971]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (7#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:444]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:740]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:794]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:822]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:444]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2890]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2903]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/synth/design_1.vhd:2102]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1363.688 ; gain = 131.516 ; free physical = 1174 ; free virtual = 10910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1363.688 ; gain = 131.516 ; free physical = 1174 ; free virtual = 10910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp16/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp16/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp17/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp17/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp18/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp18/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp19/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp19/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp20/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp20/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp21/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp21/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp22/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp22/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp23/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp23/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp24/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp24/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp25/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp25/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp26/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp26/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp27/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp27/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp28/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp28/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp29/design_1_ComputeNewCentroids_0_0_in_context.xdc] for cell 'design_1_i/ComputeNewCentroids_0'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp29/design_1_ComputeNewCentroids_0_0_in_context.xdc] for cell 'design_1_i/ComputeNewCentroids_0'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp30/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_reset'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp30/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_reset'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp31/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_finished'
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp31/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_finished'
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc:112]
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/david/Documents/CR-Project/KMeans/KMeans.srcs/constrs_1/imports/david/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1679.496 ; gain = 0.000 ; free physical = 905 ; free virtual = 10642
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 984 ; free virtual = 10721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 984 ; free virtual = 10721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp18/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/.Xil/Vivado-25672-david-Lenovo-U31-70/dcp18/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ComputeNewCentroids_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_finished. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 986 ; free virtual = 10723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 987 ; free virtual = 10724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 987 ; free virtual = 10724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 833 ; free virtual = 10569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 833 ; free virtual = 10569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10568
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_1                  |         1|
|2     |design_1_ComputeNewCentroids_0_0 |         1|
|3     |design_1_axi_gpio_0_1            |         1|
|4     |design_1_axi_gpio_0_0            |         1|
|5     |design_1_axi_intc_0_0            |         1|
|6     |design_1_axi_uartlite_0_0        |         1|
|7     |design_1_clk_wiz_1_0             |         1|
|8     |design_1_mdm_1_0                 |         1|
|9     |design_1_microblaze_0_0          |         1|
|10    |design_1_rst_clk_wiz_1_100M_0    |         1|
|11    |design_1_xlconstant_0_0          |         1|
|12    |design_1_dlmb_bram_if_cntlr_0    |         1|
|13    |design_1_dlmb_v10_0              |         1|
|14    |design_1_ilmb_bram_if_cntlr_0    |         1|
|15    |design_1_ilmb_v10_0              |         1|
|16    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_ComputeNewCentroids_0_0_bbox_0 |     1|
|2     |design_1_axi_gpio_0_0_bbox_2            |     1|
|3     |design_1_axi_gpio_0_1_bbox_1            |     1|
|4     |design_1_axi_intc_0_0_bbox_3            |     1|
|5     |design_1_axi_uartlite_0_0_bbox_4        |     1|
|6     |design_1_clk_wiz_1_0_bbox_5             |     1|
|7     |design_1_dlmb_bram_if_cntlr_0_bbox_9    |     1|
|8     |design_1_dlmb_v10_0_bbox_10             |     1|
|9     |design_1_ilmb_bram_if_cntlr_0_bbox_11   |     1|
|10    |design_1_ilmb_v10_0_bbox_12             |     1|
|11    |design_1_lmb_bram_0_bbox_13             |     1|
|12    |design_1_mdm_1_0_bbox_6                 |     1|
|13    |design_1_microblaze_0_0_bbox_7          |     1|
|14    |design_1_rst_clk_wiz_1_100M_0_bbox_14   |     1|
|15    |design_1_xbar_1_bbox_8                  |     1|
|16    |design_1_xlconstant_0_0_bbox_15         |     1|
|17    |IBUF                                    |     2|
|18    |OBUF                                    |     1|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1638|
|2     |  design_1_i                  |design_1                              |  1635|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   526|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.496 ; gain = 447.324 ; free physical = 832 ; free virtual = 10567
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1679.496 ; gain = 131.516 ; free physical = 886 ; free virtual = 10622
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1679.504 ; gain = 447.324 ; free physical = 893 ; free virtual = 10629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1679.504 ; gain = 466.445 ; free physical = 869 ; free virtual = 10605
INFO: [Common 17-1381] The checkpoint '/home/david/Documents/CR-Project/KMeans/KMeans.runs/synth_2/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1679.504 ; gain = 0.000 ; free physical = 870 ; free virtual = 10606
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 17:54:38 2018...
