// Seed: 3432819686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output tri id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire module_0;
  ;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply0 id_2
);
  assign id_0 = -1;
  logic [7:0]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  logic id_32;
  wire  id_33;
  assign id_22[-1] = 1;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_32,
      id_33
  );
endmodule
