DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "DRAM_2K_18bit"
duLibraryName "mopshub_lib"
duName "fh_epath_fifo2K_18bit_wide"
elements [
]
mwi 0
uid 116,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "12"
)
(EmbeddedInstance
name "eb2"
number "13"
)
(EmbeddedInstance
name "eb3"
number "14"
)
(EmbeddedInstance
name "eb4"
number "15"
)
(EmbeddedInstance
name "eb5"
number "16"
)
(EmbeddedInstance
name "eb6"
number "17"
)
(EmbeddedInstance
name "eb7"
number "18"
)
(EmbeddedInstance
name "eb8"
number "19"
)
(EmbeddedInstance
name "eb9"
number "20"
)
(EmbeddedInstance
name "eb10"
number "21"
)
(EmbeddedInstance
name "eb11"
number "22"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "fifoTXelink_wrap.v"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1614766600"
)
(HdrProperty
class "HDS"
name "DocView"
value "fifoTXelink_wrap.v"
)
(HdrProperty
class "HDS"
name "DocViewState"
value ""
)
]
)
version "32.1"
newIbd 1
appVersion "2019.4 (Build 4)"
noEmbeddedEditors 1
model (IbdDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/fifo@t@xelink_wrap/struct.ibd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/fifo@t@xelink_wrap/struct.ibd.user"
)
(vvPair
variable "SourceDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/dcs/git/mopshub/mopshub_lib/hds/fifo@t@xelink_wrap"
)
(vvPair
variable "d_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/fifoTXelink_wrap"
)
(vvPair
variable "date"
value "03/03/21"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "fifoTXelink_wrap"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.ibd"
)
(vvPair
variable "f_logical"
value "struct.ibd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "03/03/21"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "11:20:10"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "fifoTXelink_wrap"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/dcs/git/mopshub/mopshub_lib/hds/fifo@t@xelink_wrap/struct.ibd"
)
(vvPair
variable "p_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/fifoTXelink_wrap/struct.ibd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2018-19/RHELx86/XCELIUM_18.03.010/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2018-19/RHELx86/AMS_17.1.1/questasim/v10.6_1/bin"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "ibd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:20:10"
)
(vvPair
variable "unit"
value "fifoTXelink_wrap"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 1,0
optionalChildren [
*1 (Property
uid 42,0
pclass "HDS"
pname "DocView"
pvalue "fifoTXelink_wrap.v"
ptn "String"
)
*2 (Property
uid 43,0
pclass "HDS"
pname "DocViewState"
pvalue "1614766600"
ptn "String"
)
*3 (Property
uid 160,0
pclass "HDS"
pname "DocView"
pvalue "fifoTXelink_wrap.v"
ptn "String"
)
*4 (Property
uid 161,0
pclass "HDS"
pname "DocViewState"
ptn "String"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *5 (PackageList
uid 2,0
stg "VerticalLayoutStrategy"
textVec [
*6 (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*7 (MLText
uid 4,0
va (VaSet
font "courier,8,0"
)
xt "0,900,15000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 5,0
stg "VerticalLayoutStrategy"
textVec [
*8 (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*9 (Text
uid 7,0
va (VaSet
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*10 (MLText
uid 8,0
va (VaSet
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps
"
tm "BdCompilerDirectivesTextMgr"
)
*11 (Text
uid 9,0
va (VaSet
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*12 (MLText
uid 10,0
va (VaSet
font "courier,8,0"
)
xt "20000,0,32500,900"
st "// Internal Declarations
"
tm "BdCompilerDirectivesTextMgr"
)
*13 (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*14 (MLText
uid 12,0
va (VaSet
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
logical (IbdLogical
uid 13,0
colContainer (IbdColContainer
uid 14,0
optionalChildren [
*15 (IbdInterface
ordering 1
uid 15,0
name "fifoTXelink_wrap"
on 8
fa [
(IbdNFA
io "I"
c *16 (IbdNet
d (Decl
n "din"
t "wire"
b "[DATA_IN_WIDTH-1:0]"
prec "// Port Declarations"
eolc "//DATA = 2bits +16bits"
preAdd 0
o 22
)
uid 92,0
on 33
nodes [
&15
]
)
)
(IbdNFA
io "I"
c *17 (IbdNet
d (Decl
n "wr_en"
t "wire"
o 28
)
uid 104,0
on 39
nodes [
&15
]
)
)
(IbdNFA
io "I"
c *18 (IbdNet
d (Decl
n "rd_clk"
t "wire"
o 24
)
uid 96,0
on 35
nodes [
&15
*19 (IbdHdsComponent
archFileType "UNKNOWN"
p [
*20 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "dout"
t "reg"
b "[DATA_WIDTH-1:0]"
preAdd 0
posAdd 0
o 1
)
)
)
*21 (IbdCptPort
p (LogicalPort
lang 5
decl (Decl
n "din"
t "wire"
b "[DATA_WIDTH-1:0]"
prec "//It defines when the signal is deasserted. The threshold can be dynamically set in-circuit during reset."
preAdd 0
o 6
)
)
)
*22 (IbdCptPort
p (LogicalPort
lang 5
decl (Decl
n "rd_clk"
t "wire"
o 9
)
)
)
*23 (IbdCptPort
p (LogicalPort
lang 5
decl (Decl
n "rd_en"
t "wire"
preAdd 0
o 8
)
)
)
*24 (IbdCptPort
p (LogicalPort
lang 5
decl (Decl
n "wr_clk"
t "wire"
o 10
)
)
)
*25 (IbdCptPort
p (LogicalPort
lang 5
decl (Decl
n "wr_en"
t "wire"
eolc "//If the FIFO is not full, asserting this signal causes data to be written to the FIFO. This signal is active high"
posAdd 0
o 7
)
)
)
*26 (IbdCptPort
p (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 11
)
)
)
*27 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "empty"
t "wire"
preAdd 0
o 3
)
)
)
*28 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "full"
t "wire"
eolc "//FIFO is full. Write requests are ignored when is full is non-destructive to the contents of the FIFO. T"
posAdd 0
o 2
)
)
)
*29 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "almost_full"
t "wire"
eolc "//  this signal indicates that only one more write can be performed before the FIFO is full."
preAdd 0
posAdd 0
o 5
)
)
)
*30 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "prog_full_thresh_assert"
t "wire"
b "[ADDRESS_WIDTH-2:0]"
eolc "// Used to set the upper threshold value for the programmable full flag,"
posAdd 0
o 12
)
)
)
*31 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "prog_full_thresh_negate"
t "wire"
b "[ADDRESS_WIDTH-2:0]"
prec "//It defines when the signal is asserted. Thethreshold can be dynamically set in-circuit during reset."
eolc "//Used to set the lower threshold value for the programmable full flag,"
preAdd 0
posAdd 0
o 13
)
)
)
*32 (IbdCptPort
p (LogicalPort
lang 5
m 1
decl (Decl
n "prog_full"
t "wire"
eolc "//The signal is asserted when the number of entries in the FIFO is greater than or equal to the user-defined assert threshold. W"
posAdd 0
o 4
)
)
)
]
inst "DRAM_2K_18bit"
lib "mopshub_lib"
ele [
]
ordering 1
bc "-------------------------------------------------------------------------------------------
-- Instantiate FIFO - ip
-------------------------------------------------------------------------------------------
"
uid 116,0
name "fh_epath_fifo2K_18bit_wide"
on 11
fa [
(IbdCFA
l "rd_clk"
p &22
c &18
)
(IbdCFA
l "prog_full"
p &32
c *33 (IbdNet
d (Decl
n "prog_full_s"
t "reg"
o 3
)
uid 54,0
on 14
nodes [
&19
]
)
)
(IbdCFA
l "wr_en"
p &25
c *34 (IbdNet
d (Decl
n "wr_en_r"
t "reg"
o 21
iv "0"
)
uid 90,0
on 32
nodes [
&19
]
)
)
(IbdCFA
l "empty"
p &27
c *35 (IbdNet
d (Decl
n "empty_efifo"
t "reg"
o 2
)
uid 52,0
on 13
nodes [
&19
]
)
)
(IbdCFA
l "rd_en"
p &23
c *36 (IbdNet
d (Decl
n "rd_en_s"
t "reg"
o 1
)
uid 50,0
on 12
nodes [
&19
]
)
)
(IbdCFA
l "din"
p &21
c *37 (IbdNet
d (Decl
n "din_r"
t "reg"
b "[DATA_IN_WIDTH-1:0]"
eolc "// The default input has commas (2'b11) as a wordcode"
o 12
iv "{2'b11, 16'b0}"
)
uid 72,0
on 23
nodes [
&19
]
)
)
(IbdCFA
l "rst"
p &26
c *38 (IbdNet
d (Decl
n "fifoFLUSH"
t "wire"
eolc "// x-link wrapper signal"
o 23
)
uid 94,0
on 34
nodes [
&15
&19
]
)
)
(IbdCFA
l "full"
p &28
c *39 (IbdNet
d (Decl
n "full"
t "wire"
o 32
)
uid 112,0
on 43
nodes [
&15
&19
]
)
)
(IbdCFA
l "wr_clk"
p &24
c *40 (IbdNet
d (Decl
n "wr_clk"
t "wire"
o 27
)
uid 102,0
on 38
nodes [
&15
&19
]
)
)
(IbdCFA
l "dout"
p &20
c *41 (IbdNet
d (Decl
n "dout18bit"
t "reg"
b "[DATA_OUT_WIDTH-1:0]"
o 11
)
uid 70,0
on 22
nodes [
&19
]
)
)
]
dec [
]
ucp [
(IbdPortFA
f "O: almost_full"
p &29
c *42 (IbdUcPortConnector
uid 153,0
on 9
nodes [
&19
]
)
)
(IbdPortFA
f "O: prog_full_thresh_assert[ADDRESS_WIDTH-2:0]"
p &30
c *43 (IbdUcPortConnector
uid 155,0
on 10
nodes [
&19
]
)
)
(IbdPortFA
f "O: prog_full_thresh_negate[ADDRESS_WIDTH-2:0]"
p &31
c *44 (IbdUcPortConnector
uid 157,0
on 11
nodes [
&19
]
)
)
]
)
]
)
)
(IbdNFA
io "O"
c *45 (IbdNet
d (Decl
n "doutRdy"
t "wire"
o 30
)
uid 108,0
on 41
nodes [
&15
]
)
)
(IbdNFA
io "I"
c *46 (IbdNet
d (Decl
n "rst"
t "wire"
prec "// Port Declarations"
preAdd 0
o 26
)
uid 100,0
on 37
nodes [
&15
]
)
)
(IbdNFA
io "I"
c &38
)
(IbdNFA
io "I"
c *47 (IbdNet
d (Decl
n "rd_en"
t "wire"
eolc "// 1 clk trigger feeded from the EPROC_Out block"
o 25
)
uid 98,0
on 36
nodes [
&15
]
)
)
(IbdNFA
io "O"
c *48 (IbdNet
d (Decl
n "prog_full"
t "wire"
o 33
)
uid 114,0
on 44
nodes [
&15
]
)
)
(IbdNFA
io "O"
c *49 (IbdNet
d (Decl
n "empty"
t "wire"
o 31
)
uid 110,0
on 42
nodes [
&15
]
)
)
(IbdNFA
io "O"
c &39
)
(IbdNFA
io "I"
c &40
)
(IbdNFA
io "O"
c *50 (IbdNet
d (Decl
n "dout"
t "wire"
b "[DATA_OUT_WIDTH-1:0]"
o 29
)
uid 106,0
on 40
nodes [
&15
]
)
)
]
dec [
]
)
&19
*51 (IbdEB
uid 120,0
optionalChildren [
*52 (IbdEmbeddedText
theText "//-------------------------------------------------------------------------------------------
//-- write pipeline
//-------------------------------------------------------------------------------------------
always @ (posedge wr_clk)
  begin
    wr_en_r <= wr_en;
    din_r   <= din;
  end
"
uid 121,0
)
]
name "eb1"
on 12
fa [
]
dec [
]
)
*53 (IbdEB
uid 123,0
optionalChildren [
*54 (IbdEmbeddedText
theText "//-------------------------------------------------------------------------------------------
//-- re pulse [Reading Data]
//-------------------------------------------------------------------------------------------
always @ (posedge rd_clk,rst)
  begin
     if (rst)
      byte_cnt <= 0;
     else if (rd_en)//-- 1 clk trigger       
    byte_cnt <= !byte_cnt; 
  end
"
uid 124,0
)
]
name "eb2"
on 13
fa [
]
dec [
]
)
*55 (IbdEB
uid 126,0
optionalChildren [
*56 (IbdEmbeddedText
theText "assign rd_en_s = rd_en & (!byte_cnt) & (!empty_efifo);//-- only when byte_cnt = 0
assign word16_code = dout18bit[17:16];
"
uid 127,0
)
]
name "eb3"
on 14
fa [
]
dec [
]
)
*57 (IbdEB
uid 129,0
optionalChildren [
*58 (IbdEmbeddedText
theText "//Assigning the word16_code
always @ (word16_code,empty_efifo1,empty_efifo2)
  begin
    if(empty_efifo1 == 1)//The FIFO is empty
      begin
        byte0_code =2'b11; //Idle mode sends only Comma
        byte1_code =2'b11;
      end
    else
      if(word16_code == 2'b10)//start of message
        begin
          byte0_code =2'b11; //Comma
          byte1_code =2'b10; //start of message
        end
      else if (word16_code == 2'b01)//end of message
         begin
          byte0_code =2'b01; //end of message
          byte1_code =2'b11; //Comma
        end
      else //00 data       
         begin
          byte0_code = {empty_efifo1, empty_efifo1}; 
          byte1_code = {empty_efifo2, empty_efifo2}; 
        end
  end
"
uid 130,0
)
]
name "eb4"
on 15
fa [
]
dec [
]
)
*59 (IbdEB
uid 132,0
optionalChildren [
*60 (IbdEmbeddedText
theText "assign byte0 = {byte0_code , dout18bit[15:8]};
assign byte1 =  {byte1_code , dout18bit[7 : 0]};
"
uid 133,0
)
]
name "eb5"
on 16
fa [
]
dec [
]
)
*61 (IbdEB
uid 135,0
optionalChildren [
*62 (IbdEmbeddedText
theText "// Generate Dout
always @(byte_cnt,byte0,byte1)
  begin
     if (byte_cnt ==1)
      dout = byte0;
     else  
     dout = byte1;
  end
"
uid 136,0
)
]
name "eb6"
on 17
fa [
]
dec [
]
)
*63 (IbdEB
uid 138,0
optionalChildren [
*64 (IbdEmbeddedText
theText "// deliver a byte_rdy signal
always @ (posedge rd_clk)
  begin
    byte_rdy =byte_cnt;
  end
"
uid 139,0
)
]
name "eb7"
on 18
fa [
]
dec [
]
)
*65 (IbdEB
uid 141,0
optionalChildren [
*66 (IbdEmbeddedText
theText "//-------------------------------------------------------------------------------------------
//-- re-pulse [Empty FIFO]
//-------------------------------------------------------------------------------------------
always @ (posedge rd_clk)
 begin
    doutRdy = rd_en;   
    empty_efifo1 = empty_efifo;
    empty_efifo2 = empty_efifo1;  
    empty_efifo3 = empty_efifo2; 
  end
"
uid 142,0
)
]
name "eb8"
on 19
fa [
]
dec [
]
)
*67 (IbdEB
uid 144,0
optionalChildren [
*68 (IbdEmbeddedText
theText "assign empty_efifo = empty;
"
uid 145,0
)
]
name "eb9"
on 20
fa [
]
dec [
]
)
*69 (IbdEB
uid 147,0
optionalChildren [
*70 (IbdEmbeddedText
theText "always @ (posedge rd_clk)
 begin
    rst_state = rst | fifoFLUSH;
    OE = !rst_state;
  end
"
uid 148,0
)
]
name "eb10"
on 21
fa [
]
dec [
]
)
*71 (IbdEB
uid 150,0
optionalChildren [
*72 (IbdEmbeddedText
theText "assign prog_full =prog_full_s & OE; // Take the signal out of the FIFO
"
uid 151,0
)
]
name "eb11"
on 22
fa [
]
dec [
]
)
]
)
rowContainer (IbdRowContainer
uid 16,0
optionalChildren [
&36
&35
&33
*73 (IbdNet
d (Decl
n "OE"
t "reg"
o 4
)
uid 56,0
on 15
)
*74 (IbdNet
d (Decl
n "rst_state"
t "reg"
o 5
)
uid 58,0
on 16
)
*75 (IbdNet
d (Decl
n "byte_cnt"
t "reg"
o 6
)
uid 60,0
on 17
)
*76 (IbdNet
d (Decl
n "byte_mux_sel"
t "reg"
o 7
)
uid 62,0
on 18
)
*77 (IbdNet
d (Decl
n "byte_rdy"
t "reg"
o 8
)
uid 64,0
on 19
)
*78 (IbdNet
d (Decl
n "rd_en1"
t "reg"
o 9
)
uid 66,0
on 20
)
*79 (IbdNet
d (Decl
n "rd_en2"
t "reg"
o 10
iv "0"
)
uid 68,0
on 21
)
&41
&37
*80 (IbdNet
d (Decl
n "byte0"
t "reg"
b "[9:0]"
o 13
)
uid 74,0
on 24
)
*81 (IbdNet
d (Decl
n "byte1"
t "reg"
b "[9:0]"
o 14
iv "{2'b11, 8'b0}"
)
uid 76,0
on 25
)
*82 (IbdNet
d (Decl
n "byte0_code"
t "reg"
b "[1:0]"
o 15
)
uid 78,0
on 26
)
*83 (IbdNet
d (Decl
n "byte1_code"
t "reg"
b "[1:0]"
o 16
)
uid 80,0
on 27
)
*84 (IbdNet
d (Decl
n "word16_code"
t "reg"
b "[1:0]"
o 17
)
uid 82,0
on 28
)
*85 (IbdNet
d (Decl
n "empty_efifo1"
t "reg"
o 18
)
uid 84,0
on 29
)
*86 (IbdNet
d (Decl
n "empty_efifo2"
t "reg"
o 19
)
uid 86,0
on 30
)
*87 (IbdNet
d (Decl
n "empty_efifo3"
t "reg"
o 20
)
uid 88,0
on 31
)
&34
&16
&38
&18
&47
&46
&40
&17
&50
&45
&49
&39
&48
&42
&43
&44
]
)
)
physical (MPhysicalIbd
activeIct &0
mainIct (MIct
name "All"
mcolContainer (MIctColContainer
optionalChildren [
*88 (MRefCol
p 0
uid 20,0
d 20
)
*89 (MNameCol
p 2
uid 21,0
d 150
)
*90 (MTypeCol
p 3
uid 22,0
)
*91 (MSignedCol
p 4
uid 23,0
)
*92 (MBoundsCol
p 5
uid 24,0
d 126
)
*93 (MFilterCol
p 6
hidden 1
uid 25,0
d 120
)
*94 (MFixedCol
p 7
hidden 1
uid 26,0
d 20
)
*95 (MInterfaceCol
p 8
uid 27,0
d 35
ibdInterface &15
)
*96 (MDelayCol
p 23
uid 28,0
)
*97 (MValueCol
p 24
uid 29,0
d 90
)
*98 (MEolCol
p 25
uid 30,0
d 300
)
*99 (MHdsCompInstCol
p 9
uid 117,0
optionalChildren [
*100 (MCompPortCol
p 10
hidden 1
uid 118,0
d 60
)
*101 (MCompActualCol
p 11
hidden 1
uid 119,0
d 35
)
]
d 35
comp &19
)
*102 (MEBCol
p 12
uid 122,0
d 35
eb &51
)
*103 (MEBCol
p 13
uid 125,0
d 35
eb &53
)
*104 (MEBCol
p 14
uid 128,0
d 35
eb &55
)
*105 (MEBCol
p 15
uid 131,0
d 35
eb &57
)
*106 (MEBCol
p 16
uid 134,0
d 35
eb &59
)
*107 (MEBCol
p 17
uid 137,0
d 35
eb &61
)
*108 (MEBCol
p 18
uid 140,0
d 35
eb &63
)
*109 (MEBCol
p 19
uid 143,0
d 35
eb &65
)
*110 (MEBCol
p 20
uid 146,0
d 35
eb &67
)
*111 (MEBCol
p 21
uid 149,0
d 35
eb &69
)
*112 (MEBCol
p 22
uid 152,0
d 35
eb &71
)
*113 (MExpandCol
p 1
uid 159,0
d 15
depth 1
)
]
)
mrowContainer (MIctRowContainer
optionalChildren [
*114 (MRefRow
p 0
uid 32,0
)
*115 (MNameRow
p 1
uid 33,0
d 162
)
*116 (MLibRow
p 2
uid 34,0
)
*117 (MInstanceRefRow
p 3
uid 35,0
)
*118 (MPortMapLabelRow
p 4
uid 36,0
)
*119 (MFilterRow
p 5
hidden 1
uid 37,0
d 20
)
*120 (MFixedRow
p 6
hidden 1
uid 38,0
)
*121 (MReqRow
p 7
hidden 1
uid 39,0
)
*122 (MUcPortGroupRow
p 8
uid 40,0
optionalChildren [
*123 (MUcPortRow
p 9
uid 154,0
ucport &42
)
*124 (MUcPortRow
p 10
uid 156,0
ucport &43
)
*125 (MUcPortRow
p 11
uid 158,0
ucport &44
)
]
expandCol &113
)
*126 (MEmptyRow
p 45
uid 41,0
)
*127 (MNetRow
p 12
uid 51,0
net &36
)
*128 (MNetRow
p 13
uid 53,0
net &35
)
*129 (MNetRow
p 14
uid 55,0
net &33
)
*130 (MNetRow
p 15
uid 57,0
net &73
)
*131 (MNetRow
p 16
uid 59,0
net &74
)
*132 (MNetRow
p 17
uid 61,0
net &75
)
*133 (MNetRow
p 18
uid 63,0
net &76
)
*134 (MNetRow
p 19
uid 65,0
net &77
)
*135 (MNetRow
p 20
uid 67,0
net &78
)
*136 (MNetRow
p 21
uid 69,0
net &79
)
*137 (MNetRow
p 22
uid 71,0
net &41
)
*138 (MNetRow
p 23
uid 73,0
net &37
)
*139 (MNetRow
p 24
uid 75,0
net &80
)
*140 (MNetRow
p 25
uid 77,0
net &81
)
*141 (MNetRow
p 26
uid 79,0
net &82
)
*142 (MNetRow
p 27
uid 81,0
net &83
)
*143 (MNetRow
p 28
uid 83,0
net &84
)
*144 (MNetRow
p 29
uid 85,0
net &85
)
*145 (MNetRow
p 30
uid 87,0
net &86
)
*146 (MNetRow
p 31
uid 89,0
net &87
)
*147 (MNetRow
p 32
uid 91,0
net &34
)
*148 (MNetRow
p 33
uid 93,0
net &16
)
*149 (MNetRow
p 34
uid 95,0
net &38
)
*150 (MNetRow
p 35
uid 97,0
net &18
)
*151 (MNetRow
p 36
uid 99,0
net &47
)
*152 (MNetRow
p 37
uid 101,0
net &46
)
*153 (MNetRow
p 38
uid 103,0
net &40
)
*154 (MNetRow
p 39
uid 105,0
net &17
)
*155 (MNetRow
p 40
uid 107,0
net &50
)
*156 (MNetRow
p 41
uid 109,0
net &45
)
*157 (MNetRow
p 42
uid 111,0
net &49
)
*158 (MNetRow
p 43
uid 113,0
net &39
)
*159 (MNetRow
p 44
uid 115,0
net &48
)
]
)
vaOverrides [
]
)
blkMVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,1"
)
hdsCompMva (MVa
cellColor "45055,65535,30000"
fontColor "0,0,0"
font "courier,10,1"
)
mwCompMva (MVa
cellColor "0,65535,65535"
fontColor "0,0,0"
font "courier,10,1"
)
ipCompMva (MVa
cellColor "45055,65535,30000"
fontColor "0,0,0"
font "courier,10,1"
)
embeddedBlkMva (MVa
cellColor "65535,65535,37120"
fontColor "0,0,0"
font "courier,10,1"
)
expressionRowMva (MVa
alignment 0
cellColor "65280,65280,46080"
fontColor "0,0,0"
font "courier,10,1"
)
netSliceMva (MVa
alignment 0
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,1"
)
bundleMva (MVa
alignment 0
cellColor "65280,65280,46080"
fontColor "0,0,0"
font "courier,10,1"
)
propColMva (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,1"
)
groupColMva (MVa
alignment 0
cellColor "62965,57054,46003"
fontColor "0,0,0"
font "courier,10,1"
)
interfaceColMva (MVa
cellColor "59904,39936,65280"
fontColor "0,0,0"
font "courier,10,1"
)
frameColMva (MVa
alignment 0
cellColor "0,0,65535"
fontColor "65535,65535,65535"
font "courier,10,1"
)
propRowMva (MVa
alignment 0
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,1"
)
groupRowMva (MVa
alignment 0
cellColor "62965,57054,46003"
fontColor "0,0,0"
font "courier,10,1"
)
netRowMva (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
uid 17,0
)
lastUid 161,0
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *160 (LEmptyRow
)
optionalChildren [
*161 (RefLabelRowHdr
)
*162 (TitleRowHdr
)
*163 (FilterRowHdr
)
*164 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*165 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*166 (GroupColHdr
tm "GroupColHdrMgr"
)
*167 (NameColHdr
tm "GenericNameColHdrMgr"
)
*168 (InitColHdr
tm "GenericValueColHdrMgr"
)
*169 (EolColHdr
tm "GenericEolColHdrMgr"
)
*170 (LogGeneric
generic (GiElement
name "DATA_IN_WIDTH"
value "18"
pr "// FIFO parameters"
apr 0
)
uid 45,0
)
*171 (LogGeneric
generic (GiElement
name "DATA_OUT_WIDTH"
value "10"
)
uid 47,0
)
*172 (LogGeneric
generic (GiElement
name "comma_byte"
type "[9:0]"
value "{2'b11, 8'b0}"
)
uid 49,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*173 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *174 (MRCItem
litem &160
pos 3
dimension 20
)
optionalChildren [
*175 (MRCItem
litem &161
pos 0
dimension 20
)
*176 (MRCItem
litem &162
pos 1
dimension 23
)
*177 (MRCItem
litem &163
pos 2
hidden 1
dimension 20
)
*178 (MRCItem
litem &170
pos 0
dimension 20
uid 44,0
)
*179 (MRCItem
litem &171
pos 1
dimension 20
uid 46,0
)
*180 (MRCItem
litem &172
pos 2
dimension 20
uid 48,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*181 (MRCItem
litem &164
pos 0
dimension 20
)
*182 (MRCItem
litem &166
pos 1
dimension 50
)
*183 (MRCItem
litem &167
pos 2
dimension 100
)
*184 (MRCItem
litem &168
pos 3
dimension 50
)
*185 (MRCItem
litem &169
pos 4
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
