Analysis & Synthesis report for vga_DS
Mon Dec 08 17:07:47 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: pll:vgapll|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vgaController:vgaCont
 15. Parameter Settings for User Entity Instance: spi_frm_slave:spireceive
 16. Parameter Settings for User Entity Instance: videoGen:videoGen|to_decimal:digits
 17. Parameter Settings for User Entity Instance: videoGen:videoGen|draw_path:path
 18. Parameter Settings for User Entity Instance: videoGen:videoGen|draw_result:result
 19. Parameter Settings for User Entity Instance: videoGen:videoGen|draw_health:hp
 20. Parameter Settings for User Entity Instance: videoGen:videoGen|draw_score:sc
 21. Parameter Settings for User Entity Instance: videoGen:videoGen|draw_game_over:go
 22. Parameter Settings for User Entity Instance: videoGen:videoGen|draw_mouse:mo
 23. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|draw_path:path|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|draw_path:path|lpm_mult:Mult2
 25. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|draw_path:path|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|to_decimal:digits|lpm_divide:Div0
 29. altpll Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "videoGen:videoGen|draw_game_over:go|chargenrom:chargenromb"
 32. Port Connectivity Checks: "videoGen:videoGen|draw_score:sc|chargenrom:chargenromb"
 33. Port Connectivity Checks: "videoGen:videoGen|draw_result:result|chargenrom:chargenromb"
 34. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[7].test"
 35. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[6].test"
 36. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[5].test"
 37. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[4].test"
 38. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[3].test"
 39. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[2].test"
 40. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[1].test"
 41. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"
 42. Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[0].test"
 43. Port Connectivity Checks: "videoGen:videoGen|draw_path:path"
 44. Port Connectivity Checks: "videoGen:videoGen"
 45. Port Connectivity Checks: "pll:vgapll"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 08 17:07:47 2014    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; vga_DS                                   ;
; Top-level Entity Name              ; vga_DS                                   ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 5,258                                    ;
;     Total combinational functions  ; 4,775                                    ;
;     Dedicated logic registers      ; 579                                      ;
; Total registers                    ; 579                                      ;
; Total pins                         ; 40                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 8                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; vga_DS             ; vga_DS             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv                     ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd                    ;         ;
; charrom.txt                      ; yes             ; Auto-Found File              ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/charrom.txt                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mult_c4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_c4t.tdf            ;         ;
; db/mult_e4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_e4t.tdf            ;         ;
; db/mult_fbt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_fbt.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_divide.tdf                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/abs_divider.inc                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;         ;
; db/lpm_divide_p9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_p9m.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_p5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/alt_u_div_p5f.tdf       ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_vnc.tdf         ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_mhm.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 5,258                                             ;
;                                             ;                                                   ;
; Total combinational functions               ; 4775                                              ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 1396                                              ;
;     -- 3 input functions                    ; 2292                                              ;
;     -- <=2 input functions                  ; 1087                                              ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 2717                                              ;
;     -- arithmetic mode                      ; 2058                                              ;
;                                             ;                                                   ;
; Total registers                             ; 579                                               ;
;     -- Dedicated logic registers            ; 579                                               ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 40                                                ;
; Embedded Multiplier 9-bit elements          ; 8                                                 ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; videoGen:videoGen|ringbuffer:ring|startpointer[0] ;
; Maximum fan-out                             ; 601                                               ;
; Total fan-out                               ; 16315                                             ;
; Average fan-out                             ; 3.00                                              ;
+---------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_DS                                      ; 4775 (1)          ; 579 (0)      ; 0           ; 8            ; 0       ; 4         ; 40   ; 0            ; |vga_DS                                                                                                                                     ;              ;
;    |pll:vgapll|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|pll:vgapll                                                                                                                          ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|pll:vgapll|altpll:altpll_component                                                                                                  ;              ;
;          |pll_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated                                                                        ;              ;
;    |spi_frm_slave:spireceive|                ; 8 (8)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|spi_frm_slave:spireceive                                                                                                            ;              ;
;    |vgaController:vgaCont|                   ; 219 (219)         ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|vgaController:vgaCont                                                                                                               ;              ;
;    |videoGen:videoGen|                       ; 4547 (712)        ; 486 (0)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |vga_DS|videoGen:videoGen                                                                                                                   ;              ;
;       |datatypeextra:comb_3|                 ; 12 (12)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatypeextra:comb_3                                                                                              ;              ;
;       |datatypeoctagon:comb_6|               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatypeoctagon:comb_6                                                                                            ;              ;
;       |datatypepath:comb_5|                  ; 3 (3)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatypepath:comb_5                                                                                               ;              ;
;       |datatyperesult:comb_7|                ; 2 (2)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatyperesult:comb_7                                                                                             ;              ;
;       |datatyperoll:comb_4|                  ; 2 (2)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatyperoll:comb_4                                                                                               ;              ;
;       |datatypescore:comb_9|                 ; 1 (1)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatypescore:comb_9                                                                                              ;              ;
;       |datatypetimer:comb_8|                 ; 1 (1)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|datatypetimer:comb_8                                                                                              ;              ;
;       |draw_game_over:go|                    ; 142 (97)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_game_over:go                                                                                                 ;              ;
;          |chargenrom:chargenromb|            ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_game_over:go|chargenrom:chargenromb                                                                          ;              ;
;       |draw_health:hp|                       ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_health:hp                                                                                                    ;              ;
;       |draw_mouse:mo|                        ; 165 (165)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_mouse:mo                                                                                                     ;              ;
;       |draw_path:path|                       ; 212 (212)         ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path                                                                                                    ;              ;
;          |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path|lpm_mult:Mult0                                                                                     ;              ;
;             |mult_c4t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path|lpm_mult:Mult0|mult_c4t:auto_generated                                                             ;              ;
;          |lpm_mult:Mult1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path|lpm_mult:Mult1                                                                                     ;              ;
;             |mult_e4t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path|lpm_mult:Mult1|mult_e4t:auto_generated                                                             ;              ;
;          |lpm_mult:Mult2|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path|lpm_mult:Mult2                                                                                     ;              ;
;             |mult_e4t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_path:path|lpm_mult:Mult2|mult_e4t:auto_generated                                                             ;              ;
;       |draw_result:result|                   ; 110 (88)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_result:result                                                                                                ;              ;
;          |chargenrom:chargenromb|            ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_result:result|chargenrom:chargenromb                                                                         ;              ;
;       |draw_score:sc|                        ; 122 (78)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_score:sc                                                                                                     ;              ;
;          |chargenrom:chargenromb|            ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|draw_score:sc|chargenrom:chargenromb                                                                              ;              ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|lpm_mult:Mult0                                                                                                    ;              ;
;          |mult_fbt:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|lpm_mult:Mult0|mult_fbt:auto_generated                                                                            ;              ;
;       |octagonv2:gen_code_label[0].test|     ; 262 (232)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[1].test|     ; 259 (230)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[1].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[1].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[2].test|     ; 259 (230)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[2].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[2].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[3].test|     ; 259 (230)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[3].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[3].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[4].test|     ; 260 (230)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[4].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[4].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[5].test|     ; 259 (242)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[5].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[5].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[6].test|     ; 259 (230)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[6].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[6].test|chargenrom:order                                                                 ;              ;
;       |octagonv2:gen_code_label[7].test|     ; 256 (227)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[7].test                                                                                  ;              ;
;          |chargenrom:order|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|octagonv2:gen_code_label[7].test|chargenrom:order                                                                 ;              ;
;       |path_end_octagonv2:comb_12|           ; 146 (146)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|path_end_octagonv2:comb_12                                                                                        ;              ;
;       |ringbuffer:ring|                      ; 56 (56)           ; 238 (238)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|ringbuffer:ring                                                                                                   ;              ;
;       |roll_octagonv2:roll|                  ; 156 (156)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|roll_octagonv2:roll                                                                                               ;              ;
;       |separator:gen_code_label[0].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[0].sep                                                                                   ;              ;
;       |separator:gen_code_label[1].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[1].sep                                                                                   ;              ;
;       |separator:gen_code_label[2].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[2].sep                                                                                   ;              ;
;       |separator:gen_code_label[3].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[3].sep                                                                                   ;              ;
;       |separator:gen_code_label[4].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[4].sep                                                                                   ;              ;
;       |separator:gen_code_label[5].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[5].sep                                                                                   ;              ;
;       |separator:gen_code_label[6].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[6].sep                                                                                   ;              ;
;       |separator:gen_code_label[7].sep|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|separator:gen_code_label[7].sep                                                                                   ;              ;
;       |to_decimal:digits|                    ; 527 (48)          ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits                                                                                                 ;              ;
;          |lpm_divide:Div0|                   ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Div0                                                                                 ;              ;
;             |lpm_divide_mhm:auto_generated|  ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                   ;              ;
;                |sign_div_unsign_nlh:divider| ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;                   |alt_u_div_p5f:divider|    ; 238 (238)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider ;              ;
;          |lpm_divide:Mod0|                   ; 241 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0                                                                                 ;              ;
;             |lpm_divide_p9m:auto_generated|  ; 241 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0|lpm_divide_p9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_nlh:divider| ; 241 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0|lpm_divide_p9m:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;                   |alt_u_div_p5f:divider|    ; 241 (241)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_DS|videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0|lpm_divide_p9m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------------------------------------------------+
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |vga_DS|pll:vgapll ; C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 579   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 551   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; spi_frm_slave:spireceive|finished      ; 72      ;
; spi_frm_slave:spireceive|old_finished  ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                     ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |vga_DS|videoGen:videoGen|ringbuffer:ring|startpointer[0]      ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |vga_DS|videoGen:videoGen|ringbuffer:ring|endpointer[1]        ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |vga_DS|videoGen:videoGen|to_decimal:digits|digit_counter[2]   ;                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; |vga_DS|videoGen:videoGen|to_decimal:digits|leftover_value[20] ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[7][17]   ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[6][18]   ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[5][17]   ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[4][4]    ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[3][8]    ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[2][4]    ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[1][15]   ;                            ;
; 6:1                ; 29 bits   ; 116 LEs       ; 29 LEs               ; 87 LEs                 ; |vga_DS|videoGen:videoGen|ringbuffer:ring|ring_buffer[0][25]   ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |vga_DS|videoGen:videoGen|draw_score:sc|Mux2                   ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |vga_DS|videoGen:videoGen|draw_game_over:go|Mux3               ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |vga_DS|vgaController:vgaCont|g[6]                             ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; |vga_DS|vgaController:vgaCont|b[3]                             ;                            ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; |vga_DS|videoGen:videoGen|draw_score:sc|output_color[2]        ;                            ;
; 32:1               ; 5 bits    ; 105 LEs       ; 100 LEs              ; 5 LEs                  ; |vga_DS|videoGen:videoGen|draw_score:sc|output_color[14]       ;                            ;
; 36:1               ; 4 bits    ; 96 LEs        ; 88 LEs               ; 8 LEs                  ; |vga_DS|vgaController:vgaCont|r[0]                             ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; |vga_DS|vgaController:vgaCont|g[0]                             ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:vgapll|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 25000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1600                  ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
; HSTART         ; 0010011000 ; Unsigned Binary                      ;
; WIDTH          ; 1010000000 ; Unsigned Binary                      ;
; VSTART         ; 0000100101 ; Unsigned Binary                      ;
; HEIGHT         ; 0111100000 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_frm_slave:spireceive ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH_POWER    ; 5     ; Signed Integer                               ;
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|to_decimal:digits ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; BINARY_DIGIT_COUNT  ; 22    ; Signed Integer                                     ;
; DECIMAL_DIGIT_COUNT ; 7     ; Signed Integer                                     ;
; DIGIT_COUNTER_WIDTH ; 3     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|draw_path:path ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_THICKNESS  ; 25    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|draw_result:result ;
+---------------------+-------+-----------------------------------------------------+
; Parameter Name      ; Value ; Type                                                ;
+---------------------+-------+-----------------------------------------------------+
; DIGIT_WIDTH_BIT     ; 16    ; Signed Integer                                      ;
; DECIMAL_DIGIT_COUNT ; 3     ; Signed Integer                                      ;
; HEIGHT              ; 16    ; Signed Integer                                      ;
; BASE_Y              ; 20    ; Signed Integer                                      ;
; BASE_X              ; 550   ; Signed Integer                                      ;
+---------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|draw_health:hp ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH_SCALING  ; 0     ; Signed Integer                                       ;
; HEIGHT         ; 10    ; Signed Integer                                       ;
; BASE_Y         ; 20    ; Signed Integer                                       ;
; BASE_X         ; 50    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|draw_score:sc ;
+---------------------+-------+------------------------------------------------+
; Parameter Name      ; Value ; Type                                           ;
+---------------------+-------+------------------------------------------------+
; DIGIT_WIDTH_BIT     ; 8     ; Signed Integer                                 ;
; DECIMAL_DIGIT_COUNT ; 7     ; Signed Integer                                 ;
; HEIGHT              ; 8     ; Signed Integer                                 ;
; BASE_Y              ; 20    ; Signed Integer                                 ;
; BASE_X              ; 550   ; Signed Integer                                 ;
+---------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|draw_game_over:go ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; DIGIT_WIDTH_BIT     ; 16    ; Signed Integer                                     ;
; DECIMAL_DIGIT_COUNT ; 7     ; Signed Integer                                     ;
; HEIGHT              ; 16    ; Signed Integer                                     ;
; BASE_Y              ; 200   ; Signed Integer                                     ;
; BASE_X              ; 250   ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen:videoGen|draw_mouse:mo ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; RADIUS         ; 6     ; Signed Integer                                      ;
; THICKNESS      ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|draw_path:path|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 10          ; Untyped                           ;
; LPM_WIDTHB                                     ; 10          ; Untyped                           ;
; LPM_WIDTHP                                     ; 20          ; Untyped                           ;
; LPM_WIDTHR                                     ; 20          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_c4t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|draw_path:path|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11          ; Untyped                           ;
; LPM_WIDTHB                                     ; 10          ; Untyped                           ;
; LPM_WIDTHP                                     ; 21          ; Untyped                           ;
; LPM_WIDTHR                                     ; 21          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_e4t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|draw_path:path|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 11          ; Untyped                           ;
; LPM_WIDTHB                                     ; 10          ; Untyped                           ;
; LPM_WIDTHP                                     ; 21          ; Untyped                           ;
; LPM_WIDTHR                                     ; 21          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_e4t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|lpm_mult:Mult0  ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 20          ; Untyped             ;
; LPM_WIDTHR                                     ; 20          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fbt    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_p9m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|to_decimal:digits|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll:vgapll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 4                                               ;
; Entity Instance                       ; videoGen:videoGen|draw_path:path|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                              ;
;     -- LPM_WIDTHB                     ; 10                                              ;
;     -- LPM_WIDTHP                     ; 20                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; videoGen:videoGen|draw_path:path|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                                              ;
;     -- LPM_WIDTHB                     ; 10                                              ;
;     -- LPM_WIDTHP                     ; 21                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; videoGen:videoGen|draw_path:path|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                              ;
;     -- LPM_WIDTHB                     ; 10                                              ;
;     -- LPM_WIDTHP                     ; 21                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; videoGen:videoGen|lpm_mult:Mult0                ;
;     -- LPM_WIDTHA                     ; 10                                              ;
;     -- LPM_WIDTHB                     ; 10                                              ;
;     -- LPM_WIDTHP                     ; 20                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|draw_game_over:go|chargenrom:chargenromb" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; ch[5..4] ; Input ; Info     ; Stuck at VCC                                             ;
; ch[7..6] ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|draw_score:sc|chargenrom:chargenromb" ;
+----------+-------+----------+------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                              ;
+----------+-------+----------+------------------------------------------------------+
; ch[5..4] ; Input ; Info     ; Stuck at VCC                                         ;
; ch[7..6] ; Input ; Info     ; Stuck at GND                                         ;
+----------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|draw_result:result|chargenrom:chargenromb" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; ch[5..4] ; Input ; Info     ; Stuck at VCC                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[7].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[6].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[5].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[4].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[3].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[2].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[1].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ch       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ch[5..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ch[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; xoff     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; yoff     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|octagonv2:gen_code_label[0].test"                                                                                                                                                   ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ring_align_radius_offset ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "ring_align_radius_offset[9..8]" will be connected to GND.                  ;
; target_order             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shape_color[7..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[22..16]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[14..8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; shape_color[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shape_color[15]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|draw_path:path" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; background[22..21] ; Input ; Info     ; Stuck at GND         ;
; background[23]     ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; startpointer ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; endpointer   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:vgapll"                                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Mon Dec 08 17:07:10 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 25 design units, including 25 entities, in source file vga.sv
    Info (12023): Found entity 1: vga_DS
    Info (12023): Found entity 2: datatypepath
    Info (12023): Found entity 3: datatyperoll
    Info (12023): Found entity 4: datatypeextra
    Info (12023): Found entity 5: datatyperesult
    Info (12023): Found entity 6: datatypeoctagon
    Info (12023): Found entity 7: datatypetimer
    Info (12023): Found entity 8: datatypescore
    Info (12023): Found entity 9: ringbuffer
    Info (12023): Found entity 10: separator
    Info (12023): Found entity 11: vgaController
    Info (12023): Found entity 12: videoGen
    Info (12023): Found entity 13: octagonv2
    Info (12023): Found entity 14: roll_octagonv2
    Info (12023): Found entity 15: path_end_octagonv2
    Info (12023): Found entity 16: draw_result
    Info (12023): Found entity 17: draw_health
    Info (12023): Found entity 18: draw_score
    Info (12023): Found entity 19: draw_game_over
    Info (12023): Found entity 20: to_decimal
    Info (12023): Found entity 21: draw_mouse
    Info (12023): Found entity 22: draw_path
    Info (12023): Found entity 23: chargenrom
    Info (12023): Found entity 24: spi_slave_receive_only
    Info (12023): Found entity 25: spi_frm_slave
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file sfl.vhd
    Info (12022): Found design unit 1: sfl-SYN
    Info (12023): Found entity 1: sfl
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(272): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(274): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(276): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(280): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(281): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(284): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(285): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(308): instance has no name
Info (12127): Elaborating entity "vga_DS" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:vgapll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:vgapll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:vgapll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1600"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont"
Info (12128): Elaborating entity "spi_frm_slave" for hierarchy "spi_frm_slave:spireceive"
Warning (10230): Verilog HDL assignment warning at vga.sv(666): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:videoGen"
Info (12128): Elaborating entity "datatypeextra" for hierarchy "videoGen:videoGen|datatypeextra:comb_3"
Warning (10230): Verilog HDL assignment warning at vga.sv(78): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "datatyperoll" for hierarchy "videoGen:videoGen|datatyperoll:comb_4"
Warning (10230): Verilog HDL assignment warning at vga.sv(67): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "datatypepath" for hierarchy "videoGen:videoGen|datatypepath:comb_5"
Warning (10230): Verilog HDL assignment warning at vga.sv(50): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "datatypeoctagon" for hierarchy "videoGen:videoGen|datatypeoctagon:comb_6"
Warning (10230): Verilog HDL assignment warning at vga.sv(116): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "datatoringbuffer[2..0]" at vga.sv(102) has no driver
Info (12128): Elaborating entity "datatyperesult" for hierarchy "videoGen:videoGen|datatyperesult:comb_7"
Warning (10230): Verilog HDL assignment warning at vga.sv(95): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "datatypetimer" for hierarchy "videoGen:videoGen|datatypetimer:comb_8"
Info (12128): Elaborating entity "datatypescore" for hierarchy "videoGen:videoGen|datatypescore:comb_9"
Info (12128): Elaborating entity "to_decimal" for hierarchy "videoGen:videoGen|to_decimal:digits"
Warning (10230): Verilog HDL assignment warning at vga.sv(558): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at vga.sv(559): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga.sv(560): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "ringbuffer" for hierarchy "videoGen:videoGen|ringbuffer:ring"
Warning (10230): Verilog HDL assignment warning at vga.sv(172): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at vga.sv(176): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "draw_path" for hierarchy "videoGen:videoGen|draw_path:path"
Warning (10230): Verilog HDL assignment warning at vga.sv(606): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at vga.sv(607): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "path_end_octagonv2" for hierarchy "videoGen:videoGen|path_end_octagonv2:comb_12"
Info (12128): Elaborating entity "separator" for hierarchy "videoGen:videoGen|separator:gen_code_label[0].sep"
Info (12128): Elaborating entity "octagonv2" for hierarchy "videoGen:videoGen|octagonv2:gen_code_label[0].test"
Warning (10230): Verilog HDL assignment warning at vga.sv(343): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "chargenrom" for hierarchy "videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"
Warning (10850): Verilog HDL warning at vga.sv(627): number of words (752) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "charrom.data_a" at vga.sv(621) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "charrom.waddr_a" at vga.sv(621) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "charrom.we_a" at vga.sv(621) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "roll_octagonv2" for hierarchy "videoGen:videoGen|roll_octagonv2:roll"
Info (12128): Elaborating entity "draw_result" for hierarchy "videoGen:videoGen|draw_result:result"
Warning (10230): Verilog HDL assignment warning at vga.sv(454): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga.sv(455): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "draw_health" for hierarchy "videoGen:videoGen|draw_health:hp"
Info (12128): Elaborating entity "draw_score" for hierarchy "videoGen:videoGen|draw_score:sc"
Warning (10230): Verilog HDL assignment warning at vga.sv(500): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga.sv(501): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "draw_game_over" for hierarchy "videoGen:videoGen|draw_game_over:go"
Warning (10230): Verilog HDL assignment warning at vga.sv(528): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga.sv(529): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "draw_mouse" for hierarchy "videoGen:videoGen|draw_mouse:mo"
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 0" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored.
Warning (12020): Port "ordered port 1" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "ordered port 2" on the entity instantiation of "order" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Info (276014): Found 11 instances of uninferred RAM logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[1].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[2].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[3].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[4].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[5].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[6].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|octagonv2:gen_code_label[7].test|chargenrom:order|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|draw_result:result|chargenrom:chargenromb|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|draw_score:sc|chargenrom:chargenromb|charrom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "videoGen:videoGen|draw_game_over:go|chargenrom:chargenromb|charrom" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "videoGen:videoGen|draw_path:path|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "videoGen:videoGen|draw_path:path|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "videoGen:videoGen|draw_path:path|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "videoGen:videoGen|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:videoGen|to_decimal:digits|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:videoGen|to_decimal:digits|Div0"
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|draw_path:path|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "videoGen:videoGen|draw_path:path|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c4t.tdf
    Info (12023): Found entity 1: mult_c4t
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|draw_path:path|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "videoGen:videoGen|draw_path:path|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf
    Info (12023): Found entity 1: mult_e4t
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "videoGen:videoGen|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fbt.tdf
    Info (12023): Found entity 1: mult_fbt
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "videoGen:videoGen|to_decimal:digits|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf
    Info (12023): Found entity 1: lpm_divide_p9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf
    Info (12023): Found entity 1: alt_u_div_p5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|to_decimal:digits|lpm_divide:Div0"
Info (12133): Instantiated megafunction "videoGen:videoGen|to_decimal:digits|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5340 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 5291 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Mon Dec 08 17:07:47 2014
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg.


