
---------- Begin Simulation Statistics ----------
final_tick                                   58990500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887144                       # Number of bytes of host memory used
host_op_rate                                    55027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.52                       # Real time elapsed on the host
host_tick_rate                              114092179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    58990500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.790521                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3062                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4726                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1355                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 37                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             404                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              367                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10939                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     934                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8709                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8550                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               907                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1081                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13871                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        42868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.664972                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.685549                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33540     78.24%     78.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3533      8.24%     86.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1884      4.39%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          916      2.14%     93.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          665      1.55%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          564      1.32%     95.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          466      1.09%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          219      0.51%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1081      2.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        42868                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.013683                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.013683                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 11789                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   454                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 3316                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  47855                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    23829                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7940                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    940                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1512                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   690                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       10939                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6629                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         15921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   897                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          46516                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092718                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              27879                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4033                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.394264                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.223754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.591084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    35080     77.63%     77.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1059      2.34%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1074      2.38%     82.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      667      1.48%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      987      2.18%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      642      1.42%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      937      2.07%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      625      1.38%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4117      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45188                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           72794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1083                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7014                       # Number of branches executed
system.cpu.iew.exec_nop                           114                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.318862                       # Inst execution rate
system.cpu.iew.exec_refs                        11448                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5661                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2185                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6302                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 94                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               227                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6718                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               42401                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5787                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1220                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 37620                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   836                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    940                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   847                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               90                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2282                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2060                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          964                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            119                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     31595                       # num instructions consuming a value
system.cpu.iew.wb_count                         36396                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566166                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17888                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.308488                       # insts written-back per cycle
system.cpu.iew.wb_sent                          36981                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    41628                       # number of integer regfile reads
system.cpu.int_regfile_writes                   25695                       # number of integer regfile writes
system.cpu.ipc                               0.199454                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.199454                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 26635     68.58%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.11%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.08%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   33      0.08%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.09%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.09%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6046     15.57%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5970     15.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  38840                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         540                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013903                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     180     33.33%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.19%     33.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.56%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    107     19.81%     53.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   249     46.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  38691                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             122181                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        35865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             54897                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      42193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     38840                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  94                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               210                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             40                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.859520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.708090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               32584     72.11%     72.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3252      7.20%     79.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2696      5.97%     85.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2103      4.65%     89.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1663      3.68%     93.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1165      2.58%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 987      2.18%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 416      0.92%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 322      0.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45188                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.329203                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    680                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1437                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          531                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1241                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 7                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               35                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6302                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6718                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   29284                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           117982                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3256                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24650                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 65161                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  45282                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               42219                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7792                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    991                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    940                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1502                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15438                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            50337                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7048                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                302                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3389                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             96                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              926                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        83878                       # The number of ROB reads
system.cpu.rob.rob_writes                       87089                       # The number of ROB writes
system.cpu.timesIdled                             805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      592                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     152                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1016                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1017                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        75392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   75392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1241                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1534000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6220000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1084                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          146                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           62                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           62                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       146944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 166656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1580     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2419000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            493000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1818000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  340                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                      342                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 340                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                     342                       # number of overall hits
system.l2.demand_misses::.cpu.inst                873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                306                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1179                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               873                       # number of overall misses
system.l2.overall_misses::.cpu.data               306                       # number of overall misses
system.l2.overall_misses::total                  1179                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94016500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25548500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94016500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1521                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1521                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.719703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.719703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78428.407789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83491.830065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79742.578456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78428.407789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83491.830065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79742.578456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82236500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82236500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.719703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.719703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68439.862543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73491.830065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69751.060221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68439.862543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73491.830065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69751.060221                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks         1082                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1082                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1082                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1082                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 162                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84824.074074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84824.074074                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12121500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12121500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74824.074074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74824.074074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.719703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.719703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78428.407789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78428.407789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.719703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.719703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68439.862543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68439.862543                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11807000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11807000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.986301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81993.055556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81993.055556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71993.055556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71993.055556                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1203500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1203500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19411.290323                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19411.290323                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   642.300990                       # Cycle average of tags in use
system.l2.tags.total_refs                        2605                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.211375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       440.268067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       202.032922                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.004900                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1028                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.008987                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     22522                       # Number of tag accesses
system.l2.tags.data_accesses                    22522                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              75392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1178                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         946050635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         331985659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1278036294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    946050635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        946050635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        946050635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        331985659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1278036294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11676750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33783000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9903.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28653.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      942                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.894737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.311818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.464488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           65     28.51%     28.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     26.75%     55.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     11.84%     67.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      8.77%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.39%     80.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      6.14%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.63%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.07%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      7.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          228                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  75456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   75456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1279.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1279.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      58968000                       # Total gap between requests
system.mem_ctrls.avgGap                      50015.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 947135555.725074410439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 331985658.707758069038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23930000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9853000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27411.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32199.35                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4398240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         26062110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           705600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           36780180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.493274                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1630250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     55540250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               821100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               417450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4012680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         26673720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           190560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           36417990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.353472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       302000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     56868500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5138                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5138                       # number of overall hits
system.cpu.icache.overall_hits::total            5138                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1491                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1491                       # number of overall misses
system.cpu.icache.overall_misses::total          1491                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     90318500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90318500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90318500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90318500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6629                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6629                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6629                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6629                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.224921                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.224921                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.224921                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.224921                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60575.788062                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60575.788062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60575.788062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60575.788062                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1084                       # number of writebacks
system.cpu.icache.writebacks::total              1084                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          278                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73940000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73940000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.182984                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.182984                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.182984                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.182984                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60956.306678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60956.306678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60956.306678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60956.306678                       # average overall mshr miss latency
system.cpu.icache.replacements                   1084                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5138                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1491                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1491                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90318500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90318500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.224921                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.224921                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60575.788062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60575.788062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73940000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73940000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.182984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.182984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60956.306678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60956.306678                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           116.588366                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1212                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.239274                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   116.588366                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.910847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14470                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8873                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8894                       # number of overall hits
system.cpu.dcache.overall_hits::total            8894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1221                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1221                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1225                       # number of overall misses
system.cpu.dcache.overall_misses::total          1225                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     85772500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85772500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     85772500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85772500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10119                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.120963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.120963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70247.747748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70247.747748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70018.367347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70018.367347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          856                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          856                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27854000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27854000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036466                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036466                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75210.958904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75210.958904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75485.094851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75485.094851                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22960500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22960500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69788.753799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69788.753799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81890.070922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81890.070922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61182500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61182500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.183665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.183665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72749.702735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72749.702735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14327000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14327000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82815.028902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82815.028902                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1629500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1629500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31950.980392                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31950.980392                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1578500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1578500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30950.980392                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30950.980392                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       104000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       104000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       104000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       104000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           240.544980                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.267568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   240.544980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.234907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.234907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.358398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20780                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20780                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58990500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     58990500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
