# CS2306 Computer System Experiment

> This document is for code archiving purposes only and is not part of the original course submission

## Introduction
* Lab01-Lab02: Verilog syntax basics
* Lab03-Lab04: Processor element implementation
* Lab05: Mips-like single-cycle processor
* Lab06: Mips-like pipelined processor

## Reference material
* [五流水MIPS CPU实现](http://home.ustc.edu.cn/~hchunhui/mips_cpu.html)
