/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue May 23 17:50:12 2017
 *                 Full Compile MD5 Checksum  fd7a9abd827de3981c74bd26cd15bbb7
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1459
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_D31DSMAC_A_H__
#define BCHP_D31DSMAC_A_H__

/***************************************************************************
 *D31DSMAC_A - DOCSIS 3.1 DS MAC Registers
 ***************************************************************************/
#define BCHP_D31DSMAC_A_AES_A_eKEY0_EVEN         0x01602000 /* [RW][128] AES_A_eKEY0_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY0_ODD          0x01602010 /* [RW][128] AES_A_eKEY0_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY1_EVEN         0x01602020 /* [RW][128] AES_A_eKEY1_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY1_ODD          0x01602030 /* [RW][128] AES_A_eKEY1_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY2_EVEN         0x01602040 /* [RW][128] AES_A_eKEY2_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY2_ODD          0x01602050 /* [RW][128] AES_A_eKEY2_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY3_EVEN         0x01602060 /* [RW][128] AES_A_eKEY3_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY3_ODD          0x01602070 /* [RW][128] AES_A_eKEY3_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY4_EVEN         0x01602080 /* [RW][128] AES_A_eKEY4_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY4_ODD          0x01602090 /* [RW][128] AES_A_eKEY4_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY5_EVEN         0x016020a0 /* [RW][128] AES_A_eKEY5_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY5_ODD          0x016020b0 /* [RW][128] AES_A_eKEY5_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY6_EVEN         0x016020c0 /* [RW][128] AES_A_eKEY6_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY6_ODD          0x016020d0 /* [RW][128] AES_A_eKEY6_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY7_EVEN         0x016020e0 /* [RW][128] AES_A_eKEY7_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY7_ODD          0x016020f0 /* [RW][128] AES_A_eKEY7_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY8_EVEN         0x01602100 /* [RW][128] AES_A_eKEY8_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY8_ODD          0x01602110 /* [RW][128] AES_A_eKEY8_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY9_EVEN         0x01602120 /* [RW][128] AES_A_eKEY9_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY9_ODD          0x01602130 /* [RW][128] AES_A_eKEY9_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY10_EVEN        0x01602140 /* [RW][128] AES_A_eKEY10_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY10_ODD         0x01602150 /* [RW][128] AES_A_eKEY10_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY11_EVEN        0x01602160 /* [RW][128] AES_A_eKEY11_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY11_ODD         0x01602170 /* [RW][128] AES_A_eKEY11_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY12_EVEN        0x01602180 /* [RW][128] AES_A_eKEY12_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY12_ODD         0x01602190 /* [RW][128] AES_A_eKEY12_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY13_EVEN        0x016021a0 /* [RW][128] AES_A_eKEY13_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY13_ODD         0x016021b0 /* [RW][128] AES_A_eKEY13_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY14_EVEN        0x016021c0 /* [RW][128] AES_A_eKEY14_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY14_ODD         0x016021d0 /* [RW][128] AES_A_eKEY14_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY15_EVEN        0x016021e0 /* [RW][128] AES_A_eKEY15_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY15_ODD         0x016021f0 /* [RW][128] AES_A_eKEY15_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY16_EVEN        0x01602200 /* [RW][128] AES_A_eKEY16_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY16_ODD         0x01602210 /* [RW][128] AES_A_eKEY16_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY17_EVEN        0x01602220 /* [RW][128] AES_A_eKEY17_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY17_ODD         0x01602230 /* [RW][128] AES_A_eKEY17_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY18_EVEN        0x01602240 /* [RW][128] AES_A_eKEY18_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY18_ODD         0x01602250 /* [RW][128] AES_A_eKEY18_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY19_EVEN        0x01602260 /* [RW][128] AES_A_eKEY19_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY19_ODD         0x01602270 /* [RW][128] AES_A_eKEY19_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY20_EVEN        0x01602280 /* [RW][128] AES_A_eKEY20_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY20_ODD         0x01602290 /* [RW][128] AES_A_eKEY20_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY21_EVEN        0x016022a0 /* [RW][128] AES_A_eKEY21_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY21_ODD         0x016022b0 /* [RW][128] AES_A_eKEY21_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY22_EVEN        0x016022c0 /* [RW][128] AES_A_eKEY22_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY22_ODD         0x016022d0 /* [RW][128] AES_A_eKEY22_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY23_EVEN        0x016022e0 /* [RW][128] AES_A_eKEY23_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY23_ODD         0x016022f0 /* [RW][128] AES_A_eKEY23_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY24_EVEN        0x01602300 /* [RW][128] AES_A_eKEY24_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY24_ODD         0x01602310 /* [RW][128] AES_A_eKEY24_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY25_EVEN        0x01602320 /* [RW][128] AES_A_eKEY25_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY25_ODD         0x01602330 /* [RW][128] AES_A_eKEY25_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY26_EVEN        0x01602340 /* [RW][128] AES_A_eKEY26_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY26_ODD         0x01602350 /* [RW][128] AES_A_eKEY26_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY27_EVEN        0x01602360 /* [RW][128] AES_A_eKEY27_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY27_ODD         0x01602370 /* [RW][128] AES_A_eKEY27_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY28_EVEN        0x01602380 /* [RW][128] AES_A_eKEY28_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY28_ODD         0x01602390 /* [RW][128] AES_A_eKEY28_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY29_EVEN        0x016023a0 /* [RW][128] AES_A_eKEY29_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY29_ODD         0x016023b0 /* [RW][128] AES_A_eKEY29_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY30_EVEN        0x016023c0 /* [RW][128] AES_A_eKEY30_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY30_ODD         0x016023d0 /* [RW][128] AES_A_eKEY30_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY31_EVEN        0x016023e0 /* [RW][128] AES_A_eKEY31_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY31_ODD         0x016023f0 /* [RW][128] AES_A_eKEY31_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY32_EVEN        0x01602400 /* [RW][128] AES_A_eKEY32_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY32_ODD         0x01602410 /* [RW][128] AES_A_eKEY32_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY33_EVEN        0x01602420 /* [RW][128] AES_A_eKEY33_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY33_ODD         0x01602430 /* [RW][128] AES_A_eKEY33_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY34_EVEN        0x01602440 /* [RW][128] AES_A_eKEY34_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY34_ODD         0x01602450 /* [RW][128] AES_A_eKEY34_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY35_EVEN        0x01602460 /* [RW][128] AES_A_eKEY35_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY35_ODD         0x01602470 /* [RW][128] AES_A_eKEY35_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY36_EVEN        0x01602480 /* [RW][128] AES_A_eKEY36_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY36_ODD         0x01602490 /* [RW][128] AES_A_eKEY36_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY37_EVEN        0x016024a0 /* [RW][128] AES_A_eKEY37_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY37_ODD         0x016024b0 /* [RW][128] AES_A_eKEY37_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY38_EVEN        0x016024c0 /* [RW][128] AES_A_eKEY38_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY38_ODD         0x016024d0 /* [RW][128] AES_A_eKEY38_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY39_EVEN        0x016024e0 /* [RW][128] AES_A_eKEY39_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY39_ODD         0x016024f0 /* [RW][128] AES_A_eKEY39_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY40_EVEN        0x01602500 /* [RW][128] AES_A_eKEY40_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY40_ODD         0x01602510 /* [RW][128] AES_A_eKEY40_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY41_EVEN        0x01602520 /* [RW][128] AES_A_eKEY41_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY41_ODD         0x01602530 /* [RW][128] AES_A_eKEY41_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY42_EVEN        0x01602540 /* [RW][128] AES_A_eKEY42_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY42_ODD         0x01602550 /* [RW][128] AES_A_eKEY42_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY43_EVEN        0x01602560 /* [RW][128] AES_A_eKEY43_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY43_ODD         0x01602570 /* [RW][128] AES_A_eKEY43_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY44_EVEN        0x01602580 /* [RW][128] AES_A_eKEY44_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY44_ODD         0x01602590 /* [RW][128] AES_A_eKEY44_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY45_EVEN        0x016025a0 /* [RW][128] AES_A_eKEY45_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY45_ODD         0x016025b0 /* [RW][128] AES_A_eKEY45_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY46_EVEN        0x016025c0 /* [RW][128] AES_A_eKEY46_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY46_ODD         0x016025d0 /* [RW][128] AES_A_eKEY46_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY47_EVEN        0x016025e0 /* [RW][128] AES_A_eKEY47_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY47_ODD         0x016025f0 /* [RW][128] AES_A_eKEY47_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY48_EVEN        0x01602600 /* [RW][128] AES_A_eKEY48_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY48_ODD         0x01602610 /* [RW][128] AES_A_eKEY48_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY49_EVEN        0x01602620 /* [RW][128] AES_A_eKEY49_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY49_ODD         0x01602630 /* [RW][128] AES_A_eKEY49_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY50_EVEN        0x01602640 /* [RW][128] AES_A_eKEY50_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY50_ODD         0x01602650 /* [RW][128] AES_A_eKEY50_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY51_EVEN        0x01602660 /* [RW][128] AES_A_eKEY51_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY51_ODD         0x01602670 /* [RW][128] AES_A_eKEY51_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY52_EVEN        0x01602680 /* [RW][128] AES_A_eKEY52_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY52_ODD         0x01602690 /* [RW][128] AES_A_eKEY52_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY53_EVEN        0x016026a0 /* [RW][128] AES_A_eKEY53_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY53_ODD         0x016026b0 /* [RW][128] AES_A_eKEY53_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY54_EVEN        0x016026c0 /* [RW][128] AES_A_eKEY54_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY54_ODD         0x016026d0 /* [RW][128] AES_A_eKEY54_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY55_EVEN        0x016026e0 /* [RW][128] AES_A_eKEY55_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY55_ODD         0x016026f0 /* [RW][128] AES_A_eKEY55_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY56_EVEN        0x01602700 /* [RW][128] AES_A_eKEY56_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY56_ODD         0x01602710 /* [RW][128] AES_A_eKEY56_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY57_EVEN        0x01602720 /* [RW][128] AES_A_eKEY57_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY57_ODD         0x01602730 /* [RW][128] AES_A_eKEY57_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY58_EVEN        0x01602740 /* [RW][128] AES_A_eKEY58_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY58_ODD         0x01602750 /* [RW][128] AES_A_eKEY58_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY59_EVEN        0x01602760 /* [RW][128] AES_A_eKEY59_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY59_ODD         0x01602770 /* [RW][128] AES_A_eKEY59_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY60_EVEN        0x01602780 /* [RW][128] AES_A_eKEY60_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY60_ODD         0x01602790 /* [RW][128] AES_A_eKEY60_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY61_EVEN        0x016027a0 /* [RW][128] AES_A_eKEY61_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY61_ODD         0x016027b0 /* [RW][128] AES_A_eKEY61_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY62_EVEN        0x016027c0 /* [RW][128] AES_A_eKEY62_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY62_ODD         0x016027d0 /* [RW][128] AES_A_eKEY62_ODD */
#define BCHP_D31DSMAC_A_AES_A_eKEY63_EVEN        0x016027e0 /* [RW][128] AES_A_eKEY63_EVEN */
#define BCHP_D31DSMAC_A_AES_A_eKEY63_ODD         0x016027f0 /* [RW][128] AES_A_eKEY63_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY0_EVEN         0x01602800 /* [RW][128] AES_A_dKEY0_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY0_ODD          0x01602810 /* [RW][128] AES_A_dKEY0_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY1_EVEN         0x01602820 /* [RW][128] AES_A_dKEY1_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY1_ODD          0x01602830 /* [RW][128] AES_A_dKEY1_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY2_EVEN         0x01602840 /* [RW][128] AES_A_dKEY2_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY2_ODD          0x01602850 /* [RW][128] AES_A_dKEY2_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY3_EVEN         0x01602860 /* [RW][128] AES_A_dKEY3_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY3_ODD          0x01602870 /* [RW][128] AES_A_dKEY3_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY4_EVEN         0x01602880 /* [RW][128] AES_A_dKEY4_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY4_ODD          0x01602890 /* [RW][128] AES_A_dKEY4_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY5_EVEN         0x016028a0 /* [RW][128] AES_A_dKEY5_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY5_ODD          0x016028b0 /* [RW][128] AES_A_dKEY5_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY6_EVEN         0x016028c0 /* [RW][128] AES_A_dKEY6_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY6_ODD          0x016028d0 /* [RW][128] AES_A_dKEY6_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY7_EVEN         0x016028e0 /* [RW][128] AES_A_dKEY7_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY7_ODD          0x016028f0 /* [RW][128] AES_A_dKEY7_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY8_EVEN         0x01602900 /* [RW][128] AES_A_dKEY8_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY8_ODD          0x01602910 /* [RW][128] AES_A_dKEY8_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY9_EVEN         0x01602920 /* [RW][128] AES_A_dKEY9_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY9_ODD          0x01602930 /* [RW][128] AES_A_dKEY9_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY10_EVEN        0x01602940 /* [RW][128] AES_A_dKEY10_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY10_ODD         0x01602950 /* [RW][128] AES_A_dKEY10_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY11_EVEN        0x01602960 /* [RW][128] AES_A_dKEY11_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY11_ODD         0x01602970 /* [RW][128] AES_A_dKEY11_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY12_EVEN        0x01602980 /* [RW][128] AES_A_dKEY12_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY12_ODD         0x01602990 /* [RW][128] AES_A_dKEY12_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY13_EVEN        0x016029a0 /* [RW][128] AES_A_dKEY13_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY13_ODD         0x016029b0 /* [RW][128] AES_A_dKEY13_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY14_EVEN        0x016029c0 /* [RW][128] AES_A_dKEY14_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY14_ODD         0x016029d0 /* [RW][128] AES_A_dKEY14_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY15_EVEN        0x016029e0 /* [RW][128] AES_A_dKEY15_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY15_ODD         0x016029f0 /* [RW][128] AES_A_dKEY15_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY16_EVEN        0x01602a00 /* [RW][128] AES_A_dKEY16_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY16_ODD         0x01602a10 /* [RW][128] AES_A_dKEY16_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY17_EVEN        0x01602a20 /* [RW][128] AES_A_dKEY17_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY17_ODD         0x01602a30 /* [RW][128] AES_A_dKEY17_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY18_EVEN        0x01602a40 /* [RW][128] AES_A_dKEY18_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY18_ODD         0x01602a50 /* [RW][128] AES_A_dKEY18_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY19_EVEN        0x01602a60 /* [RW][128] AES_A_dKEY19_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY19_ODD         0x01602a70 /* [RW][128] AES_A_dKEY19_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY20_EVEN        0x01602a80 /* [RW][128] AES_A_dKEY20_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY20_ODD         0x01602a90 /* [RW][128] AES_A_dKEY20_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY21_EVEN        0x01602aa0 /* [RW][128] AES_A_dKEY21_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY21_ODD         0x01602ab0 /* [RW][128] AES_A_dKEY21_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY22_EVEN        0x01602ac0 /* [RW][128] AES_A_dKEY22_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY22_ODD         0x01602ad0 /* [RW][128] AES_A_dKEY22_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY23_EVEN        0x01602ae0 /* [RW][128] AES_A_dKEY23_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY23_ODD         0x01602af0 /* [RW][128] AES_A_dKEY23_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY24_EVEN        0x01602b00 /* [RW][128] AES_A_dKEY24_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY24_ODD         0x01602b10 /* [RW][128] AES_A_dKEY24_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY25_EVEN        0x01602b20 /* [RW][128] AES_A_dKEY25_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY25_ODD         0x01602b30 /* [RW][128] AES_A_dKEY25_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY26_EVEN        0x01602b40 /* [RW][128] AES_A_dKEY26_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY26_ODD         0x01602b50 /* [RW][128] AES_A_dKEY26_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY27_EVEN        0x01602b60 /* [RW][128] AES_A_dKEY27_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY27_ODD         0x01602b70 /* [RW][128] AES_A_dKEY27_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY28_EVEN        0x01602b80 /* [RW][128] AES_A_dKEY28_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY28_ODD         0x01602b90 /* [RW][128] AES_A_dKEY28_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY29_EVEN        0x01602ba0 /* [RW][128] AES_A_dKEY29_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY29_ODD         0x01602bb0 /* [RW][128] AES_A_dKEY29_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY30_EVEN        0x01602bc0 /* [RW][128] AES_A_dKEY30_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY30_ODD         0x01602bd0 /* [RW][128] AES_A_dKEY30_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY31_EVEN        0x01602be0 /* [RW][128] AES_A_dKEY31_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY31_ODD         0x01602bf0 /* [RW][128] AES_A_dKEY31_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY32_EVEN        0x01602c00 /* [RW][128] AES_A_dKEY32_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY32_ODD         0x01602c10 /* [RW][128] AES_A_dKEY32_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY33_EVEN        0x01602c20 /* [RW][128] AES_A_dKEY33_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY33_ODD         0x01602c30 /* [RW][128] AES_A_dKEY33_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY34_EVEN        0x01602c40 /* [RW][128] AES_A_dKEY34_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY34_ODD         0x01602c50 /* [RW][128] AES_A_dKEY34_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY35_EVEN        0x01602c60 /* [RW][128] AES_A_dKEY35_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY35_ODD         0x01602c70 /* [RW][128] AES_A_dKEY35_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY36_EVEN        0x01602c80 /* [RW][128] AES_A_dKEY36_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY36_ODD         0x01602c90 /* [RW][128] AES_A_dKEY36_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY37_EVEN        0x01602ca0 /* [RW][128] AES_A_dKEY37_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY37_ODD         0x01602cb0 /* [RW][128] AES_A_dKEY37_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY38_EVEN        0x01602cc0 /* [RW][128] AES_A_dKEY38_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY38_ODD         0x01602cd0 /* [RW][128] AES_A_dKEY38_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY39_EVEN        0x01602ce0 /* [RW][128] AES_A_dKEY39_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY39_ODD         0x01602cf0 /* [RW][128] AES_A_dKEY39_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY40_EVEN        0x01602d00 /* [RW][128] AES_A_dKEY40_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY40_ODD         0x01602d10 /* [RW][128] AES_A_dKEY40_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY41_EVEN        0x01602d20 /* [RW][128] AES_A_dKEY41_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY41_ODD         0x01602d30 /* [RW][128] AES_A_dKEY41_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY42_EVEN        0x01602d40 /* [RW][128] AES_A_dKEY42_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY42_ODD         0x01602d50 /* [RW][128] AES_A_dKEY42_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY43_EVEN        0x01602d60 /* [RW][128] AES_A_dKEY43_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY43_ODD         0x01602d70 /* [RW][128] AES_A_dKEY43_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY44_EVEN        0x01602d80 /* [RW][128] AES_A_dKEY44_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY44_ODD         0x01602d90 /* [RW][128] AES_A_dKEY44_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY45_EVEN        0x01602da0 /* [RW][128] AES_A_dKEY45_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY45_ODD         0x01602db0 /* [RW][128] AES_A_dKEY45_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY46_EVEN        0x01602dc0 /* [RW][128] AES_A_dKEY46_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY46_ODD         0x01602dd0 /* [RW][128] AES_A_dKEY46_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY47_EVEN        0x01602de0 /* [RW][128] AES_A_dKEY47_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY47_ODD         0x01602df0 /* [RW][128] AES_A_dKEY47_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY48_EVEN        0x01602e00 /* [RW][128] AES_A_dKEY48_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY48_ODD         0x01602e10 /* [RW][128] AES_A_dKEY48_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY49_EVEN        0x01602e20 /* [RW][128] AES_A_dKEY49_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY49_ODD         0x01602e30 /* [RW][128] AES_A_dKEY49_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY50_EVEN        0x01602e40 /* [RW][128] AES_A_dKEY50_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY50_ODD         0x01602e50 /* [RW][128] AES_A_dKEY50_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY51_EVEN        0x01602e60 /* [RW][128] AES_A_dKEY51_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY51_ODD         0x01602e70 /* [RW][128] AES_A_dKEY51_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY52_EVEN        0x01602e80 /* [RW][128] AES_A_dKEY52_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY52_ODD         0x01602e90 /* [RW][128] AES_A_dKEY52_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY53_EVEN        0x01602ea0 /* [RW][128] AES_A_dKEY53_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY53_ODD         0x01602eb0 /* [RW][128] AES_A_dKEY53_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY54_EVEN        0x01602ec0 /* [RW][128] AES_A_dKEY54_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY54_ODD         0x01602ed0 /* [RW][128] AES_A_dKEY54_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY55_EVEN        0x01602ee0 /* [RW][128] AES_A_dKEY55_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY55_ODD         0x01602ef0 /* [RW][128] AES_A_dKEY55_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY56_EVEN        0x01602f00 /* [RW][128] AES_A_dKEY56_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY56_ODD         0x01602f10 /* [RW][128] AES_A_dKEY56_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY57_EVEN        0x01602f20 /* [RW][128] AES_A_dKEY57_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY57_ODD         0x01602f30 /* [RW][128] AES_A_dKEY57_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY58_EVEN        0x01602f40 /* [RW][128] AES_A_dKEY58_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY58_ODD         0x01602f50 /* [RW][128] AES_A_dKEY58_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY59_EVEN        0x01602f60 /* [RW][128] AES_A_dKEY59_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY59_ODD         0x01602f70 /* [RW][128] AES_A_dKEY59_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY60_EVEN        0x01602f80 /* [RW][128] AES_A_dKEY60_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY60_ODD         0x01602f90 /* [RW][128] AES_A_dKEY60_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY61_EVEN        0x01602fa0 /* [RW][128] AES_A_dKEY61_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY61_ODD         0x01602fb0 /* [RW][128] AES_A_dKEY61_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY62_EVEN        0x01602fc0 /* [RW][128] AES_A_dKEY62_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY62_ODD         0x01602fd0 /* [RW][128] AES_A_dKEY62_ODD */
#define BCHP_D31DSMAC_A_AES_A_dKEY63_EVEN        0x01602fe0 /* [RW][128] AES_A_dKEY63_EVEN */
#define BCHP_D31DSMAC_A_AES_A_dKEY63_ODD         0x01602ff0 /* [RW][128] AES_A_dKEY63_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV0_EVEN           0x01603000 /* [RW][128] AES_A_IV0_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV0_ODD            0x01603010 /* [RW][128] AES_A_IV0_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV1_EVEN           0x01603020 /* [RW][128] AES_A_IV1_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV1_ODD            0x01603030 /* [RW][128] AES_A_IV1_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV2_EVEN           0x01603040 /* [RW][128] AES_A_IV2_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV2_ODD            0x01603050 /* [RW][128] AES_A_IV2_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV3_EVEN           0x01603060 /* [RW][128] AES_A_IV3_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV3_ODD            0x01603070 /* [RW][128] AES_A_IV3_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV4_EVEN           0x01603080 /* [RW][128] AES_A_IV4_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV4_ODD            0x01603090 /* [RW][128] AES_A_IV4_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV5_EVEN           0x016030a0 /* [RW][128] AES_A_IV5_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV5_ODD            0x016030b0 /* [RW][128] AES_A_IV5_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV6_EVEN           0x016030c0 /* [RW][128] AES_A_IV6_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV6_ODD            0x016030d0 /* [RW][128] AES_A_IV6_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV7_EVEN           0x016030e0 /* [RW][128] AES_A_IV7_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV7_ODD            0x016030f0 /* [RW][128] AES_A_IV7_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV8_EVEN           0x01603100 /* [RW][128] AES_A_IV8_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV8_ODD            0x01603110 /* [RW][128] AES_A_IV8_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV9_EVEN           0x01603120 /* [RW][128] AES_A_IV9_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV9_ODD            0x01603130 /* [RW][128] AES_A_IV9_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV10_EVEN          0x01603140 /* [RW][128] AES_A_IV10_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV10_ODD           0x01603150 /* [RW][128] AES_A_IV10_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV11_EVEN          0x01603160 /* [RW][128] AES_A_IV11_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV11_ODD           0x01603170 /* [RW][128] AES_A_IV11_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV12_EVEN          0x01603180 /* [RW][128] AES_A_IV12_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV12_ODD           0x01603190 /* [RW][128] AES_A_IV12_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV13_EVEN          0x016031a0 /* [RW][128] AES_A_IV13_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV13_ODD           0x016031b0 /* [RW][128] AES_A_IV13_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV14_EVEN          0x016031c0 /* [RW][128] AES_A_IV14_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV14_ODD           0x016031d0 /* [RW][128] AES_A_IV14_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV15_EVEN          0x016031e0 /* [RW][128] AES_A_IV15_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV15_ODD           0x016031f0 /* [RW][128] AES_A_IV15_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV16_EVEN          0x01603200 /* [RW][128] AES_A_IV16_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV16_ODD           0x01603210 /* [RW][128] AES_A_IV16_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV17_EVEN          0x01603220 /* [RW][128] AES_A_IV17_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV17_ODD           0x01603230 /* [RW][128] AES_A_IV17_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV18_EVEN          0x01603240 /* [RW][128] AES_A_IV18_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV18_ODD           0x01603250 /* [RW][128] AES_A_IV18_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV19_EVEN          0x01603260 /* [RW][128] AES_A_IV19_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV19_ODD           0x01603270 /* [RW][128] AES_A_IV19_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV20_EVEN          0x01603280 /* [RW][128] AES_A_IV20_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV20_ODD           0x01603290 /* [RW][128] AES_A_IV20_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV21_EVEN          0x016032a0 /* [RW][128] AES_A_IV21_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV21_ODD           0x016032b0 /* [RW][128] AES_A_IV21_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV22_EVEN          0x016032c0 /* [RW][128] AES_A_IV22_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV22_ODD           0x016032d0 /* [RW][128] AES_A_IV22_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV23_EVEN          0x016032e0 /* [RW][128] AES_A_IV23_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV23_ODD           0x016032f0 /* [RW][128] AES_A_IV23_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV24_EVEN          0x01603300 /* [RW][128] AES_A_IV24_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV24_ODD           0x01603310 /* [RW][128] AES_A_IV24_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV25_EVEN          0x01603320 /* [RW][128] AES_A_IV25_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV25_ODD           0x01603330 /* [RW][128] AES_A_IV25_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV26_EVEN          0x01603340 /* [RW][128] AES_A_IV26_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV26_ODD           0x01603350 /* [RW][128] AES_A_IV26_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV27_EVEN          0x01603360 /* [RW][128] AES_A_IV27_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV27_ODD           0x01603370 /* [RW][128] AES_A_IV27_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV28_EVEN          0x01603380 /* [RW][128] AES_A_IV28_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV28_ODD           0x01603390 /* [RW][128] AES_A_IV28_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV29_EVEN          0x016033a0 /* [RW][128] AES_A_IV29_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV29_ODD           0x016033b0 /* [RW][128] AES_A_IV29_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV30_EVEN          0x016033c0 /* [RW][128] AES_A_IV30_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV30_ODD           0x016033d0 /* [RW][128] AES_A_IV30_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV31_EVEN          0x016033e0 /* [RW][128] AES_A_IV31_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV31_ODD           0x016033f0 /* [RW][128] AES_A_IV31_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV32_EVEN          0x01603400 /* [RW][128] AES_A_IV32_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV32_ODD           0x01603410 /* [RW][128] AES_A_IV32_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV33_EVEN          0x01603420 /* [RW][128] AES_A_IV33_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV33_ODD           0x01603430 /* [RW][128] AES_A_IV33_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV34_EVEN          0x01603440 /* [RW][128] AES_A_IV34_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV34_ODD           0x01603450 /* [RW][128] AES_A_IV34_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV35_EVEN          0x01603460 /* [RW][128] AES_A_IV35_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV35_ODD           0x01603470 /* [RW][128] AES_A_IV35_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV36_EVEN          0x01603480 /* [RW][128] AES_A_IV36_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV36_ODD           0x01603490 /* [RW][128] AES_A_IV36_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV37_EVEN          0x016034a0 /* [RW][128] AES_A_IV37_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV37_ODD           0x016034b0 /* [RW][128] AES_A_IV37_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV38_EVEN          0x016034c0 /* [RW][128] AES_A_IV38_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV38_ODD           0x016034d0 /* [RW][128] AES_A_IV38_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV39_EVEN          0x016034e0 /* [RW][128] AES_A_IV39_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV39_ODD           0x016034f0 /* [RW][128] AES_A_IV39_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV40_EVEN          0x01603500 /* [RW][128] AES_A_IV40_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV40_ODD           0x01603510 /* [RW][128] AES_A_IV40_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV41_EVEN          0x01603520 /* [RW][128] AES_A_IV41_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV41_ODD           0x01603530 /* [RW][128] AES_A_IV41_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV42_EVEN          0x01603540 /* [RW][128] AES_A_IV42_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV42_ODD           0x01603550 /* [RW][128] AES_A_IV42_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV43_EVEN          0x01603560 /* [RW][128] AES_A_IV43_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV43_ODD           0x01603570 /* [RW][128] AES_A_IV43_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV44_EVEN          0x01603580 /* [RW][128] AES_A_IV44_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV44_ODD           0x01603590 /* [RW][128] AES_A_IV44_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV45_EVEN          0x016035a0 /* [RW][128] AES_A_IV45_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV45_ODD           0x016035b0 /* [RW][128] AES_A_IV45_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV46_EVEN          0x016035c0 /* [RW][128] AES_A_IV46_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV46_ODD           0x016035d0 /* [RW][128] AES_A_IV46_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV47_EVEN          0x016035e0 /* [RW][128] AES_A_IV47_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV47_ODD           0x016035f0 /* [RW][128] AES_A_IV47_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV48_EVEN          0x01603600 /* [RW][128] AES_A_IV48_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV48_ODD           0x01603610 /* [RW][128] AES_A_IV48_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV49_EVEN          0x01603620 /* [RW][128] AES_A_IV49_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV49_ODD           0x01603630 /* [RW][128] AES_A_IV49_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV50_EVEN          0x01603640 /* [RW][128] AES_A_IV50_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV50_ODD           0x01603650 /* [RW][128] AES_A_IV50_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV51_EVEN          0x01603660 /* [RW][128] AES_A_IV51_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV51_ODD           0x01603670 /* [RW][128] AES_A_IV51_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV52_EVEN          0x01603680 /* [RW][128] AES_A_IV52_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV52_ODD           0x01603690 /* [RW][128] AES_A_IV52_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV53_EVEN          0x016036a0 /* [RW][128] AES_A_IV53_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV53_ODD           0x016036b0 /* [RW][128] AES_A_IV53_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV54_EVEN          0x016036c0 /* [RW][128] AES_A_IV54_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV54_ODD           0x016036d0 /* [RW][128] AES_A_IV54_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV55_EVEN          0x016036e0 /* [RW][128] AES_A_IV55_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV55_ODD           0x016036f0 /* [RW][128] AES_A_IV55_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV56_EVEN          0x01603700 /* [RW][128] AES_A_IV56_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV56_ODD           0x01603710 /* [RW][128] AES_A_IV56_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV57_EVEN          0x01603720 /* [RW][128] AES_A_IV57_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV57_ODD           0x01603730 /* [RW][128] AES_A_IV57_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV58_EVEN          0x01603740 /* [RW][128] AES_A_IV58_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV58_ODD           0x01603750 /* [RW][128] AES_A_IV58_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV59_EVEN          0x01603760 /* [RW][128] AES_A_IV59_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV59_ODD           0x01603770 /* [RW][128] AES_A_IV59_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV60_EVEN          0x01603780 /* [RW][128] AES_A_IV60_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV60_ODD           0x01603790 /* [RW][128] AES_A_IV60_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV61_EVEN          0x016037a0 /* [RW][128] AES_A_IV61_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV61_ODD           0x016037b0 /* [RW][128] AES_A_IV61_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV62_EVEN          0x016037c0 /* [RW][128] AES_A_IV62_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV62_ODD           0x016037d0 /* [RW][128] AES_A_IV62_ODD */
#define BCHP_D31DSMAC_A_AES_A_IV63_EVEN          0x016037e0 /* [RW][128] AES_A_IV63_EVEN */
#define BCHP_D31DSMAC_A_AES_A_IV63_ODD           0x016037f0 /* [RW][128] AES_A_IV63_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN          0x01603800 /* [RW][64] DES_A_KEY0_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD           0x01603808 /* [RW][64] DES_A_KEY0_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN          0x01603810 /* [RW][64] DES_A_KEY1_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD           0x01603818 /* [RW][64] DES_A_KEY1_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN          0x01603820 /* [RW][64] DES_A_KEY2_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD           0x01603828 /* [RW][64] DES_A_KEY2_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN          0x01603830 /* [RW][64] DES_A_KEY3_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD           0x01603838 /* [RW][64] DES_A_KEY3_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN          0x01603840 /* [RW][64] DES_A_KEY4_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD           0x01603848 /* [RW][64] DES_A_KEY4_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN          0x01603850 /* [RW][64] DES_A_KEY5_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD           0x01603858 /* [RW][64] DES_A_KEY5_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN          0x01603860 /* [RW][64] DES_A_KEY6_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD           0x01603868 /* [RW][64] DES_A_KEY6_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN          0x01603870 /* [RW][64] DES_A_KEY7_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD           0x01603878 /* [RW][64] DES_A_KEY7_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN          0x01603880 /* [RW][64] DES_A_KEY8_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD           0x01603888 /* [RW][64] DES_A_KEY8_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN          0x01603890 /* [RW][64] DES_A_KEY9_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD           0x01603898 /* [RW][64] DES_A_KEY9_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN         0x016038a0 /* [RW][64] DES_A_KEY10_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD          0x016038a8 /* [RW][64] DES_A_KEY10_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN         0x016038b0 /* [RW][64] DES_A_KEY11_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD          0x016038b8 /* [RW][64] DES_A_KEY11_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN         0x016038c0 /* [RW][64] DES_A_KEY12_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD          0x016038c8 /* [RW][64] DES_A_KEY12_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN         0x016038d0 /* [RW][64] DES_A_KEY13_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD          0x016038d8 /* [RW][64] DES_A_KEY13_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN         0x016038e0 /* [RW][64] DES_A_KEY14_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD          0x016038e8 /* [RW][64] DES_A_KEY14_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN         0x016038f0 /* [RW][64] DES_A_KEY15_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD          0x016038f8 /* [RW][64] DES_A_KEY15_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN         0x01603900 /* [RW][64] DES_A_KEY16_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD          0x01603908 /* [RW][64] DES_A_KEY16_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN         0x01603910 /* [RW][64] DES_A_KEY17_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD          0x01603918 /* [RW][64] DES_A_KEY17_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN         0x01603920 /* [RW][64] DES_A_KEY18_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD          0x01603928 /* [RW][64] DES_A_KEY18_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN         0x01603930 /* [RW][64] DES_A_KEY19_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD          0x01603938 /* [RW][64] DES_A_KEY19_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN         0x01603940 /* [RW][64] DES_A_KEY20_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD          0x01603948 /* [RW][64] DES_A_KEY20_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN         0x01603950 /* [RW][64] DES_A_KEY21_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD          0x01603958 /* [RW][64] DES_A_KEY21_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN         0x01603960 /* [RW][64] DES_A_KEY22_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD          0x01603968 /* [RW][64] DES_A_KEY22_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN         0x01603970 /* [RW][64] DES_A_KEY23_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD          0x01603978 /* [RW][64] DES_A_KEY23_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN         0x01603980 /* [RW][64] DES_A_KEY24_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD          0x01603988 /* [RW][64] DES_A_KEY24_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN         0x01603990 /* [RW][64] DES_A_KEY25_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD          0x01603998 /* [RW][64] DES_A_KEY25_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN         0x016039a0 /* [RW][64] DES_A_KEY26_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD          0x016039a8 /* [RW][64] DES_A_KEY26_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN         0x016039b0 /* [RW][64] DES_A_KEY27_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD          0x016039b8 /* [RW][64] DES_A_KEY27_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN         0x016039c0 /* [RW][64] DES_A_KEY28_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD          0x016039c8 /* [RW][64] DES_A_KEY28_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN         0x016039d0 /* [RW][64] DES_A_KEY29_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD          0x016039d8 /* [RW][64] DES_A_KEY29_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN         0x016039e0 /* [RW][64] DES_A_KEY30_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD          0x016039e8 /* [RW][64] DES_A_KEY30_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN         0x016039f0 /* [RW][64] DES_A_KEY31_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD          0x016039f8 /* [RW][64] DES_A_KEY31_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN         0x01603a00 /* [RW][64] DES_A_KEY32_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD          0x01603a08 /* [RW][64] DES_A_KEY32_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN         0x01603a10 /* [RW][64] DES_A_KEY33_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD          0x01603a18 /* [RW][64] DES_A_KEY33_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN         0x01603a20 /* [RW][64] DES_A_KEY34_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD          0x01603a28 /* [RW][64] DES_A_KEY34_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN         0x01603a30 /* [RW][64] DES_A_KEY35_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD          0x01603a38 /* [RW][64] DES_A_KEY35_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN         0x01603a40 /* [RW][64] DES_A_KEY36_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD          0x01603a48 /* [RW][64] DES_A_KEY36_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN         0x01603a50 /* [RW][64] DES_A_KEY37_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD          0x01603a58 /* [RW][64] DES_A_KEY37_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN         0x01603a60 /* [RW][64] DES_A_KEY38_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD          0x01603a68 /* [RW][64] DES_A_KEY38_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN         0x01603a70 /* [RW][64] DES_A_KEY39_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD          0x01603a78 /* [RW][64] DES_A_KEY39_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN         0x01603a80 /* [RW][64] DES_A_KEY40_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD          0x01603a88 /* [RW][64] DES_A_KEY40_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN         0x01603a90 /* [RW][64] DES_A_KEY41_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD          0x01603a98 /* [RW][64] DES_A_KEY41_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN         0x01603aa0 /* [RW][64] DES_A_KEY42_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD          0x01603aa8 /* [RW][64] DES_A_KEY42_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN         0x01603ab0 /* [RW][64] DES_A_KEY43_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD          0x01603ab8 /* [RW][64] DES_A_KEY43_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN         0x01603ac0 /* [RW][64] DES_A_KEY44_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD          0x01603ac8 /* [RW][64] DES_A_KEY44_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN         0x01603ad0 /* [RW][64] DES_A_KEY45_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD          0x01603ad8 /* [RW][64] DES_A_KEY45_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN         0x01603ae0 /* [RW][64] DES_A_KEY46_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD          0x01603ae8 /* [RW][64] DES_A_KEY46_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN         0x01603af0 /* [RW][64] DES_A_KEY47_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD          0x01603af8 /* [RW][64] DES_A_KEY47_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN         0x01603b00 /* [RW][64] DES_A_KEY48_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD          0x01603b08 /* [RW][64] DES_A_KEY48_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN         0x01603b10 /* [RW][64] DES_A_KEY49_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD          0x01603b18 /* [RW][64] DES_A_KEY49_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN         0x01603b20 /* [RW][64] DES_A_KEY50_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD          0x01603b28 /* [RW][64] DES_A_KEY50_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN         0x01603b30 /* [RW][64] DES_A_KEY51_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD          0x01603b38 /* [RW][64] DES_A_KEY51_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN         0x01603b40 /* [RW][64] DES_A_KEY52_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD          0x01603b48 /* [RW][64] DES_A_KEY52_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN         0x01603b50 /* [RW][64] DES_A_KEY53_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD          0x01603b58 /* [RW][64] DES_A_KEY53_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN         0x01603b60 /* [RW][64] DES_A_KEY54_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD          0x01603b68 /* [RW][64] DES_A_KEY54_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN         0x01603b70 /* [RW][64] DES_A_KEY55_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD          0x01603b78 /* [RW][64] DES_A_KEY55_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN         0x01603b80 /* [RW][64] DES_A_KEY56_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD          0x01603b88 /* [RW][64] DES_A_KEY56_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN         0x01603b90 /* [RW][64] DES_A_KEY57_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD          0x01603b98 /* [RW][64] DES_A_KEY57_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN         0x01603ba0 /* [RW][64] DES_A_KEY58_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD          0x01603ba8 /* [RW][64] DES_A_KEY58_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN         0x01603bb0 /* [RW][64] DES_A_KEY59_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD          0x01603bb8 /* [RW][64] DES_A_KEY59_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN         0x01603bc0 /* [RW][64] DES_A_KEY60_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD          0x01603bc8 /* [RW][64] DES_A_KEY60_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN         0x01603bd0 /* [RW][64] DES_A_KEY61_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD          0x01603bd8 /* [RW][64] DES_A_KEY61_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN         0x01603be0 /* [RW][64] DES_A_KEY62_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD          0x01603be8 /* [RW][64] DES_A_KEY62_ODD */
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN         0x01603bf0 /* [RW][64] DES_A_KEY63_EVEN */
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD          0x01603bf8 /* [RW][64] DES_A_KEY63_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV0_EVEN           0x01603c00 /* [RW][64] DES_A_IV0_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV0_ODD            0x01603c08 /* [RW][64] DES_A_IV0_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV1_EVEN           0x01603c10 /* [RW][64] DES_A_IV1_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV1_ODD            0x01603c18 /* [RW][64] DES_A_IV1_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV2_EVEN           0x01603c20 /* [RW][64] DES_A_IV2_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV2_ODD            0x01603c28 /* [RW][64] DES_A_IV2_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV3_EVEN           0x01603c30 /* [RW][64] DES_A_IV3_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV3_ODD            0x01603c38 /* [RW][64] DES_A_IV3_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV4_EVEN           0x01603c40 /* [RW][64] DES_A_IV4_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV4_ODD            0x01603c48 /* [RW][64] DES_A_IV4_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV5_EVEN           0x01603c50 /* [RW][64] DES_A_IV5_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV5_ODD            0x01603c58 /* [RW][64] DES_A_IV5_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV6_EVEN           0x01603c60 /* [RW][64] DES_A_IV6_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV6_ODD            0x01603c68 /* [RW][64] DES_A_IV6_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV7_EVEN           0x01603c70 /* [RW][64] DES_A_IV7_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV7_ODD            0x01603c78 /* [RW][64] DES_A_IV7_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV8_EVEN           0x01603c80 /* [RW][64] DES_A_IV8_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV8_ODD            0x01603c88 /* [RW][64] DES_A_IV8_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV9_EVEN           0x01603c90 /* [RW][64] DES_A_IV9_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV9_ODD            0x01603c98 /* [RW][64] DES_A_IV9_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV10_EVEN          0x01603ca0 /* [RW][64] DES_A_IV10_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV10_ODD           0x01603ca8 /* [RW][64] DES_A_IV10_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV11_EVEN          0x01603cb0 /* [RW][64] DES_A_IV11_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV11_ODD           0x01603cb8 /* [RW][64] DES_A_IV11_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV12_EVEN          0x01603cc0 /* [RW][64] DES_A_IV12_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV12_ODD           0x01603cc8 /* [RW][64] DES_A_IV12_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV13_EVEN          0x01603cd0 /* [RW][64] DES_A_IV13_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV13_ODD           0x01603cd8 /* [RW][64] DES_A_IV13_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV14_EVEN          0x01603ce0 /* [RW][64] DES_A_IV14_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV14_ODD           0x01603ce8 /* [RW][64] DES_A_IV14_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV15_EVEN          0x01603cf0 /* [RW][64] DES_A_IV15_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV15_ODD           0x01603cf8 /* [RW][64] DES_A_IV15_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV16_EVEN          0x01603d00 /* [RW][64] DES_A_IV16_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV16_ODD           0x01603d08 /* [RW][64] DES_A_IV16_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV17_EVEN          0x01603d10 /* [RW][64] DES_A_IV17_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV17_ODD           0x01603d18 /* [RW][64] DES_A_IV17_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV18_EVEN          0x01603d20 /* [RW][64] DES_A_IV18_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV18_ODD           0x01603d28 /* [RW][64] DES_A_IV18_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV19_EVEN          0x01603d30 /* [RW][64] DES_A_IV19_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV19_ODD           0x01603d38 /* [RW][64] DES_A_IV19_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV20_EVEN          0x01603d40 /* [RW][64] DES_A_IV20_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV20_ODD           0x01603d48 /* [RW][64] DES_A_IV20_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV21_EVEN          0x01603d50 /* [RW][64] DES_A_IV21_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV21_ODD           0x01603d58 /* [RW][64] DES_A_IV21_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV22_EVEN          0x01603d60 /* [RW][64] DES_A_IV22_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV22_ODD           0x01603d68 /* [RW][64] DES_A_IV22_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV23_EVEN          0x01603d70 /* [RW][64] DES_A_IV23_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV23_ODD           0x01603d78 /* [RW][64] DES_A_IV23_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV24_EVEN          0x01603d80 /* [RW][64] DES_A_IV24_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV24_ODD           0x01603d88 /* [RW][64] DES_A_IV24_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV25_EVEN          0x01603d90 /* [RW][64] DES_A_IV25_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV25_ODD           0x01603d98 /* [RW][64] DES_A_IV25_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV26_EVEN          0x01603da0 /* [RW][64] DES_A_IV26_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV26_ODD           0x01603da8 /* [RW][64] DES_A_IV26_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV27_EVEN          0x01603db0 /* [RW][64] DES_A_IV27_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV27_ODD           0x01603db8 /* [RW][64] DES_A_IV27_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV28_EVEN          0x01603dc0 /* [RW][64] DES_A_IV28_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV28_ODD           0x01603dc8 /* [RW][64] DES_A_IV28_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV29_EVEN          0x01603dd0 /* [RW][64] DES_A_IV29_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV29_ODD           0x01603dd8 /* [RW][64] DES_A_IV29_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV30_EVEN          0x01603de0 /* [RW][64] DES_A_IV30_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV30_ODD           0x01603de8 /* [RW][64] DES_A_IV30_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV31_EVEN          0x01603df0 /* [RW][64] DES_A_IV31_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV31_ODD           0x01603df8 /* [RW][64] DES_A_IV31_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV32_EVEN          0x01603e00 /* [RW][64] DES_A_IV32_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV32_ODD           0x01603e08 /* [RW][64] DES_A_IV32_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV33_EVEN          0x01603e10 /* [RW][64] DES_A_IV33_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV33_ODD           0x01603e18 /* [RW][64] DES_A_IV33_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV34_EVEN          0x01603e20 /* [RW][64] DES_A_IV34_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV34_ODD           0x01603e28 /* [RW][64] DES_A_IV34_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV35_EVEN          0x01603e30 /* [RW][64] DES_A_IV35_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV35_ODD           0x01603e38 /* [RW][64] DES_A_IV35_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV36_EVEN          0x01603e40 /* [RW][64] DES_A_IV36_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV36_ODD           0x01603e48 /* [RW][64] DES_A_IV36_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV37_EVEN          0x01603e50 /* [RW][64] DES_A_IV37_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV37_ODD           0x01603e58 /* [RW][64] DES_A_IV37_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV38_EVEN          0x01603e60 /* [RW][64] DES_A_IV38_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV38_ODD           0x01603e68 /* [RW][64] DES_A_IV38_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV39_EVEN          0x01603e70 /* [RW][64] DES_A_IV39_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV39_ODD           0x01603e78 /* [RW][64] DES_A_IV39_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV40_EVEN          0x01603e80 /* [RW][64] DES_A_IV40_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV40_ODD           0x01603e88 /* [RW][64] DES_A_IV40_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV41_EVEN          0x01603e90 /* [RW][64] DES_A_IV41_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV41_ODD           0x01603e98 /* [RW][64] DES_A_IV41_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV42_EVEN          0x01603ea0 /* [RW][64] DES_A_IV42_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV42_ODD           0x01603ea8 /* [RW][64] DES_A_IV42_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV43_EVEN          0x01603eb0 /* [RW][64] DES_A_IV43_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV43_ODD           0x01603eb8 /* [RW][64] DES_A_IV43_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV44_EVEN          0x01603ec0 /* [RW][64] DES_A_IV44_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV44_ODD           0x01603ec8 /* [RW][64] DES_A_IV44_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV45_EVEN          0x01603ed0 /* [RW][64] DES_A_IV45_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV45_ODD           0x01603ed8 /* [RW][64] DES_A_IV45_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV46_EVEN          0x01603ee0 /* [RW][64] DES_A_IV46_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV46_ODD           0x01603ee8 /* [RW][64] DES_A_IV46_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV47_EVEN          0x01603ef0 /* [RW][64] DES_A_IV47_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV47_ODD           0x01603ef8 /* [RW][64] DES_A_IV47_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV48_EVEN          0x01603f00 /* [RW][64] DES_A_IV48_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV48_ODD           0x01603f08 /* [RW][64] DES_A_IV48_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV49_EVEN          0x01603f10 /* [RW][64] DES_A_IV49_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV49_ODD           0x01603f18 /* [RW][64] DES_A_IV49_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV50_EVEN          0x01603f20 /* [RW][64] DES_A_IV50_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV50_ODD           0x01603f28 /* [RW][64] DES_A_IV50_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV51_EVEN          0x01603f30 /* [RW][64] DES_A_IV51_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV51_ODD           0x01603f38 /* [RW][64] DES_A_IV51_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV52_EVEN          0x01603f40 /* [RW][64] DES_A_IV52_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV52_ODD           0x01603f48 /* [RW][64] DES_A_IV52_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV53_EVEN          0x01603f50 /* [RW][64] DES_A_IV53_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV53_ODD           0x01603f58 /* [RW][64] DES_A_IV53_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV54_EVEN          0x01603f60 /* [RW][64] DES_A_IV54_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV54_ODD           0x01603f68 /* [RW][64] DES_A_IV54_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV55_EVEN          0x01603f70 /* [RW][64] DES_A_IV55_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV55_ODD           0x01603f78 /* [RW][64] DES_A_IV55_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV56_EVEN          0x01603f80 /* [RW][64] DES_A_IV56_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV56_ODD           0x01603f88 /* [RW][64] DES_A_IV56_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV57_EVEN          0x01603f90 /* [RW][64] DES_A_IV57_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV57_ODD           0x01603f98 /* [RW][64] DES_A_IV57_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV58_EVEN          0x01603fa0 /* [RW][64] DES_A_IV58_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV58_ODD           0x01603fa8 /* [RW][64] DES_A_IV58_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV59_EVEN          0x01603fb0 /* [RW][64] DES_A_IV59_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV59_ODD           0x01603fb8 /* [RW][64] DES_A_IV59_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV60_EVEN          0x01603fc0 /* [RW][64] DES_A_IV60_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV60_ODD           0x01603fc8 /* [RW][64] DES_A_IV60_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV61_EVEN          0x01603fd0 /* [RW][64] DES_A_IV61_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV61_ODD           0x01603fd8 /* [RW][64] DES_A_IV61_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV62_EVEN          0x01603fe0 /* [RW][64] DES_A_IV62_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV62_ODD           0x01603fe8 /* [RW][64] DES_A_IV62_ODD */
#define BCHP_D31DSMAC_A_DES_A_IV63_EVEN          0x01603ff0 /* [RW][64] DES_A_IV63_EVEN */
#define BCHP_D31DSMAC_A_DES_A_IV63_ODD           0x01603ff8 /* [RW][64] DES_A_IV63_ODD */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7 0x01604000 /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15 0x01604004 /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23 0x01604008 /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31 0x0160400c /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39 0x01604010 /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47 0x01604014 /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55 0x01604018 /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63 0x0160401c /* [RW][32] DSID control bits for OFDM main channel */
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL            0x01604020 /* [RW][16] PHY MAIN CONTROL register */
#define BCHP_D31DSMAC_A_MAIN_PHY_INTF_DIAG_SYNC  0x01604022 /* [WO][16] DS0 MPEG DIAG SYNC PORT */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL        0x01604024 /* [RW][8] OFDM main channel Message Filter Control */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control 0x01604025 /* [RW][8] OFDM main channel DSID Filter Control */
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control   0x01604026 /* [RW][8] OFDM main channel FC Filter Control */
#define BCHP_D31DSMAC_A_MAIN_OCD_CHANGE_CNT      0x01604027 /* [RW][8] MAIN OCD CHANGE COUNT REGISTER */
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL     0x01604028 /* [RW][8] MAIN OCD CHANGE COUNT REGISTER */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL     0x01604029 /* [RW][8] MAIN DPD FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_0    0x0160402a /* [RW][8] MAIN DCD CHANGE CNT (profile 0) */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_1    0x0160402b /* [RW][8] MAIN DCD CHANGE CNT (profile 1) */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_2    0x0160402c /* [RW][8] MAIN DCD CHANGE CNT (profile 2) */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_3    0x0160402d /* [RW][8] MAIN DCD CHANGE CNT (profile 3) */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_4    0x0160402e /* [RW][8] MAIN DCD CHANGE CNT (profile 4) */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_5    0x0160402f /* [RW][8] MAIN DCD CHANGE CNT (profile 5) */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_0    0x01604030 /* [RW][8] MAIN UCD CHANGE COUNT 0 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_1    0x01604031 /* [RW][8] MAIN UCD CHANGE COUNT 1 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_2    0x01604032 /* [RW][8] MAIN UCD CHANGE COUNT 2 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_3    0x01604033 /* [RW][8] MAIN UCD CHANGE COUNT 3 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_4    0x01604034 /* [RW][8] MAIN UCD CHANGE COUNT 4 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_5    0x01604035 /* [RW][8] MAIN UCD CHANGE COUNT 5 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_6    0x01604036 /* [RW][8] MAIN UCD CHANGE COUNT 6 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_7    0x01604037 /* [RW][8] MAIN UCD CHANGE COUNT 7 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_8    0x01604038 /* [RW][8] MAIN UCD CHANGE COUNT 8 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_9    0x01604039 /* [RW][8] MAIN UCD CHANGE COUNT 9 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_10   0x0160403a /* [RW][8] MAIN UCD CHANGE COUNT 10 REGISTER */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_11   0x0160403b /* [RW][8] MAIN UCD CHANGE COUNT 11 REGISTER */
#define BCHP_D31DSMAC_A_UCID0_CNTL_0             0x0160403c /* [RW][8] UCID CONTROL 0 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_1             0x0160403d /* [RW][8] UCID CONTROL 1 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_2             0x0160403e /* [RW][8] UCID CONTROL 2 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_3             0x0160403f /* [RW][8] UCID CONTROL 3 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_4             0x01604040 /* [RW][8] UCID CONTROL 4 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_5             0x01604041 /* [RW][8] UCID CONTROL 5 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_6             0x01604042 /* [RW][8] UCID CONTROL 6 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_7             0x01604043 /* [RW][8] UCID CONTROL 7 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_8             0x01604044 /* [RW][8] UCID CONTROL 8 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_9             0x01604045 /* [RW][8] UCID CONTROL 9 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_10            0x01604046 /* [RW][8] UCID CONTROL 10 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_UCID0_CNTL_11            0x01604047 /* [RW][8] UCID CONTROL 11 REGISTER for DS OFDM main channel */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL 0x01604048 /* [RW][8] MAIN MAC MESSAGE DA FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL 0x01604049 /* [RW][8] MAIN MAC MESSAGE SA FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control 0x0160404a /* [RW][8] MAIN MAC message DSID Filter Control */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0         0x01604050 /* [RW][8] PM_PROFILE_MAP_0 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1         0x01604051 /* [RW][8] PM_PROFILE_MAP_1 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2         0x01604052 /* [RW][8] PM_PROFILE_MAP_2 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3         0x01604053 /* [RW][8] PM_PROFILE_MAP_3 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4         0x01604054 /* [RW][8] PM_PROFILE_MAP_4 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5         0x01604055 /* [RW][8] PM_PROFILE_MAP_5 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6         0x01604056 /* [RW][8] PM_PROFILE_MAP_6 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7         0x01604057 /* [RW][8] PM_PROFILE_MAP_7 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8         0x01604058 /* [RW][8] PM_PROFILE_MAP_8 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9         0x01604059 /* [RW][8] PM_PROFILE_MAP_9 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10        0x0160405a /* [RW][8] PM_PROFILE_MAP_10 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11        0x0160405b /* [RW][8] PM_PROFILE_MAP_11 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12        0x0160405c /* [RW][8] PM_PROFILE_MAP_12 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13        0x0160405d /* [RW][8] PM_PROFILE_MAP_13 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14        0x0160405e /* [RW][8] PM_PROFILE_MAP_14 */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15        0x0160405f /* [RW][8] PM_PROFILE_MAP_15 */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7 0x01604100 /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15 0x01604104 /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23 0x01604108 /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31 0x0160410c /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39 0x01604110 /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47 0x01604114 /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55 0x01604118 /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63 0x0160411c /* [RW][32] DSID control bits for OFDM PLC channel */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL             0x01604120 /* [RW][16] PLC PHY Interface control register */
#define BCHP_D31DSMAC_A_PLC_PHY_INTF_DIAG_SYNC   0x01604122 /* [WO][16] PLC MPEG DIAG SYNC PORT */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL         0x01604124 /* [RW][8] PLC Message Filter Control */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control  0x01604125 /* [RW][8] PLC DSID Filter Control */
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control    0x01604126 /* [RW][8] PLC FC Filter Control */
#define BCHP_D31DSMAC_A_PLC_OCD_CHANGE_CNT       0x01604127 /* [RW][8] PLC OCD CHANGE COUNT REGISTER */
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL      0x01604128 /* [RW][8] PLC OCD CHANGE COUNT REGISTER */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL      0x01604129 /* [RW][8] PLC DPD FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_0     0x0160412a /* [RW][8] PLC DCD CHANGE CNT (profile 0) */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_1     0x0160412b /* [RW][8] PLC DCD CHANGE CNT (profile 1) */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_2     0x0160412c /* [RW][8] PLC DCD CHANGE CNT (profile 2) */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_3     0x0160412d /* [RW][8] PLC DCD CHANGE CNT (profile 3) */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_4     0x0160412e /* [RW][8] PLC DCD CHANGE CNT (profile 4) */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_5     0x0160412f /* [RW][8] MAIN DCD CHANGE CNT (profile 5) */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_0     0x01604130 /* [RW][8] PLC UCD CHANGE COUNT 0 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_1     0x01604131 /* [RW][8] PLC UCD CHANGE COUNT 1 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_2     0x01604132 /* [RW][8] PLC UCD CHANGE COUNT 2 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_3     0x01604133 /* [RW][8] PLC UCD CHANGE COUNT 3 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_4     0x01604134 /* [RW][8] PLC UCD CHANGE COUNT 4 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_5     0x01604135 /* [RW][8] PLC UCD CHANGE COUNT 5 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_6     0x01604136 /* [RW][8] PLC UCD CHANGE COUNT 6 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_7     0x01604137 /* [RW][8] PLC UCD CHANGE COUNT 7 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_8     0x01604138 /* [RW][8] PLC UCD CHANGE COUNT 8 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_9     0x01604139 /* [RW][8] PLC UCD CHANGE COUNT 9 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_10    0x0160413a /* [RW][8] PLC UCD CHANGE COUNT 10 REGISTER */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_11    0x0160413b /* [RW][8] PLC UCD CHANGE COUNT 11 REGISTER */
#define BCHP_D31DSMAC_A_UCID1_CNTL_0             0x0160413c /* [RW][8] UCID CONTROL 0 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_1             0x0160413d /* [RW][8] UCID CONTROL 1 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_2             0x0160413e /* [RW][8] UCID CONTROL 2 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_3             0x0160413f /* [RW][8] UCID CONTROL 3 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_4             0x01604140 /* [RW][8] UCID CONTROL 4 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_5             0x01604141 /* [RW][8] UCID CONTROL 5 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_6             0x01604142 /* [RW][8] UCID CONTROL 6 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_7             0x01604143 /* [RW][8] UCID CONTROL 7 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_8             0x01604144 /* [RW][8] UCID CONTROL 8 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_9             0x01604145 /* [RW][8] UCID CONTROL 9 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_10            0x01604146 /* [RW][8] UCID CONTROL 10 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_UCID1_CNTL_11            0x01604147 /* [RW][8] UCID CONTROL 11 REGISTER for DS OFDM PLC channel */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL  0x01604148 /* [RW][8] PLC MAC MESSAGE DA FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL  0x01604149 /* [RW][8] PLC MAC MESSAGE SA FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control 0x0160414a /* [RW][8] PLC MAC message DSID Filter Control */
#define BCHP_D31DSMAC_A_PLC_TRIGGER_GROUP        0x0160414c /* [RW][32] PLC TRIGGER GROUP */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0             0x01604150 /* [RW][32] PLC Energy Management ID #0 Register */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1             0x01604154 /* [RW][32] PLC Energy Management ID #1 Register */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2             0x01604158 /* [RW][32] PLC Energy Management ID #2 Register */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3             0x0160415c /* [RW][32] PLC Energy Management ID #3 Register */
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TRIG        0x01604160 /* [RW][32] PLC Trigger DQM Address */
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_EMB         0x01604164 /* [RW][32] PLC Energy Management DQM Address */
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TOKEN       0x01604168 /* [RW][32] PLC Token DQM Address */
#define BCHP_D31DSMAC_A_PLC_DMA_BASE_ADDR        0x0160416c /* [RW][32] PLC DMA Base Address */
#define BCHP_D31DSMAC_A_PLC_DMA_TOKEN_FIFO       0x01604170 /* [RW][32] PLC DMA Token FIFO */
#define BCHP_D31DSMAC_A_CRC24_CONTROL            0x01604174 /* [RW][32] CRC24 CONTROL */
#define BCHP_D31DSMAC_A_CRC24_INITIAL            0x01604178 /* [RW][32] CRC24 INITIAL */
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE          0x0160417c /* [RO][32] Token FIFO size readback */
#define BCHP_D31DSMAC_A_PLC_LFSR_ENABLE          0x01604180 /* [RW][32] PLC_LFSR_ENABLE */
#define BCHP_D31DSMAC_A_PLC_LFSR_RESULT          0x01604184 /* [RO][32] PLC_LFSR_RESULT */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_0      0x01606000 /* [RO][32] INVALID MAP COUNT 0 */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_1      0x01606004 /* [RO][32] INVALID MAP COUNT 1 */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_2      0x01606008 /* [RO][32] INVALID MAP COUNT 2 */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_3      0x0160600c /* [RO][32] INVALID MAP COUNT 3 */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_4      0x01606010 /* [RO][32] INVALID MAP COUNT 4 */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_5      0x01606014 /* [RO][32] INVALID MAP COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6018             0x01606018 /* [RO][32] RESERVED6018 */
#define BCHP_D31DSMAC_A_RESERVED601C             0x0160601c /* [RO][32] RESERVED601C */
#define BCHP_D31DSMAC_A_OVERFLOW_PKTS_DISCARDED  0x01606020 /* [RO][32] OVERFLOW PKTS DISCARDED */
#define BCHP_D31DSMAC_A_NOBUF_PKTS_DISCARDED     0x01606024 /* [RO][32] PKTS DISCARDED FOR NO BUFFER */
#define BCHP_D31DSMAC_A_BPI_PKT_COUNT            0x01606028 /* [RO][32] BPI PKT COUNT */
#define BCHP_D31DSMAC_A_PLC_CRC24_ERROR_CNT      0x0160602c /* [RO][32] PLC CRC24 ERROR CNT */
#define BCHP_D31DSMAC_A_RESERVED6030             0x01606030 /* [RO][32] RESERVED6030 */
#define BCHP_D31DSMAC_A_RESERVED6034             0x01606034 /* [RO][32] RESERVED6034 */
#define BCHP_D31DSMAC_A_RESERVED6038             0x01606038 /* [RO][32] RESERVED6038 */
#define BCHP_D31DSMAC_A_RESERVED603C             0x0160603c /* [RO][32] RESERVED603C */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_0      0x01606040 /* [RO][32] DMA OVERRUN COUNT 0 */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_1      0x01606044 /* [RO][32] DMA OVERRUN COUNT 1 */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_2      0x01606048 /* [RO][32] DMA OVERRUN COUNT 2 */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_3      0x0160604c /* [RO][32] DMA OVERRUN COUNT 3 */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_4      0x01606050 /* [RO][32] DMA OVERRUN COUNT 4 */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_5      0x01606054 /* [RO][32] DMA OVERRUN COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6058             0x01606058 /* [RO][32] RESERVED6058 */
#define BCHP_D31DSMAC_A_RESERVED605C             0x0160605c /* [RO][32] RESERVED605C */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_0        0x01606060 /* [RO][32] HCS ERROR COUNT 0 */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_1        0x01606064 /* [RO][32] HCS ERROR COUNT 1 */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_2        0x01606068 /* [RO][32] HCS ERROR COUNT 2 */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_3        0x0160606c /* [RO][32] HCS ERROR COUNT 3 */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_4        0x01606070 /* [RO][32] HCS ERROR COUNT 4 */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_5        0x01606074 /* [RO][32] HCS ERROR COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6078             0x01606078 /* [RO][32] RESERVED6078 */
#define BCHP_D31DSMAC_A_RESERVED607C             0x0160607c /* [RO][32] RESERVED607C */
#define BCHP_D31DSMAC_A_RESERVED6080             0x01606080 /* [RO][32] RESERVED6080 */
#define BCHP_D31DSMAC_A_RESERVED6084             0x01606084 /* [RO][32] RESERVED6084 */
#define BCHP_D31DSMAC_A_RESERVED6088             0x01606088 /* [RO][32] RESERVED6088 */
#define BCHP_D31DSMAC_A_RESERVED608C             0x0160608c /* [RO][32] RESERVED608C */
#define BCHP_D31DSMAC_A_RESERVED6090             0x01606090 /* [RO][32] RESERVED6090 */
#define BCHP_D31DSMAC_A_RESERVED6094             0x01606094 /* [RO][32] RESERVED6094 */
#define BCHP_D31DSMAC_A_RESERVED6098             0x01606098 /* [RO][32] RESERVED6098 */
#define BCHP_D31DSMAC_A_RESERVED609C             0x0160609c /* [RO][32] RESERVED609C */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_0   0x016060a0 /* [RO][32] UNICAST PACKET COUNT 0 */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_1   0x016060a4 /* [RO][32] UNICAST PACKET COUNT 1 */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_2   0x016060a8 /* [RO][32] UNICAST PACKET COUNT 2 */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_3   0x016060ac /* [RO][32] UNICAST PACKET COUNT 3 */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_4   0x016060b0 /* [RO][32] UNICAST PACKET COUNT 4 */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_5   0x016060b4 /* [RO][32] UNICAST PACKET COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED60B8             0x016060b8 /* [RO][32] RESERVED60B8 */
#define BCHP_D31DSMAC_A_RESERVED60BC             0x016060bc /* [RO][32] RESERVED60BC */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_0 0x016060c0 /* [RO][32] BROADCAST PACKET COUNT 0 */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_1 0x016060c4 /* [RO][32] BROADCAST PACKET COUNT 1 */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_2 0x016060c8 /* [RO][32] BROADCAST PACKET COUNT 2 */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_3 0x016060cc /* [RO][32] BROADCAST PACKET COUNT 3 */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_4 0x016060d0 /* [RO][32] BROADCAST PACKET COUNT 4 */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_5 0x016060d4 /* [RO][32] BROADCAST PACKET COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED60D8             0x016060d8 /* [RO][32] RESERVED60D8 */
#define BCHP_D31DSMAC_A_RESERVED60DC             0x016060dc /* [RO][32] RESERVED60DC */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_0 0x016060e0 /* [RO][32] MULTICAST PACKET COUNT 0 */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_1 0x016060e4 /* [RO][32] MULTICAST PACKET COUNT 1 */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_2 0x016060e8 /* [RO][32] MULTICAST PACKET COUNT 2 */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_3 0x016060ec /* [RO][32] MULTICAST PACKET COUNT 3 */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_4 0x016060f0 /* [RO][32] MULTICAST PACKET COUNT 4 */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_5 0x016060f4 /* [RO][32] MULTICAST PACKET COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED60F8             0x016060f8 /* [RO][32] RESERVED60F8 */
#define BCHP_D31DSMAC_A_RESERVED60FC             0x016060fc /* [RO][32] RESERVED60FC */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_0          0x01606100 /* [RO][32] VALID MAP CNT 0 */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_1          0x01606104 /* [RO][32] VALID MAP CNT 1 */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_2          0x01606108 /* [RO][32] VALID MAP CNT 2 */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_3          0x0160610c /* [RO][32] VALID MAP CNT 3 */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_4          0x01606110 /* [RO][32] VALID MAP CNT 4 */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_5          0x01606114 /* [RO][32] VALID MAP CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6118             0x01606118 /* [RO][32] RESERVED6118 */
#define BCHP_D31DSMAC_A_RESERVED611C             0x0160611c /* [RO][32] RESERVED611C */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_0          0x01606120 /* [RO][32] VALID UCD CNT 0 */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_1          0x01606124 /* [RO][32] VALID UCD CNT 1 */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_2          0x01606128 /* [RO][32] VALID UCD CNT 2 */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_3          0x0160612c /* [RO][32] VALID UCD CNT 3 */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_4          0x01606130 /* [RO][32] VALID UCD CNT 4 */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_5          0x01606134 /* [RO][32] VALID UCD CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6138             0x01606138 /* [RO][32] RESERVED6138 */
#define BCHP_D31DSMAC_A_RESERVED613C             0x0160613c /* [RO][32] RESERVED613C */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_0      0x01606140 /* [RO][32] MSG CRC ERROR CNT 0 */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_1      0x01606144 /* [RO][32] MSG CRC ERROR CNT 1 */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_2      0x01606148 /* [RO][32] MSG CRC ERROR CNT 2 */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_3      0x0160614c /* [RO][32] MSG CRC ERROR CNT 3 */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_4      0x01606150 /* [RO][32] MSG CRC ERROR CNT 4 */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_5      0x01606154 /* [RO][32] MSG CRC ERROR CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6158             0x01606158 /* [RO][32] RESERVED6158 */
#define BCHP_D31DSMAC_A_RESERVED615C             0x0160615c /* [RO][32] RESERVED615C */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_0     0x01606160 /* [RO][32] DATA CRC ERROR CNT 0 */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_1     0x01606164 /* [RO][32] DATA CRC ERROR CNT 1 */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_2     0x01606168 /* [RO][32] DATA CRC ERROR CNT 2 */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_3     0x0160616c /* [RO][32] DATA CRC ERROR CNT 3 */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_4     0x01606170 /* [RO][32] DATA CRC ERROR CNT 4 */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_5     0x01606174 /* [RO][32] DATA CRC ERROR CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6178             0x01606178 /* [RO][32] RESERVED6178 */
#define BCHP_D31DSMAC_A_RESERVED617C             0x0160617c /* [RO][32] RESERVED617C */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_0        0x01606180 /* [RO][32] UCAST MSG COUNT 0 */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_1        0x01606184 /* [RO][32] UCAST MSG COUNT 1 */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_2        0x01606188 /* [RO][32] UCAST MSG COUNT 2 */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_3        0x0160618c /* [RO][32] UCAST MSG COUNT 3 */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_4        0x01606190 /* [RO][32] UCAST MSG COUNT 4 */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_5        0x01606194 /* [RO][32] UCAST MSG COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6198             0x01606198 /* [RO][32] RESERVED6198 */
#define BCHP_D31DSMAC_A_RESERVED619C             0x0160619c /* [RO][32] RESERVED619C */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_0        0x016061a0 /* [RO][32] MCAST MSG COUNT 0 */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_1        0x016061a4 /* [RO][32] MCAST MSG COUNT 1 */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_2        0x016061a8 /* [RO][32] MCAST MSG COUNT 2 */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_3        0x016061ac /* [RO][32] MCAST MSG COUNT 3 */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_4        0x016061b0 /* [RO][32] MCAST MSG COUNT 4 */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_5        0x016061b4 /* [RO][32] MCAST MSG COUNT 5 */
#define BCHP_D31DSMAC_A_RESERVED61B8             0x016061b8 /* [RO][32] RESERVED61B8 */
#define BCHP_D31DSMAC_A_RESERVED61BC             0x016061bc /* [RO][32] RESERVED61BC */
#define BCHP_D31DSMAC_A_UNICAST_SA_DISCARDS      0x016061c0 /* [RO][32] UNICAST SA DISCARDS */
#define BCHP_D31DSMAC_A_BROADCAST_SA_DISCARDS    0x016061c4 /* [RO][32] BROADCAST SA DISCARDS */
#define BCHP_D31DSMAC_A_MULTICAST_SA_DISCARDS    0x016061c8 /* [RO][32] MULTICAST SA DISCARDS */
#define BCHP_D31DSMAC_A_USINTF_OVERFLOW          0x016061cc /* [RO][32] USINTF OVERFLOW */
#define BCHP_D31DSMAC_A_RESERVED61D0             0x016061d0 /* [RO][32] RESERVED61D0 */
#define BCHP_D31DSMAC_A_RESERVED61D4             0x016061d4 /* [RO][32] RESERVED61D4 */
#define BCHP_D31DSMAC_A_RESERVED61D8             0x016061d8 /* [RO][32] RESERVED61D8 */
#define BCHP_D31DSMAC_A_RESERVED61DC             0x016061dc /* [RO][32] RESERVED61DC */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_0      0x01606200 /* [RO][64] DATA PDU BYTE CNT 0 */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_1      0x01606208 /* [RO][64] DATA PDU BYTE CNT 1 */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_2      0x01606210 /* [RO][64] DATA PDU BYTE CNT 2 */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_3      0x01606218 /* [RO][64] DATA PDU BYTE CNT 3 */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_4      0x01606220 /* [RO][64] DATA PDU BYTE CNT 4 */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_5      0x01606228 /* [RO][64] DATA PDU BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6230             0x01606230 /* [RO][64] RESERVED6230 */
#define BCHP_D31DSMAC_A_RESERVED6238             0x01606238 /* [RO][64] RESERVED6238 */
#define BCHP_D31DSMAC_A_MIB0_CONTROL             0x01606240 /* [RW][8] MIB Block Control Register (Downstream MIBs) */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_0          0x01606244 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 0 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_1          0x01606245 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 1 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_2          0x01606246 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 2 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_3          0x01606247 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 3 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_4          0x01606248 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 4 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_5          0x01606250 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 5 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_6          0x01606251 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 6 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_7          0x01606252 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 7 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_8          0x01606253 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 8 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_9          0x01606254 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 9 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_10         0x01606255 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 10 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_11         0x01606256 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 11 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_12         0x01606257 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 12 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_13         0x01606258 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 13 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_14         0x01606259 /* [RW][8] MIB Block Counter Wrap Interrupt Pending 14 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_15         0x0160625a /* [RW][8] MIB Block Counter Wrap Interrupt Pending 15 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_16         0x0160625b /* [RW][8] MIB Block Counter Wrap Interrupt Pending 16 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_17         0x0160625c /* [RW][8] MIB Block Counter Wrap Interrupt Pending 17 */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_18         0x0160625d /* [RW][8] MIB Block Counter Wrap Interrupt Pending 18 */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_0      0x01606260 /* [RO][32] DATA PHS BYTE CNT 0 */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_1      0x01606264 /* [RO][32] DATA PHS BYTE CNT 1 */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_2      0x01606268 /* [RO][32] DATA PHS BYTE CNT 2 */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_3      0x0160626c /* [RO][32] DATA PHS BYTE CNT 3 */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_4      0x01606270 /* [RO][32] DATA PHS BYTE CNT 4 */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_5      0x01606274 /* [RO][32] DATA PHS BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6278             0x01606278 /* [RO][32] RESERVED6278 */
#define BCHP_D31DSMAC_A_RESERVED627C             0x0160627c /* [RO][32] RESERVED627C */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_0      0x01606280 /* [RO][32] DATA HDR BYTE CNT 0 */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_1      0x01606284 /* [RO][32] DATA HDR BYTE CNT 1 */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_2      0x01606288 /* [RO][32] DATA HDR BYTE CNT 2 */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_3      0x0160628c /* [RO][32] DATA HDR BYTE CNT 3 */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_4      0x01606290 /* [RO][32] DATA HDR BYTE CNT 4 */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_5      0x01606294 /* [RO][32] DATA HDR BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6298             0x01606298 /* [RO][32] RESERVED6298 */
#define BCHP_D31DSMAC_A_RESERVED629C             0x0160629c /* [RO][32] RESERVED629C */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_0       0x016062a0 /* [RO][32] MSG HDR BYTE CNT 0 */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_1       0x016062a4 /* [RO][32] MSG HDR BYTE CNT 1 */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_2       0x016062a8 /* [RO][32] MSG HDR BYTE CNT 2 */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_3       0x016062ac /* [RO][32] MSG HDR BYTE CNT 3 */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_4       0x016062b0 /* [RO][32] MSG HDR BYTE CNT 4 */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_5       0x016062b4 /* [RO][32] MSG HDR BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED62B8             0x016062b8 /* [RO][32] RESERVED62B8 */
#define BCHP_D31DSMAC_A_RESERVED62BC             0x016062bc /* [RO][32] RESERVED62BC */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_0       0x016062c0 /* [RO][64] MSG PDU BYTE CNT 0 */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_1       0x016062c8 /* [RO][64] MSG PDU BYTE CNT 1 */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_2       0x016062d0 /* [RO][64] MSG PDU BYTE CNT 2 */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_3       0x016062d8 /* [RO][64] MSG PDU BYTE CNT 3 */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_4       0x016062e0 /* [RO][64] MSG PDU BYTE CNT 4 */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_5       0x016062e8 /* [RO][64] MSG PDU BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED62F0             0x016062f0 /* [RO][64] RESERVED62F0 */
#define BCHP_D31DSMAC_A_RESERVED62F8             0x016062f8 /* [RO][64] RESERVED62F8 */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_0    0x01606300 /* [RO][64] DATA UCAST BYTE CNT 0 */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_1    0x01606308 /* [RO][64] DATA UCAST BYTE CNT 1 */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_2    0x01606310 /* [RO][64] DATA UCAST BYTE CNT 2 */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_3    0x01606318 /* [RO][64] DATA UCAST BYTE CNT 3 */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_4    0x01606320 /* [RO][64] DATA UCAST BYTE CNT 4 */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_5    0x01606328 /* [RO][64] DATA UCAST BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6330             0x01606330 /* [RO][64] RESERVED6330 */
#define BCHP_D31DSMAC_A_RESERVED6338             0x01606338 /* [RO][64] RESERVED6338 */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_0    0x01606340 /* [RO][64] DATA MCAST BYTE CNT 0 */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_1    0x01606348 /* [RO][64] DATA MCAST BYTE CNT 1 */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_2    0x01606350 /* [RO][64] DATA MCAST BYTE CNT 2 */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_3    0x01606358 /* [RO][64] DATA MCAST BYTE CNT 3 */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_4    0x01606360 /* [RO][64] DATA MCAST BYTE CNT 4 */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_5    0x01606368 /* [RO][64] DATA MCAST BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6370             0x01606370 /* [RO][64] RESERVED6370 */
#define BCHP_D31DSMAC_A_RESERVED6378             0x01606378 /* [RO][64] RESERVED6378 */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_0     0x01606380 /* [RO][64] MSG UCAST BYTE CNT 0 */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_1     0x01606388 /* [RO][64] MSG UCAST BYTE CNT 1 */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_2     0x01606390 /* [RO][64] MSG UCAST BYTE CNT 2 */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_3     0x01606398 /* [RO][64] MSG UCAST BYTE CNT 3 */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_4     0x016063a0 /* [RO][64] MSG UCAST BYTE CNT 4 */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_5     0x016063a8 /* [RO][64] MSG UCAST BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED63B0             0x016063b0 /* [RO][64] RESERVED63B0 */
#define BCHP_D31DSMAC_A_RESERVED63B8             0x016063b8 /* [RO][64] RESERVED63B8 */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_0     0x016063c0 /* [RO][64] MSG MCAST BYTE CNT 0 */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_1     0x016063c8 /* [RO][64] MSG MCAST BYTE CNT 1 */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_2     0x016063d0 /* [RO][64] MSG MCAST BYTE CNT 2 */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_3     0x016063d8 /* [RO][64] MSG MCAST BYTE CNT 3 */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_4     0x016063e0 /* [RO][64] MSG MCAST BYTE CNT 4 */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_5     0x016063e8 /* [RO][64] MSG MCAST BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED63F0             0x016063f0 /* [RO][64] RESERVED63F0 */
#define BCHP_D31DSMAC_A_RESERVED63F8             0x016063f8 /* [RO][64] RESERVED63F8 */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_0    0x01606400 /* [RO][64] DATA BCAST BYTE CNT 0 */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_1    0x01606408 /* [RO][64] DATA BCAST BYTE CNT 1 */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_2    0x01606410 /* [RO][64] DATA BCAST BYTE CNT 2 */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_3    0x01606418 /* [RO][64] DATA BCAST BYTE CNT 3 */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_4    0x01606420 /* [RO][64] DATA BCAST BYTE CNT 4 */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_5    0x01606428 /* [RO][64] DATA BCAST BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6430             0x01606430 /* [RO][64] RESERVED6430 */
#define BCHP_D31DSMAC_A_RESERVED6438             0x01606438 /* [RO][64] RESERVED6438 */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_0     0x01606440 /* [RO][64] MSG BCAST BYTE CNT 0 */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_1     0x01606448 /* [RO][64] MSG BCAST BYTE CNT 1 */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_2     0x01606450 /* [RO][64] MSG BCAST BYTE CNT 2 */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_3     0x01606458 /* [RO][64] MSG BCAST BYTE CNT 3 */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_4     0x01606460 /* [RO][64] MSG BCAST BYTE CNT 4 */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_5     0x01606468 /* [RO][64] MSG BCAST BYTE CNT 5 */
#define BCHP_D31DSMAC_A_RESERVED6470             0x01606470 /* [RO][64] RESERVED6470 */
#define BCHP_D31DSMAC_A_RESERVED6478             0x01606478 /* [RO][64] RESERVED6478 */
#define BCHP_D31DSMAC_A_DSID_Table_0             0x01607000 /* [RW][32] DSID Table 0 */
#define BCHP_D31DSMAC_A_DSID_Table_1             0x01607004 /* [RW][32] DSID Table 1 */
#define BCHP_D31DSMAC_A_DSID_Table_2             0x01607008 /* [RW][32] DSID Table 2 */
#define BCHP_D31DSMAC_A_DSID_Table_3             0x0160700c /* [RW][32] DSID Table 3 */
#define BCHP_D31DSMAC_A_DSID_Table_4             0x01607010 /* [RW][32] DSID Table 4 */
#define BCHP_D31DSMAC_A_DSID_Table_5             0x01607014 /* [RW][32] DSID Table 5 */
#define BCHP_D31DSMAC_A_DSID_Table_6             0x01607018 /* [RW][32] DSID Table 6 */
#define BCHP_D31DSMAC_A_DSID_Table_7             0x0160701c /* [RW][32] DSID Table 7 */
#define BCHP_D31DSMAC_A_DSID_Table_8             0x01607020 /* [RW][32] DSID Table 8 */
#define BCHP_D31DSMAC_A_DSID_Table_9             0x01607024 /* [RW][32] DSID Table 9 */
#define BCHP_D31DSMAC_A_DSID_Table_10            0x01607028 /* [RW][32] DSID Table 10 */
#define BCHP_D31DSMAC_A_DSID_Table_11            0x0160702c /* [RW][32] DSID Table 11 */
#define BCHP_D31DSMAC_A_DSID_Table_12            0x01607030 /* [RW][32] DSID Table 12 */
#define BCHP_D31DSMAC_A_DSID_Table_13            0x01607034 /* [RW][32] DSID Table 13 */
#define BCHP_D31DSMAC_A_DSID_Table_14            0x01607038 /* [RW][32] DSID Table 14 */
#define BCHP_D31DSMAC_A_DSID_Table_15            0x0160703c /* [RW][32] DSID Table 15 */
#define BCHP_D31DSMAC_A_DSID_Table_16            0x01607040 /* [RW][32] DSID Table 16 */
#define BCHP_D31DSMAC_A_DSID_Table_17            0x01607044 /* [RW][32] DSID Table 17 */
#define BCHP_D31DSMAC_A_DSID_Table_18            0x01607048 /* [RW][32] DSID Table 18 */
#define BCHP_D31DSMAC_A_DSID_Table_19            0x0160704c /* [RW][32] DSID Table 19 */
#define BCHP_D31DSMAC_A_DSID_Table_20            0x01607050 /* [RW][32] DSID Table 20 */
#define BCHP_D31DSMAC_A_DSID_Table_21            0x01607054 /* [RW][32] DSID Table 21 */
#define BCHP_D31DSMAC_A_DSID_Table_22            0x01607058 /* [RW][32] DSID Table 22 */
#define BCHP_D31DSMAC_A_DSID_Table_23            0x0160705c /* [RW][32] DSID Table 23 */
#define BCHP_D31DSMAC_A_DSID_Table_24            0x01607060 /* [RW][32] DSID Table 24 */
#define BCHP_D31DSMAC_A_DSID_Table_25            0x01607064 /* [RW][32] DSID Table 25 */
#define BCHP_D31DSMAC_A_DSID_Table_26            0x01607068 /* [RW][32] DSID Table 26 */
#define BCHP_D31DSMAC_A_DSID_Table_27            0x0160706c /* [RW][32] DSID Table 27 */
#define BCHP_D31DSMAC_A_DSID_Table_28            0x01607070 /* [RW][32] DSID Table 28 */
#define BCHP_D31DSMAC_A_DSID_Table_29            0x01607074 /* [RW][32] DSID Table 29 */
#define BCHP_D31DSMAC_A_DSID_Table_30            0x01607078 /* [RW][32] DSID Table 30 */
#define BCHP_D31DSMAC_A_DSID_Table_31            0x0160707c /* [RW][32] DSID Table 31 */
#define BCHP_D31DSMAC_A_DSID_Table_32            0x01607080 /* [RW][32] DSID Table 32 */
#define BCHP_D31DSMAC_A_DSID_Table_33            0x01607084 /* [RW][32] DSID Table 33 */
#define BCHP_D31DSMAC_A_DSID_Table_34            0x01607088 /* [RW][32] DSID Table 34 */
#define BCHP_D31DSMAC_A_DSID_Table_35            0x0160708c /* [RW][32] DSID Table 35 */
#define BCHP_D31DSMAC_A_DSID_Table_36            0x01607090 /* [RW][32] DSID Table 36 */
#define BCHP_D31DSMAC_A_DSID_Table_37            0x01607094 /* [RW][32] DSID Table 37 */
#define BCHP_D31DSMAC_A_DSID_Table_38            0x01607098 /* [RW][32] DSID Table 38 */
#define BCHP_D31DSMAC_A_DSID_Table_39            0x0160709c /* [RW][32] DSID Table 39 */
#define BCHP_D31DSMAC_A_DSID_Table_40            0x016070a0 /* [RW][32] DSID Table 40 */
#define BCHP_D31DSMAC_A_DSID_Table_41            0x016070a4 /* [RW][32] DSID Table 41 */
#define BCHP_D31DSMAC_A_DSID_Table_42            0x016070a8 /* [RW][32] DSID Table 42 */
#define BCHP_D31DSMAC_A_DSID_Table_43            0x016070ac /* [RW][32] DSID Table 43 */
#define BCHP_D31DSMAC_A_DSID_Table_44            0x016070b0 /* [RW][32] DSID Table 44 */
#define BCHP_D31DSMAC_A_DSID_Table_45            0x016070b4 /* [RW][32] DSID Table 45 */
#define BCHP_D31DSMAC_A_DSID_Table_46            0x016070b8 /* [RW][32] DSID Table 46 */
#define BCHP_D31DSMAC_A_DSID_Table_47            0x016070bc /* [RW][32] DSID Table 47 */
#define BCHP_D31DSMAC_A_DSID_Table_48            0x016070c0 /* [RW][32] DSID Table 48 */
#define BCHP_D31DSMAC_A_DSID_Table_49            0x016070c4 /* [RW][32] DSID Table 49 */
#define BCHP_D31DSMAC_A_DSID_Table_50            0x016070c8 /* [RW][32] DSID Table 50 */
#define BCHP_D31DSMAC_A_DSID_Table_51            0x016070cc /* [RW][32] DSID Table 51 */
#define BCHP_D31DSMAC_A_DSID_Table_52            0x016070d0 /* [RW][32] DSID Table 52 */
#define BCHP_D31DSMAC_A_DSID_Table_53            0x016070d4 /* [RW][32] DSID Table 53 */
#define BCHP_D31DSMAC_A_DSID_Table_54            0x016070d8 /* [RW][32] DSID Table 54 */
#define BCHP_D31DSMAC_A_DSID_Table_55            0x016070dc /* [RW][32] DSID Table 55 */
#define BCHP_D31DSMAC_A_DSID_Table_56            0x016070e0 /* [RW][32] DSID Table 56 */
#define BCHP_D31DSMAC_A_DSID_Table_57            0x016070e4 /* [RW][32] DSID Table 57 */
#define BCHP_D31DSMAC_A_DSID_Table_58            0x016070e8 /* [RW][32] DSID Table 58 */
#define BCHP_D31DSMAC_A_DSID_Table_59            0x016070ec /* [RW][32] DSID Table 59 */
#define BCHP_D31DSMAC_A_DSID_Table_60            0x016070f0 /* [RW][32] DSID Table 60 */
#define BCHP_D31DSMAC_A_DSID_Table_61            0x016070f4 /* [RW][32] DSID Table 61 */
#define BCHP_D31DSMAC_A_DSID_Table_62            0x016070f8 /* [RW][32] DSID Table 62 */
#define BCHP_D31DSMAC_A_DSID_Table_63            0x016070fc /* [RW][32] DSID Table 63 */
#define BCHP_D31DSMAC_A_MSG_DA0                  0x01607100 /* [RW][64] MESSAGE DA0 */
#define BCHP_D31DSMAC_A_MSG_DA1                  0x01607108 /* [RW][64] MESSAGE DA1 */
#define BCHP_D31DSMAC_A_MSG_DA2                  0x01607110 /* [RW][64] MESSAGE DA2 */
#define BCHP_D31DSMAC_A_MSG_DA3                  0x01607118 /* [RW][64] MESSAGE DA3 */
#define BCHP_D31DSMAC_A_MSG_SA                   0x01607120 /* [RW][64] MESSAGE SA */
#define BCHP_D31DSMAC_A_MAC_MSG_DA_MULTICAST     0x01607128 /* [RW][32] MAC MSG DA MULTICAST */
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL           0x0160712c /* [RW][8] DS CHANNEL SEL */
#define BCHP_D31DSMAC_A_DS_START_CHANNEL_SEL     0x0160712d /* [RW][8] DS START CHANNEL SEL */
#define BCHP_D31DSMAC_A_MSG_PROTO_VER            0x0160712e /* [RW][16] MSG PROTO VER */
#define BCHP_D31DSMAC_A_SNAP0_SOURCE_SELECT      0x01607130 /* [RW][8] US CHANNEL 0 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP1_SOURCE_SELECT      0x01607131 /* [RW][8] US CHANNEL 1 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP2_SOURCE_SELECT      0x01607132 /* [RW][8] US CHANNEL 2 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP3_SOURCE_SELECT      0x01607133 /* [RW][8] US CHANNEL 3 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP4_SOURCE_SELECT      0x01607134 /* [RW][8] US CHANNEL 4 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP5_SOURCE_SELECT      0x01607135 /* [RW][8] US CHANNEL 5 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP6_SOURCE_SELECT      0x01607136 /* [RW][8] US CHANNEL 6 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP7_SOURCE_SELECT      0x01607137 /* [RW][8] US CHANNEL 7 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP8_SOURCE_SELECT      0x01607138 /* [RW][8] US CHANNEL 8 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP9_SOURCE_SELECT      0x01607139 /* [RW][8] US CHANNEL 9 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP10_SOURCE_SELECT     0x0160713a /* [RW][8] US CHANNEL 10 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_SNAP11_SOURCE_SELECT     0x0160713b /* [RW][8] US CHANNEL 11 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP0_SOURCE_SELECT       0x0160713c /* [RW][8] US CHANNEL 0 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP1_SOURCE_SELECT       0x0160713d /* [RW][8] US CHANNEL 1 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP2_SOURCE_SELECT       0x0160713e /* [RW][8] US CHANNEL 2 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP3_SOURCE_SELECT       0x0160713f /* [RW][8] US CHANNEL 3 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP4_SOURCE_SELECT       0x01607140 /* [RW][8] US CHANNEL 4 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP5_SOURCE_SELECT       0x01607141 /* [RW][8] US CHANNEL 5 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP6_SOURCE_SELECT       0x01607142 /* [RW][8] US CHANNEL 6 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP7_SOURCE_SELECT       0x01607143 /* [RW][8] US CHANNEL 7 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP8_SOURCE_SELECT       0x01607144 /* [RW][8] US CHANNEL 8 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP9_SOURCE_SELECT       0x01607145 /* [RW][8] US CHANNEL 9 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP10_SOURCE_SELECT      0x01607146 /* [RW][8] US CHANNEL 10 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_MAP11_SOURCE_SELECT      0x01607147 /* [RW][8] US CHANNEL 11 MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_TS_SOURCE_SELECT         0x01607148 /* [RW][8] TIMESTAMP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_BACKUP_TS_SOURCE_SELECT  0x01607149 /* [RW][8] TIMESTAMP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_LEG_MAP_SOURCE_SELECT    0x0160714a /* [RW][8] LEGACY MAP SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE           0x0160714b /* [RW][8] UBUS BURSTSIZE */
#define BCHP_D31DSMAC_A_UCID0_ASSOC_SELECT       0x0160714c /* [RW][8] US CHANNEL 0 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID1_ASSOC_SELECT       0x0160714d /* [RW][8] US CHANNEL 1 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID2_ASSOC_SELECT       0x0160714e /* [RW][8] US CHANNEL 2 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID3_ASSOC_SELECT       0x0160714f /* [RW][8] US CHANNEL 3 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID4_ASSOC_SELECT       0x01607150 /* [RW][8] US CHANNEL 4 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID5_ASSOC_SELECT       0x01607151 /* [RW][8] US CHANNEL 5 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID6_ASSOC_SELECT       0x01607152 /* [RW][8] US CHANNEL 6 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID7_ASSOC_SELECT       0x01607153 /* [RW][8] US CHANNEL 7 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID8_ASSOC_SELECT       0x01607154 /* [RW][8] US CHANNEL 8 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID9_ASSOC_SELECT       0x01607155 /* [RW][8] US CHANNEL 9 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID10_ASSOC_SELECT      0x01607156 /* [RW][8] US CHANNEL 10 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_UCID11_ASSOC_SELECT      0x01607157 /* [RW][8] US CHANNEL 11 SNAPSHOT SOURCE CHANNEL SELECT */
#define BCHP_D31DSMAC_A_US_CHANID_0              0x01607158 /* [RW][8] US CHANNEL ID 0 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_1              0x01607159 /* [RW][8] US CHANNEL ID 1 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_2              0x0160715a /* [RW][8] US CHANNEL ID 2 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_3              0x0160715b /* [RW][8] US CHANNEL ID 3 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_4              0x0160715c /* [RW][8] US CHANNEL ID 4 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_5              0x0160715d /* [RW][8] US CHANNEL ID 5 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_6              0x0160715e /* [RW][8] US CHANNEL ID 6 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_7              0x0160715f /* [RW][8] US CHANNEL ID 7 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_8              0x01607160 /* [RW][8] US CHANNEL ID 8 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_9              0x01607161 /* [RW][8] US CHANNEL ID 9 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_10             0x01607162 /* [RW][8] US CHANNEL ID 10 REGISTER */
#define BCHP_D31DSMAC_A_US_CHANID_11             0x01607163 /* [RW][8] US CHANNEL ID 11 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_0               0x01607164 /* [RW][8] UCD TYPE 0 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_1               0x01607165 /* [RW][8] UCD TYPE 1 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_2               0x01607166 /* [RW][8] UCD TYPE 2 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_3               0x01607167 /* [RW][8] UCD TYPE 3 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_4               0x01607168 /* [RW][8] UCD TYPE 4 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_5               0x01607169 /* [RW][8] UCD TYPE 5 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_6               0x0160716a /* [RW][8] UCD TYPE 6 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_7               0x0160716b /* [RW][8] UCD TYPE 7 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_8               0x0160716c /* [RW][8] UCD TYPE 8 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_9               0x0160716d /* [RW][8] UCD TYPE 9 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_10              0x0160716e /* [RW][8] UCD TYPE 10 REGISTER */
#define BCHP_D31DSMAC_A_UCD_TYPE_11              0x0160716f /* [RW][8] UCD TYPE 11 REGISTER */
#define BCHP_D31DSMAC_A_DS_SAID0                 0x01607170 /* [RW][16] DS_SAID0 */
#define BCHP_D31DSMAC_A_DS_SAID1                 0x01607172 /* [RW][16] DS_SAID1 */
#define BCHP_D31DSMAC_A_DS_SAID2                 0x01607174 /* [RW][16] DS_SAID2 */
#define BCHP_D31DSMAC_A_DS_SAID3                 0x01607176 /* [RW][16] DS_SAID3 */
#define BCHP_D31DSMAC_A_DS_SAID4                 0x01607178 /* [RW][16] DS_SAID4 */
#define BCHP_D31DSMAC_A_DS_SAID5                 0x0160717a /* [RW][16] DS_SAID5 */
#define BCHP_D31DSMAC_A_DS_SAID6                 0x0160717c /* [RW][16] DS_SAID6 */
#define BCHP_D31DSMAC_A_DS_SAID7                 0x0160717e /* [RW][16] DS_SAID7 */
#define BCHP_D31DSMAC_A_DS_SAID8                 0x01607180 /* [RW][16] DS_SAID8 */
#define BCHP_D31DSMAC_A_DS_SAID9                 0x01607182 /* [RW][16] DS_SAID9 */
#define BCHP_D31DSMAC_A_DS_SAID10                0x01607184 /* [RW][16] DS_SAID10 */
#define BCHP_D31DSMAC_A_DS_SAID11                0x01607186 /* [RW][16] DS_SAID11 */
#define BCHP_D31DSMAC_A_DS_SAID12                0x01607188 /* [RW][16] DS_SAID12 */
#define BCHP_D31DSMAC_A_DS_SAID13                0x0160718a /* [RW][16] DS_SAID13 */
#define BCHP_D31DSMAC_A_DS_SAID14                0x0160718c /* [RW][16] DS_SAID14 */
#define BCHP_D31DSMAC_A_DS_SAID15                0x0160718e /* [RW][16] DS_SAID15 */
#define BCHP_D31DSMAC_A_DS_SAID16                0x01607190 /* [RW][16] DS_SAID16 */
#define BCHP_D31DSMAC_A_DS_SAID17                0x01607192 /* [RW][16] DS_SAID17 */
#define BCHP_D31DSMAC_A_DS_SAID18                0x01607194 /* [RW][16] DS_SAID18 */
#define BCHP_D31DSMAC_A_DS_SAID19                0x01607196 /* [RW][16] DS_SAID19 */
#define BCHP_D31DSMAC_A_DS_SAID20                0x01607198 /* [RW][16] DS_SAID20 */
#define BCHP_D31DSMAC_A_DS_SAID21                0x0160719a /* [RW][16] DS_SAID21 */
#define BCHP_D31DSMAC_A_DS_SAID22                0x0160719c /* [RW][16] DS_SAID22 */
#define BCHP_D31DSMAC_A_DS_SAID23                0x0160719e /* [RW][16] DS_SAID23 */
#define BCHP_D31DSMAC_A_DS_SAID24                0x016071a0 /* [RW][16] DS_SAID24 */
#define BCHP_D31DSMAC_A_DS_SAID25                0x016071a2 /* [RW][16] DS_SAID25 */
#define BCHP_D31DSMAC_A_DS_SAID26                0x016071a4 /* [RW][16] DS_SAID26 */
#define BCHP_D31DSMAC_A_DS_SAID27                0x016071a6 /* [RW][16] DS_SAID27 */
#define BCHP_D31DSMAC_A_DS_SAID28                0x016071a8 /* [RW][16] DS_SAID28 */
#define BCHP_D31DSMAC_A_DS_SAID29                0x016071aa /* [RW][16] DS_SAID29 */
#define BCHP_D31DSMAC_A_DS_SAID30                0x016071ac /* [RW][16] DS_SAID30 */
#define BCHP_D31DSMAC_A_DS_SAID31                0x016071ae /* [RW][16] DS_SAID31 */
#define BCHP_D31DSMAC_A_DS_SAID32                0x016071b0 /* [RW][16] DS_SAID32 */
#define BCHP_D31DSMAC_A_DS_SAID33                0x016071b2 /* [RW][16] DS_SAID33 */
#define BCHP_D31DSMAC_A_DS_SAID34                0x016071b4 /* [RW][16] DS_SAID34 */
#define BCHP_D31DSMAC_A_DS_SAID35                0x016071b6 /* [RW][16] DS_SAID35 */
#define BCHP_D31DSMAC_A_DS_SAID36                0x016071b8 /* [RW][16] DS_SAID36 */
#define BCHP_D31DSMAC_A_DS_SAID37                0x016071ba /* [RW][16] DS_SAID37 */
#define BCHP_D31DSMAC_A_DS_SAID38                0x016071bc /* [RW][16] DS_SAID38 */
#define BCHP_D31DSMAC_A_DS_SAID39                0x016071be /* [RW][16] DS_SAID39 */
#define BCHP_D31DSMAC_A_DS_SAID40                0x016071c0 /* [RW][16] DS_SAID40 */
#define BCHP_D31DSMAC_A_DS_SAID41                0x016071c2 /* [RW][16] DS_SAID41 */
#define BCHP_D31DSMAC_A_DS_SAID42                0x016071c4 /* [RW][16] DS_SAID42 */
#define BCHP_D31DSMAC_A_DS_SAID43                0x016071c6 /* [RW][16] DS_SAID43 */
#define BCHP_D31DSMAC_A_DS_SAID44                0x016071c8 /* [RW][16] DS_SAID44 */
#define BCHP_D31DSMAC_A_DS_SAID45                0x016071ca /* [RW][16] DS_SAID45 */
#define BCHP_D31DSMAC_A_DS_SAID46                0x016071cc /* [RW][16] DS_SAID46 */
#define BCHP_D31DSMAC_A_DS_SAID47                0x016071ce /* [RW][16] DS_SAID47 */
#define BCHP_D31DSMAC_A_DS_SAID48                0x016071d0 /* [RW][16] DS_SAID48 */
#define BCHP_D31DSMAC_A_DS_SAID49                0x016071d2 /* [RW][16] DS_SAID49 */
#define BCHP_D31DSMAC_A_DS_SAID50                0x016071d4 /* [RW][16] DS_SAID50 */
#define BCHP_D31DSMAC_A_DS_SAID51                0x016071d6 /* [RW][16] DS_SAID51 */
#define BCHP_D31DSMAC_A_DS_SAID52                0x016071d8 /* [RW][16] DS_SAID52 */
#define BCHP_D31DSMAC_A_DS_SAID53                0x016071da /* [RW][16] DS_SAID53 */
#define BCHP_D31DSMAC_A_DS_SAID54                0x016071dc /* [RW][16] DS_SAID54 */
#define BCHP_D31DSMAC_A_DS_SAID55                0x016071de /* [RW][16] DS_SAID55 */
#define BCHP_D31DSMAC_A_DS_SAID56                0x016071e0 /* [RW][16] DS_SAID56 */
#define BCHP_D31DSMAC_A_DS_SAID57                0x016071e2 /* [RW][16] DS_SAID57 */
#define BCHP_D31DSMAC_A_DS_SAID58                0x016071e4 /* [RW][16] DS_SAID58 */
#define BCHP_D31DSMAC_A_DS_SAID59                0x016071e6 /* [RW][16] DS_SAID59 */
#define BCHP_D31DSMAC_A_DS_SAID60                0x016071e8 /* [RW][16] DS_SAID60 */
#define BCHP_D31DSMAC_A_DS_SAID61                0x016071ea /* [RW][16] DS_SAID61 */
#define BCHP_D31DSMAC_A_DS_SAID62                0x016071ec /* [RW][16] DS_SAID62 */
#define BCHP_D31DSMAC_A_DS_SAID63                0x016071ee /* [RW][16] DS_SAID63 */
#define BCHP_D31DSMAC_A_DS_SAID_ENABLE           0x016071f0 /* [RW][64] DS SAID ENABLE */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL      0x016071f8 /* [RW][8] SAID Filter Control Register */
#define BCHP_D31DSMAC_A_DECRYPT_VERSION          0x016071f9 /* [RW][8] DECRYPT VERSION */
#define BCHP_D31DSMAC_A_FILTER_MODE_REG          0x016071fc /* [RW][32] FILTER MODE REG */
#define BCHP_D31DSMAC_A_DS_DATA_DA1              0x01607200 /* [RW][64] DS_DATA_DA */
#define BCHP_D31DSMAC_A_DS_DATA_SA1              0x01607208 /* [RW][64] DS_DATA_SA */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL     0x01607210 /* [RW][8] DOWNSTREAM DATA PDU DA FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_DS_DATA_DA_ENABLE        0x01607211 /* [RW][8] DOWNSTREAM DA PERFECT FILTER ENABLE REGISTER */
#define BCHP_D31DSMAC_A_DS_DATA_SA_FILT_CNTL     0x01607212 /* [RW][8] DOWNSTREAM DATA PDU SA FILTER CONTROL REGISTER */
#define BCHP_D31DSMAC_A_DS_DATA_SA_ENABLE        0x01607213 /* [RW][8] DOWNSTREAM SA PERFECT FILTER ENABLE REGISTER */
#define BCHP_D31DSMAC_A_UNENCRYP_DATA_LEN        0x01607214 /* [RW][8] UNENCRYP DATA LEN */
#define BCHP_D31DSMAC_A_UNENCRYP_RESV_LEN        0x01607215 /* [RW][8] UNENCRYP RESV LEN */
#define BCHP_D31DSMAC_A_UNENCRYP_ATM_LEN         0x01607216 /* [RW][8] UNENCRYP ATM LEN */
#define BCHP_D31DSMAC_A_UNENCRYP_MSG_LEN         0x01607217 /* [RW][8] UNENCRYP MSG LEN */
#define BCHP_D31DSMAC_A_DS_DSID_INHIBIT          0x01607218 /* [RW][64] DOWNSTREAM DSID INHIBIT REGISTER */
#define BCHP_D31DSMAC_A_PHS_RULE_EXBASE          0x01607220 /* [RW][32] PHS_RULE_EXTERNAL_BASE */
#define BCHP_D31DSMAC_A_PHS_INDEX_TBL            0x01607224 /* [RW][16] PHS INDEX TBL */
#define BCHP_D31DSMAC_A_PHS_DSID_TBL             0x01607226 /* [RW][16] PHS DSID TBL */
#define BCHP_D31DSMAC_A_PKT_TOKEN_MSG_ID         0x01607228 /* [RW][8] PKT TOKEN MSG ID */
#define BCHP_D31DSMAC_A_SEQ_ERROR_MSG_ID         0x01607229 /* [RW][8] SEQ ERROR MSG ID */
#define BCHP_D31DSMAC_A_PHS_DISCARD_MSG_ID       0x0160722a /* [RW][8] PHS DISCARD MSG ID */
#define BCHP_D31DSMAC_A_PHS_CONTROL              0x0160722b /* [RW][8] PHS CONTROL */
#define BCHP_D31DSMAC_A_DS_MAX_XFERLEN           0x0160722c /* [RW][16] DS MAX XFERLEN */
#define BCHP_D31DSMAC_A_DS_BUF_OFFSET            0x0160722e /* [RW][16] DS BUF OFFSET */
#define BCHP_D31DSMAC_A_FP_ALLOC4096_ADDR        0x01607230 /* [RW][32] FP_ALLOC_ADDR */
#define BCHP_D31DSMAC_A_FP_ALLOC2048_ADDR        0x01607234 /* [RW][32] FP_ALLOC_ADDR */
#define BCHP_D31DSMAC_A_FP_ALLOC1024_ADDR        0x01607238 /* [RW][32] FP_ALLOC_ADDR */
#define BCHP_D31DSMAC_A_FP_ALLOC512_ADDR         0x0160723c /* [RW][32] FP_ALLOC_ADDR */
#define BCHP_D31DSMAC_A_FP_DEALLOC_ADDR          0x01607240 /* [RW][32] FP_ALLOC_ADDR */
#define BCHP_D31DSMAC_A_DOCSIS_HDR_WRITE_SUPRESS 0x01607244 /* [RW][8] DOCSIS HDR WRITE SUPRESS */
#define BCHP_D31DSMAC_A_DS_HIGH_ADDRESS          0x01607245 /* [RW][8] DS HIGH ADDRESS */
#define BCHP_D31DSMAC_A_FP_BUFFER_OVERSIZE       0x01607246 /* [RW][16] FP BUFFER OVERSIZE */
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR     0x01607248 /* [RW][32] DMA BUFFER BASE ADDR */
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE     0x0160724c /* [RW][32] DMA BUFFER SIZE CODE */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK           0x01607250 /* [RW][32] BLOCK IRQ MASK */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS         0x01607254 /* [RO][32] BLOCK IRQ STATUS */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL           0x01607258 /* [RW][32] ACK TIMER CNTL */
#define BCHP_D31DSMAC_A_DEV_TIMEOUT_VALUE        0x0160725c /* [RW][32] DEV TIMEOUT VALUE */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS           0x01607260 /* [RW][8] DMA IRQ STATUS */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND             0x01607261 /* [RW][8] DMA IRQ PEND */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK             0x01607262 /* [RW][8] DMA IRQ MASK */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL            0x01607263 /* [RW][8] DMA IRQ LEVEL */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS         0x01607264 /* [RW][8] ERROR IRQ STATUS */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND           0x01607265 /* [RW][8] ERROR IRQ PEND */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK           0x01607266 /* [RW][8] ERROR IRQ MASK */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL          0x01607267 /* [RW][8] ERROR IRQ LEVEL */
#define BCHP_D31DSMAC_A_DEVICE_VERSION           0x0160726c /* [RW][32] DEVICE VERSION */
#define BCHP_D31DSMAC_A_DSMSG_DATA_ADDR          0x01607270 /* [RW][32] DS_DATA_PKT_DQM_DEST_ADDR */
#define BCHP_D31DSMAC_A_DSMSG_MSG_ADDR           0x01607274 /* [RW][32] DS_MACMSG_DQM_DEST_ADDR */
#define BCHP_D31DSMAC_A_DSMSG_BONDED_ADDR        0x01607278 /* [RW][32] DS_BONDED_DQM_DEST_ADDR */
#define BCHP_D31DSMAC_A_DSMSG_ERRMSG_ADDR        0x0160727c /* [RW][32] DS_ERRMSG_DQM_DEST_ADDR */
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE    0x01607280 /* [RW][8] DA CAM A SEGMENT ENABLE REGISTER */
#define BCHP_D31DSMAC_A_Reserved5A81             0x01607281 /* [RW][8] Reserved5A81 */
#define BCHP_D31DSMAC_A_Reserved5A82             0x01607282 /* [RW][8] Reserved5A82 */
#define BCHP_D31DSMAC_A_Reserved5A83             0x01607283 /* [RW][8] Reserved5A83 */
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_POINTER     0x01607284 /* [RW][8] DA CAM A DATA WRITE POINTER REGISTER */
#define BCHP_D31DSMAC_A_DA_CAM_READ_POINTER      0x01607285 /* [RW][8] DA CAM A DATA READ POINTER REGISTER */
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_MASK        0x01607286 /* [RW][8] DA CAM A MASK WRITE POINTER REGISTER */
#define BCHP_D31DSMAC_A_DA_CAM_READ_MASK         0x01607287 /* [RW][8] DA CAM A MASK READ POINTER REGISTER */
#define BCHP_D31DSMAC_A_Reserved5A88             0x01607288 /* [RW][8] Reserved5A88 */
#define BCHP_D31DSMAC_A_DA_CAM_ENTRY_EN          0x01607289 /* [RW][8] DA CAM A ENTRY ENABLE REGISTER */
#define BCHP_D31DSMAC_A_DA_CAM_DATA5             0x0160728a /* [RW][8] DA CAM A DATA REGISTERS */
#define BCHP_D31DSMAC_A_DA_CAM_DATA4             0x0160728b /* [RW][8] DA CAM DATA4 */
#define BCHP_D31DSMAC_A_DA_CAM_DATA3             0x0160728c /* [RW][8] DA CAM DATA3 */
#define BCHP_D31DSMAC_A_DA_CAM_DATA2             0x0160728d /* [RW][8] DA CAM DATA2 */
#define BCHP_D31DSMAC_A_DA_CAM_DATA1             0x0160728e /* [RW][8] DA CAM DATA1 */
#define BCHP_D31DSMAC_A_DA_CAM_DATA0             0x0160728f /* [RW][8] DA CAM DATA0 */
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE    0x01607290 /* [RW][8] SA CAM A SEGMENT ENABLE REGISTER */
#define BCHP_D31DSMAC_A_Reserved5A91             0x01607291 /* [RW][8] Reserved5A91 */
#define BCHP_D31DSMAC_A_Reserved5A92             0x01607292 /* [RW][8] Reserved5A92 */
#define BCHP_D31DSMAC_A_Reserved5A93             0x01607293 /* [RW][8] Reserved5A93 */
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_POINTER     0x01607294 /* [RW][8] SA CAM A DATA WRITE POINTER REGISTER */
#define BCHP_D31DSMAC_A_SA_CAM_READ_POINTER      0x01607295 /* [RW][8] SA CAM A DATA READ POINTER REGISTER */
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_MASK        0x01607296 /* [RW][8] SA CAM A MASK WRITE POINTER REGISTER */
#define BCHP_D31DSMAC_A_SA_CAM_READ_MASK         0x01607297 /* [RW][8] SA CAM A MASK READ POINTER REGISTER */
#define BCHP_D31DSMAC_A_Reserved5A98             0x01607298 /* [RW][8] Reserved5A98 */
#define BCHP_D31DSMAC_A_SA_CAM_ENTRY_EN          0x01607299 /* [RW][8] SA CAM A ENTRY ENABLE REGISTER */
#define BCHP_D31DSMAC_A_SA_CAM_DATA5             0x0160729a /* [RW][8] SA CAM A DATA REGISTERS */
#define BCHP_D31DSMAC_A_SA_CAM_DATA4             0x0160729b /* [RW][8] SA CAM DATA4 */
#define BCHP_D31DSMAC_A_SA_CAM_DATA3             0x0160729c /* [RW][8] SA CAM DATA3 */
#define BCHP_D31DSMAC_A_SA_CAM_DATA2             0x0160729d /* [RW][8] SA CAM DATA2 */
#define BCHP_D31DSMAC_A_SA_CAM_DATA1             0x0160729e /* [RW][8] SA CAM DATA1 */
#define BCHP_D31DSMAC_A_SA_CAM_DATA0             0x0160729f /* [RW][8] SA CAM DATA0 */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control      0x016072a0 /* [RW][32] DA CAM BIST Control */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_DBG_DATA     0x016072a4 /* [RW][32] DA CAM BIST DBG DATA */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_STATUS       0x016072a8 /* [RW][32] DA CAM BIST STATUS */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE         0x016072ac /* [RW][32] DA CAM TEST MODE */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control      0x016072b0 /* [RW][32] SA CAM BIST Control */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_DBG_DATA     0x016072b4 /* [RW][32] SA CAM BIST DBG DATA */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_STATUS       0x016072b8 /* [RW][32] SA CAM BIST STATUS */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE         0x016072bc /* [RW][32] SA CAM TEST MODE */
#define BCHP_D31DSMAC_A_Reserved72C0             0x016072c0 /* [RW][8] Reserved72C0 */
#define BCHP_D31DSMAC_A_CORE_IRQ_PEND            0x016072c1 /* [RW][8] CORE IRQ PEND */
#define BCHP_D31DSMAC_A_CORE_IRQ_MASK            0x016072c2 /* [RW][8] CORE IRQ MASK */
#define BCHP_D31DSMAC_A_CORE_IRQ_LEVEL           0x016072c3 /* [RW][8] CORE IRQ LEVEL */
#define BCHP_D31DSMAC_A_DPV_START_POINT          0x016072c4 /* [RW][8] \"DPV Start Point \" */
#define BCHP_D31DSMAC_A_DPV_END_POINT            0x016072c5 /* [RW][8] \"DPV End Point \" */
#define BCHP_D31DSMAC_A_DPV_OFFSET               0x016072c6 /* [RW][16] \"DPV Offset \" */
#define BCHP_D31DSMAC_A_DPV_TIMESTAMP            0x016072c8 /* [RO][32] DPV TIMESTAMP */
#define BCHP_D31DSMAC_A_Reserved5ACC             0x016072cc /* [RW][32] Reserved5ACC */
#define BCHP_D31DSMAC_A_Reserved5AD0             0x016072d0 /* [RW][32] Reserved5AD0 */
#define BCHP_D31DSMAC_A_Reserved5AD4             0x016072d4 /* [RW][32] Reserved5AD4 */
#define BCHP_D31DSMAC_A_Reserved5AD8             0x016072d8 /* [RW][32] Reserved5AD8 */
#define BCHP_D31DSMAC_A_Reserved5ADC             0x016072dc /* [RW][32] Reserved5ADC */
#define BCHP_D31DSMAC_A_Reserved5AE0             0x016072e0 /* [RW][32] Reserved5AE0 */
#define BCHP_D31DSMAC_A_Reserved5AE4             0x016072e4 /* [RW][32] Reserved5AE4 */
#define BCHP_D31DSMAC_A_Reserved5AE8             0x016072e8 /* [RW][32] Reserved5AE8 */
#define BCHP_D31DSMAC_A_Reserved5AEC             0x016072ec /* [RW][32] Reserved5AEC */
#define BCHP_D31DSMAC_A_Reserved5AF0             0x016072f0 /* [RW][32] Reserved5AF0 */
#define BCHP_D31DSMAC_A_Reserved5AF4             0x016072f4 /* [RW][32] Reserved5AF4 */
#define BCHP_D31DSMAC_A_Reserved5AF8             0x016072f8 /* [RW][32] Reserved5AF8 */
#define BCHP_D31DSMAC_A_Reserved5AFC             0x016072fc /* [RW][32] Reserved5AFC */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_EVEN     0x01607300 /* [RW][8] \"AES Key Sequence \" */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_ODD      0x01607301 /* [RW][8] AES A KEY SEQ 0 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_EVEN     0x01607302 /* [RW][8] AES A KEY SEQ 1 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_ODD      0x01607303 /* [RW][8] AES A KEY SEQ 1 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_EVEN     0x01607304 /* [RW][8] AES A KEY SEQ 2 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_ODD      0x01607305 /* [RW][8] AES A KEY SEQ 2 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_EVEN     0x01607306 /* [RW][8] AES A KEY SEQ 3 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_ODD      0x01607307 /* [RW][8] AES A KEY SEQ 3 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_EVEN     0x01607308 /* [RW][8] AES A KEY SEQ 4 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_ODD      0x01607309 /* [RW][8] AES A KEY SEQ 4 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_EVEN     0x0160730a /* [RW][8] AES A KEY SEQ 5 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_ODD      0x0160730b /* [RW][8] AES A KEY SEQ 5 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_EVEN     0x0160730c /* [RW][8] AES A KEY SEQ 6 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_ODD      0x0160730d /* [RW][8] AES A KEY SEQ 6 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_EVEN     0x0160730e /* [RW][8] AES A KEY SEQ 7 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_ODD      0x0160730f /* [RW][8] AES A KEY SEQ 7 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_EVEN     0x01607310 /* [RW][8] AES A KEY SEQ 8 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_ODD      0x01607311 /* [RW][8] AES A KEY SEQ 8 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_EVEN     0x01607312 /* [RW][8] AES A KEY SEQ 9 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_ODD      0x01607313 /* [RW][8] AES A KEY SEQ 9 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_EVEN    0x01607314 /* [RW][8] AES A KEY SEQ 10 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_ODD     0x01607315 /* [RW][8] AES A KEY SEQ 10 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_EVEN    0x01607316 /* [RW][8] AES A KEY SEQ 11 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_ODD     0x01607317 /* [RW][8] AES A KEY SEQ 11 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_EVEN    0x01607318 /* [RW][8] AES A KEY SEQ 12 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_ODD     0x01607319 /* [RW][8] AES A KEY SEQ 12 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_EVEN    0x0160731a /* [RW][8] AES A KEY SEQ 13 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_ODD     0x0160731b /* [RW][8] AES A KEY SEQ 13 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_EVEN    0x0160731c /* [RW][8] AES A KEY SEQ 14 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_ODD     0x0160731d /* [RW][8] AES A KEY SEQ 14 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_EVEN    0x0160731e /* [RW][8] AES A KEY SEQ 15 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_ODD     0x0160731f /* [RW][8] AES A KEY SEQ 15 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_EVEN    0x01607320 /* [RW][8] AES A KEY SEQ 16 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_ODD     0x01607321 /* [RW][8] AES A KEY SEQ 16 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_EVEN    0x01607322 /* [RW][8] AES A KEY SEQ 17 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_ODD     0x01607323 /* [RW][8] AES A KEY SEQ 17 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_EVEN    0x01607324 /* [RW][8] AES A KEY SEQ 18 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_ODD     0x01607325 /* [RW][8] AES A KEY SEQ 18 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_EVEN    0x01607326 /* [RW][8] AES A KEY SEQ 19 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_ODD     0x01607327 /* [RW][8] AES A KEY SEQ 19 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_EVEN    0x01607328 /* [RW][8] AES A KEY SEQ 20 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_ODD     0x01607329 /* [RW][8] AES A KEY SEQ 20 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_EVEN    0x0160732a /* [RW][8] AES A KEY SEQ 21 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_ODD     0x0160732b /* [RW][8] AES A KEY SEQ 21 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_EVEN    0x0160732c /* [RW][8] AES A KEY SEQ 22 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_ODD     0x0160732d /* [RW][8] AES A KEY SEQ 22 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_EVEN    0x0160732e /* [RW][8] AES A KEY SEQ 23 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_ODD     0x0160732f /* [RW][8] AES A KEY SEQ 23 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_EVEN    0x01607330 /* [RW][8] AES A KEY SEQ 24 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_ODD     0x01607331 /* [RW][8] AES A KEY SEQ 24 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_EVEN    0x01607332 /* [RW][8] AES A KEY SEQ 25 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_ODD     0x01607333 /* [RW][8] AES A KEY SEQ 25 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_EVEN    0x01607334 /* [RW][8] AES A KEY SEQ 26 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_ODD     0x01607335 /* [RW][8] AES A KEY SEQ 26 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_EVEN    0x01607336 /* [RW][8] AES A KEY SEQ 27 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_ODD     0x01607337 /* [RW][8] AES A KEY SEQ 27 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_EVEN    0x01607338 /* [RW][8] AES A KEY SEQ 28 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_ODD     0x01607339 /* [RW][8] AES A KEY SEQ 28 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_EVEN    0x0160733a /* [RW][8] AES A KEY SEQ 29 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_ODD     0x0160733b /* [RW][8] AES A KEY SEQ 29 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_EVEN    0x0160733c /* [RW][8] AES A KEY SEQ 30 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_ODD     0x0160733d /* [RW][8] AES A KEY SEQ 30 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_EVEN    0x0160733e /* [RW][8] AES A KEY SEQ 31 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_ODD     0x0160733f /* [RW][8] AES A KEY SEQ 31 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_EVEN    0x01607340 /* [RW][8] AES A KEY SEQ 32 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_ODD     0x01607341 /* [RW][8] AES A KEY SEQ 32 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_EVEN    0x01607342 /* [RW][8] AES A KEY SEQ 33 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_ODD     0x01607343 /* [RW][8] AES A KEY SEQ 33 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_EVEN    0x01607344 /* [RW][8] AES A KEY SEQ 34 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_ODD     0x01607345 /* [RW][8] AES A KEY SEQ 34 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_EVEN    0x01607346 /* [RW][8] AES A KEY SEQ 35 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_ODD     0x01607347 /* [RW][8] AES A KEY SEQ 35 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_EVEN    0x01607348 /* [RW][8] AES A KEY SEQ 36 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_ODD     0x01607349 /* [RW][8] AES A KEY SEQ 36 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_EVEN    0x0160734a /* [RW][8] AES A KEY SEQ 37 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_ODD     0x0160734b /* [RW][8] AES A KEY SEQ 37 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_EVEN    0x0160734c /* [RW][8] AES A KEY SEQ 38 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_ODD     0x0160734d /* [RW][8] AES A KEY SEQ 38 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_EVEN    0x0160734e /* [RW][8] AES A KEY SEQ 39 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_ODD     0x0160734f /* [RW][8] AES A KEY SEQ 39 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_EVEN    0x01607350 /* [RW][8] AES A KEY SEQ 40 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_ODD     0x01607351 /* [RW][8] AES A KEY SEQ 40 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_EVEN    0x01607352 /* [RW][8] AES A KEY SEQ 41 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_ODD     0x01607353 /* [RW][8] AES A KEY SEQ 41 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_EVEN    0x01607354 /* [RW][8] AES A KEY SEQ 42 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_ODD     0x01607355 /* [RW][8] AES A KEY SEQ 42 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_EVEN    0x01607356 /* [RW][8] AES A KEY SEQ 43 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_ODD     0x01607357 /* [RW][8] AES A KEY SEQ 43 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_EVEN    0x01607358 /* [RW][8] AES A KEY SEQ 44 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_ODD     0x01607359 /* [RW][8] AES A KEY SEQ 44 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_EVEN    0x0160735a /* [RW][8] AES A KEY SEQ 45 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_ODD     0x0160735b /* [RW][8] AES A KEY SEQ 45 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_EVEN    0x0160735c /* [RW][8] AES A KEY SEQ 46 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_ODD     0x0160735d /* [RW][8] AES A KEY SEQ 46 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_EVEN    0x0160735e /* [RW][8] AES A KEY SEQ 47 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_ODD     0x0160735f /* [RW][8] AES A KEY SEQ 47 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_EVEN    0x01607360 /* [RW][8] AES A KEY SEQ 48 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_ODD     0x01607361 /* [RW][8] AES A KEY SEQ 48 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_EVEN    0x01607362 /* [RW][8] AES A KEY SEQ 49 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_ODD     0x01607363 /* [RW][8] AES A KEY SEQ 49 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_EVEN    0x01607364 /* [RW][8] AES A KEY SEQ 50 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_ODD     0x01607365 /* [RW][8] AES A KEY SEQ 50 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_EVEN    0x01607366 /* [RW][8] AES A KEY SEQ 51 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_ODD     0x01607367 /* [RW][8] AES A KEY SEQ 51 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_EVEN    0x01607368 /* [RW][8] AES A KEY SEQ 52 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_ODD     0x01607369 /* [RW][8] AES A KEY SEQ 52 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_EVEN    0x0160736a /* [RW][8] AES A KEY SEQ 53 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_ODD     0x0160736b /* [RW][8] AES A KEY SEQ 53 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_EVEN    0x0160736c /* [RW][8] AES A KEY SEQ 54 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_ODD     0x0160736d /* [RW][8] AES A KEY SEQ 54 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_EVEN    0x0160736e /* [RW][8] AES A KEY SEQ 55 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_ODD     0x0160736f /* [RW][8] AES A KEY SEQ 55 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_EVEN    0x01607370 /* [RW][8] AES A KEY SEQ 56 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_ODD     0x01607371 /* [RW][8] AES A KEY SEQ 56 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_EVEN    0x01607372 /* [RW][8] AES A KEY SEQ 57 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_ODD     0x01607373 /* [RW][8] AES A KEY SEQ 57 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_EVEN    0x01607374 /* [RW][8] AES A KEY SEQ 58 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_ODD     0x01607375 /* [RW][8] AES A KEY SEQ 58 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_EVEN    0x01607376 /* [RW][8] AES A KEY SEQ 59 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_ODD     0x01607377 /* [RW][8] AES A KEY SEQ 59 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_EVEN    0x01607378 /* [RW][8] AES A KEY SEQ 60 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_ODD     0x01607379 /* [RW][8] AES A KEY SEQ 60 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_EVEN    0x0160737a /* [RW][8] AES A KEY SEQ 61 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_ODD     0x0160737b /* [RW][8] AES A KEY SEQ 61 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_EVEN    0x0160737c /* [RW][8] AES A KEY SEQ 62 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_ODD     0x0160737d /* [RW][8] AES A KEY SEQ 62 ODD */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_EVEN    0x0160737e /* [RW][8] AES A KEY SEQ 63 EVEN */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_ODD     0x0160737f /* [RW][8] AES A KEY SEQ 63 ODD */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL         0x01607390 /* [RW][32] TC ALLOC CONTROL */
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST           0x01607394 /* [RW][32] TC ALLOC BURST */
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW             0x01607398 /* [RW][32] TC ALLOC LOW */
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW         0x0160739c /* [RW][32] TC ALLOC NOT LOW */
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND           0x016073a0 /* [RW][32] TC ALLOC BOUND */
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL          0x016073a4 /* [RW][32] TC FREE CONTROL */
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL           0x016073a8 /* [RO][32] TC ALLOC LEVEL */
#define BCHP_D31DSMAC_A_TC_STATUS                0x016073ac /* [RW][32] TC STATUS */
#define BCHP_D31DSMAC_A_TC_TOKEN_TIMER           0x016073b0 /* [RW][32] TC TOKEN TIMER */
#define BCHP_D31DSMAC_A_DISCARD_ON_THRESHOLD     0x016073b4 /* [RW][32] DISCARD ON THRESHOLD */
#define BCHP_D31DSMAC_A_DISCARD_OFF_THRESHOLD    0x016073b8 /* [RW][32] DISCARD OFF THRESHOLD */
#define BCHP_D31DSMAC_A_DISCARD_CONTROL          0x016073bc /* [RW][32] DISCARD CONTROL */
#define BCHP_D31DSMAC_A_DIAG_PORT_READBACK       0x016073c0 /* [RW][32] DIAG PORT READBACK */
#define BCHP_D31DSMAC_A_PPEND_FIFO_SPACE_THRESH  0x016073c8 /* [RW][32] PPEND FIFO SPACE THRESH */
#define BCHP_D31DSMAC_A_FAST_CLOCK_THRESHOLD     0x016073cc /* [RW][32] FAST CLOCK THRESHOLD */
#define BCHP_D31DSMAC_A_DS_CHANNEL_ID            0x016073d0 /* [RW][8] DS CHANNEL ID */
#define BCHP_D31DSMAC_A_OUTCHAN_REG              0x016073d1 /* [RW][8] OUTCHAN REG */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_0         0x016073d2 /* [RW][8] DPD Profile ID 0 */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_1         0x016073d3 /* [RW][8] DPD Profile ID 1 */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_2         0x016073d4 /* [RW][8] DPD Profile ID 2 */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_3         0x016073d5 /* [RW][8] DPD Profile ID 3 */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_4         0x016073d6 /* [RW][8] DPD Profile ID 4 */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_5         0x016073d7 /* [RW][8] DPD Profile ID 5 */
#define BCHP_D31DSMAC_A_LFSR_ENABLE              0x016073d8 /* [RW][32] LFSR_ENABLE */
#define BCHP_D31DSMAC_A_LFSR_RESULT              0x016073dc /* [RO][32] LFSR_RESULT */
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR1    0x016073e0 /* [RW][32] DMA BUFFER BASE ADDR1 */

/***************************************************************************
 *AES_A_eKEY0_EVEN - AES_A_eKEY0_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY0_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY0_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY0_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY0_ODD - AES_A_eKEY0_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY0_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY0_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY0_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY1_EVEN - AES_A_eKEY1_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY1_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY1_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY1_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY1_ODD - AES_A_eKEY1_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY1_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY1_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY1_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY2_EVEN - AES_A_eKEY2_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY2_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY2_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY2_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY2_ODD - AES_A_eKEY2_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY2_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY2_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY2_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY3_EVEN - AES_A_eKEY3_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY3_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY3_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY3_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY3_ODD - AES_A_eKEY3_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY3_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY3_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY3_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY4_EVEN - AES_A_eKEY4_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY4_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY4_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY4_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY4_ODD - AES_A_eKEY4_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY4_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY4_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY4_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY5_EVEN - AES_A_eKEY5_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY5_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY5_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY5_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY5_ODD - AES_A_eKEY5_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY5_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY5_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY5_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY6_EVEN - AES_A_eKEY6_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY6_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY6_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY6_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY6_ODD - AES_A_eKEY6_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY6_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY6_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY6_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY7_EVEN - AES_A_eKEY7_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY7_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY7_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY7_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY7_ODD - AES_A_eKEY7_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY7_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY7_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY7_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY8_EVEN - AES_A_eKEY8_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY8_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY8_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY8_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY8_ODD - AES_A_eKEY8_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY8_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY8_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY8_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY9_EVEN - AES_A_eKEY9_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY9_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY9_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY9_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY9_ODD - AES_A_eKEY9_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY9_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY9_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY9_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_eKEY10_EVEN - AES_A_eKEY10_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY10_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY10_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY10_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY10_ODD - AES_A_eKEY10_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY10_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY10_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY10_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY11_EVEN - AES_A_eKEY11_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY11_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY11_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY11_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY11_ODD - AES_A_eKEY11_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY11_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY11_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY11_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY12_EVEN - AES_A_eKEY12_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY12_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY12_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY12_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY12_ODD - AES_A_eKEY12_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY12_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY12_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY12_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY13_EVEN - AES_A_eKEY13_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY13_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY13_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY13_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY13_ODD - AES_A_eKEY13_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY13_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY13_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY13_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY14_EVEN - AES_A_eKEY14_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY14_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY14_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY14_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY14_ODD - AES_A_eKEY14_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY14_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY14_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY14_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY15_EVEN - AES_A_eKEY15_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY15_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY15_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY15_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY15_ODD - AES_A_eKEY15_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY15_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY15_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY15_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY16_EVEN - AES_A_eKEY16_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY16_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY16_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY16_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY16_ODD - AES_A_eKEY16_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY16_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY16_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY16_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY17_EVEN - AES_A_eKEY17_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY17_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY17_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY17_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY17_ODD - AES_A_eKEY17_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY17_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY17_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY17_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY18_EVEN - AES_A_eKEY18_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY18_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY18_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY18_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY18_ODD - AES_A_eKEY18_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY18_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY18_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY18_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY19_EVEN - AES_A_eKEY19_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY19_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY19_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY19_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY19_ODD - AES_A_eKEY19_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY19_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY19_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY19_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY20_EVEN - AES_A_eKEY20_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY20_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY20_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY20_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY20_ODD - AES_A_eKEY20_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY20_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY20_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY20_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY21_EVEN - AES_A_eKEY21_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY21_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY21_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY21_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY21_ODD - AES_A_eKEY21_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY21_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY21_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY21_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY22_EVEN - AES_A_eKEY22_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY22_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY22_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY22_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY22_ODD - AES_A_eKEY22_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY22_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY22_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY22_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY23_EVEN - AES_A_eKEY23_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY23_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY23_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY23_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY23_ODD - AES_A_eKEY23_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY23_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY23_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY23_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY24_EVEN - AES_A_eKEY24_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY24_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY24_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY24_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY24_ODD - AES_A_eKEY24_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY24_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY24_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY24_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY25_EVEN - AES_A_eKEY25_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY25_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY25_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY25_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY25_ODD - AES_A_eKEY25_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY25_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY25_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY25_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY26_EVEN - AES_A_eKEY26_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY26_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY26_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY26_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY26_ODD - AES_A_eKEY26_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY26_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY26_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY26_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY27_EVEN - AES_A_eKEY27_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY27_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY27_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY27_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY27_ODD - AES_A_eKEY27_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY27_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY27_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY27_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY28_EVEN - AES_A_eKEY28_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY28_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY28_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY28_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY28_ODD - AES_A_eKEY28_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY28_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY28_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY28_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY29_EVEN - AES_A_eKEY29_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY29_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY29_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY29_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY29_ODD - AES_A_eKEY29_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY29_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY29_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY29_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY30_EVEN - AES_A_eKEY30_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY30_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY30_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY30_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY30_ODD - AES_A_eKEY30_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY30_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY30_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY30_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY31_EVEN - AES_A_eKEY31_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY31_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY31_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY31_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY31_ODD - AES_A_eKEY31_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY31_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY31_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY31_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY32_EVEN - AES_A_eKEY32_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY32_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY32_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY32_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY32_ODD - AES_A_eKEY32_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY32_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY32_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY32_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY33_EVEN - AES_A_eKEY33_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY33_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY33_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY33_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY33_ODD - AES_A_eKEY33_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY33_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY33_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY33_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY34_EVEN - AES_A_eKEY34_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY34_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY34_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY34_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY34_ODD - AES_A_eKEY34_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY34_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY34_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY34_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY35_EVEN - AES_A_eKEY35_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY35_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY35_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY35_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY35_ODD - AES_A_eKEY35_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY35_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY35_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY35_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY36_EVEN - AES_A_eKEY36_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY36_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY36_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY36_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY36_ODD - AES_A_eKEY36_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY36_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY36_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY36_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY37_EVEN - AES_A_eKEY37_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY37_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY37_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY37_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY37_ODD - AES_A_eKEY37_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY37_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY37_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY37_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY38_EVEN - AES_A_eKEY38_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY38_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY38_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY38_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY38_ODD - AES_A_eKEY38_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY38_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY38_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY38_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY39_EVEN - AES_A_eKEY39_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY39_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY39_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY39_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY39_ODD - AES_A_eKEY39_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY39_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY39_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY39_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY40_EVEN - AES_A_eKEY40_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY40_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY40_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY40_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY40_ODD - AES_A_eKEY40_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY40_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY40_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY40_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY41_EVEN - AES_A_eKEY41_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY41_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY41_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY41_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY41_ODD - AES_A_eKEY41_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY41_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY41_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY41_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY42_EVEN - AES_A_eKEY42_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY42_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY42_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY42_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY42_ODD - AES_A_eKEY42_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY42_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY42_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY42_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY43_EVEN - AES_A_eKEY43_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY43_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY43_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY43_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY43_ODD - AES_A_eKEY43_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY43_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY43_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY43_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY44_EVEN - AES_A_eKEY44_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY44_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY44_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY44_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY44_ODD - AES_A_eKEY44_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY44_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY44_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY44_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY45_EVEN - AES_A_eKEY45_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY45_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY45_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY45_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY45_ODD - AES_A_eKEY45_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY45_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY45_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY45_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY46_EVEN - AES_A_eKEY46_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY46_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY46_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY46_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY46_ODD - AES_A_eKEY46_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY46_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY46_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY46_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY47_EVEN - AES_A_eKEY47_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY47_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY47_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY47_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY47_ODD - AES_A_eKEY47_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY47_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY47_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY47_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY48_EVEN - AES_A_eKEY48_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY48_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY48_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY48_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY48_ODD - AES_A_eKEY48_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY48_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY48_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY48_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY49_EVEN - AES_A_eKEY49_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY49_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY49_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY49_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY49_ODD - AES_A_eKEY49_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY49_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY49_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY49_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY50_EVEN - AES_A_eKEY50_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY50_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY50_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY50_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY50_ODD - AES_A_eKEY50_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY50_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY50_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY50_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY51_EVEN - AES_A_eKEY51_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY51_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY51_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY51_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY51_ODD - AES_A_eKEY51_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY51_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY51_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY51_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY52_EVEN - AES_A_eKEY52_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY52_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY52_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY52_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY52_ODD - AES_A_eKEY52_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY52_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY52_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY52_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY53_EVEN - AES_A_eKEY53_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY53_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY53_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY53_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY53_ODD - AES_A_eKEY53_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY53_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY53_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY53_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY54_EVEN - AES_A_eKEY54_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY54_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY54_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY54_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY54_ODD - AES_A_eKEY54_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY54_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY54_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY54_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY55_EVEN - AES_A_eKEY55_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY55_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY55_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY55_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY55_ODD - AES_A_eKEY55_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY55_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY55_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY55_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY56_EVEN - AES_A_eKEY56_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY56_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY56_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY56_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY56_ODD - AES_A_eKEY56_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY56_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY56_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY56_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY57_EVEN - AES_A_eKEY57_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY57_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY57_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY57_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY57_ODD - AES_A_eKEY57_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY57_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY57_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY57_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY58_EVEN - AES_A_eKEY58_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY58_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY58_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY58_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY58_ODD - AES_A_eKEY58_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY58_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY58_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY58_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY59_EVEN - AES_A_eKEY59_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY59_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY59_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY59_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY59_ODD - AES_A_eKEY59_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY59_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY59_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY59_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY60_EVEN - AES_A_eKEY60_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY60_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY60_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY60_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY60_ODD - AES_A_eKEY60_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY60_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY60_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY60_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY61_EVEN - AES_A_eKEY61_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY61_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY61_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY61_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY61_ODD - AES_A_eKEY61_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY61_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY61_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY61_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY62_EVEN - AES_A_eKEY62_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY62_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY62_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY62_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY62_ODD - AES_A_eKEY62_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY62_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY62_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY62_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_eKEY63_EVEN - AES_A_eKEY63_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY63_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY63_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY63_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_eKEY63_ODD - AES_A_eKEY63_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_eKEY63_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_eKEY63_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_eKEY63_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY0_EVEN - AES_A_dKEY0_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY0_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY0_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY0_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY0_ODD - AES_A_dKEY0_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY0_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY0_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY0_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY1_EVEN - AES_A_dKEY1_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY1_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY1_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY1_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY1_ODD - AES_A_dKEY1_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY1_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY1_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY1_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY2_EVEN - AES_A_dKEY2_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY2_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY2_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY2_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY2_ODD - AES_A_dKEY2_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY2_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY2_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY2_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY3_EVEN - AES_A_dKEY3_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY3_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY3_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY3_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY3_ODD - AES_A_dKEY3_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY3_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY3_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY3_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY4_EVEN - AES_A_dKEY4_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY4_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY4_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY4_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY4_ODD - AES_A_dKEY4_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY4_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY4_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY4_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY5_EVEN - AES_A_dKEY5_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY5_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY5_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY5_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY5_ODD - AES_A_dKEY5_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY5_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY5_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY5_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY6_EVEN - AES_A_dKEY6_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY6_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY6_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY6_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY6_ODD - AES_A_dKEY6_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY6_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY6_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY6_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY7_EVEN - AES_A_dKEY7_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY7_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY7_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY7_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY7_ODD - AES_A_dKEY7_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY7_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY7_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY7_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY8_EVEN - AES_A_dKEY8_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY8_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY8_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY8_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY8_ODD - AES_A_dKEY8_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY8_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY8_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY8_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY9_EVEN - AES_A_dKEY9_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY9_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY9_EVEN_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY9_EVEN_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY9_ODD - AES_A_dKEY9_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY9_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY9_ODD_KEY_MASK                   0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY9_ODD_KEY_SHIFT                  0

/***************************************************************************
 *AES_A_dKEY10_EVEN - AES_A_dKEY10_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY10_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY10_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY10_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY10_ODD - AES_A_dKEY10_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY10_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY10_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY10_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY11_EVEN - AES_A_dKEY11_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY11_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY11_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY11_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY11_ODD - AES_A_dKEY11_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY11_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY11_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY11_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY12_EVEN - AES_A_dKEY12_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY12_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY12_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY12_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY12_ODD - AES_A_dKEY12_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY12_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY12_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY12_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY13_EVEN - AES_A_dKEY13_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY13_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY13_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY13_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY13_ODD - AES_A_dKEY13_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY13_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY13_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY13_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY14_EVEN - AES_A_dKEY14_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY14_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY14_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY14_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY14_ODD - AES_A_dKEY14_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY14_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY14_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY14_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY15_EVEN - AES_A_dKEY15_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY15_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY15_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY15_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY15_ODD - AES_A_dKEY15_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY15_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY15_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY15_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY16_EVEN - AES_A_dKEY16_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY16_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY16_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY16_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY16_ODD - AES_A_dKEY16_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY16_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY16_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY16_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY17_EVEN - AES_A_dKEY17_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY17_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY17_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY17_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY17_ODD - AES_A_dKEY17_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY17_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY17_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY17_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY18_EVEN - AES_A_dKEY18_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY18_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY18_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY18_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY18_ODD - AES_A_dKEY18_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY18_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY18_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY18_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY19_EVEN - AES_A_dKEY19_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY19_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY19_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY19_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY19_ODD - AES_A_dKEY19_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY19_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY19_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY19_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY20_EVEN - AES_A_dKEY20_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY20_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY20_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY20_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY20_ODD - AES_A_dKEY20_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY20_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY20_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY20_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY21_EVEN - AES_A_dKEY21_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY21_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY21_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY21_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY21_ODD - AES_A_dKEY21_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY21_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY21_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY21_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY22_EVEN - AES_A_dKEY22_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY22_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY22_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY22_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY22_ODD - AES_A_dKEY22_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY22_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY22_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY22_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY23_EVEN - AES_A_dKEY23_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY23_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY23_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY23_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY23_ODD - AES_A_dKEY23_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY23_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY23_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY23_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY24_EVEN - AES_A_dKEY24_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY24_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY24_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY24_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY24_ODD - AES_A_dKEY24_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY24_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY24_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY24_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY25_EVEN - AES_A_dKEY25_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY25_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY25_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY25_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY25_ODD - AES_A_dKEY25_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY25_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY25_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY25_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY26_EVEN - AES_A_dKEY26_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY26_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY26_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY26_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY26_ODD - AES_A_dKEY26_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY26_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY26_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY26_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY27_EVEN - AES_A_dKEY27_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY27_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY27_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY27_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY27_ODD - AES_A_dKEY27_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY27_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY27_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY27_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY28_EVEN - AES_A_dKEY28_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY28_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY28_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY28_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY28_ODD - AES_A_dKEY28_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY28_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY28_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY28_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY29_EVEN - AES_A_dKEY29_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY29_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY29_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY29_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY29_ODD - AES_A_dKEY29_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY29_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY29_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY29_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY30_EVEN - AES_A_dKEY30_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY30_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY30_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY30_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY30_ODD - AES_A_dKEY30_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY30_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY30_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY30_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY31_EVEN - AES_A_dKEY31_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY31_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY31_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY31_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY31_ODD - AES_A_dKEY31_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY31_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY31_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY31_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY32_EVEN - AES_A_dKEY32_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY32_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY32_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY32_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY32_ODD - AES_A_dKEY32_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY32_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY32_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY32_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY33_EVEN - AES_A_dKEY33_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY33_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY33_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY33_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY33_ODD - AES_A_dKEY33_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY33_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY33_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY33_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY34_EVEN - AES_A_dKEY34_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY34_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY34_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY34_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY34_ODD - AES_A_dKEY34_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY34_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY34_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY34_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY35_EVEN - AES_A_dKEY35_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY35_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY35_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY35_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY35_ODD - AES_A_dKEY35_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY35_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY35_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY35_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY36_EVEN - AES_A_dKEY36_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY36_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY36_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY36_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY36_ODD - AES_A_dKEY36_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY36_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY36_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY36_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY37_EVEN - AES_A_dKEY37_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY37_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY37_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY37_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY37_ODD - AES_A_dKEY37_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY37_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY37_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY37_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY38_EVEN - AES_A_dKEY38_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY38_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY38_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY38_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY38_ODD - AES_A_dKEY38_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY38_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY38_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY38_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY39_EVEN - AES_A_dKEY39_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY39_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY39_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY39_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY39_ODD - AES_A_dKEY39_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY39_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY39_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY39_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY40_EVEN - AES_A_dKEY40_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY40_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY40_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY40_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY40_ODD - AES_A_dKEY40_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY40_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY40_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY40_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY41_EVEN - AES_A_dKEY41_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY41_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY41_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY41_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY41_ODD - AES_A_dKEY41_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY41_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY41_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY41_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY42_EVEN - AES_A_dKEY42_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY42_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY42_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY42_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY42_ODD - AES_A_dKEY42_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY42_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY42_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY42_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY43_EVEN - AES_A_dKEY43_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY43_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY43_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY43_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY43_ODD - AES_A_dKEY43_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY43_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY43_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY43_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY44_EVEN - AES_A_dKEY44_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY44_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY44_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY44_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY44_ODD - AES_A_dKEY44_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY44_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY44_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY44_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY45_EVEN - AES_A_dKEY45_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY45_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY45_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY45_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY45_ODD - AES_A_dKEY45_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY45_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY45_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY45_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY46_EVEN - AES_A_dKEY46_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY46_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY46_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY46_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY46_ODD - AES_A_dKEY46_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY46_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY46_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY46_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY47_EVEN - AES_A_dKEY47_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY47_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY47_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY47_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY47_ODD - AES_A_dKEY47_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY47_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY47_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY47_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY48_EVEN - AES_A_dKEY48_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY48_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY48_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY48_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY48_ODD - AES_A_dKEY48_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY48_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY48_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY48_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY49_EVEN - AES_A_dKEY49_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY49_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY49_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY49_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY49_ODD - AES_A_dKEY49_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY49_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY49_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY49_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY50_EVEN - AES_A_dKEY50_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY50_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY50_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY50_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY50_ODD - AES_A_dKEY50_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY50_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY50_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY50_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY51_EVEN - AES_A_dKEY51_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY51_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY51_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY51_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY51_ODD - AES_A_dKEY51_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY51_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY51_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY51_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY52_EVEN - AES_A_dKEY52_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY52_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY52_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY52_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY52_ODD - AES_A_dKEY52_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY52_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY52_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY52_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY53_EVEN - AES_A_dKEY53_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY53_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY53_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY53_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY53_ODD - AES_A_dKEY53_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY53_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY53_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY53_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY54_EVEN - AES_A_dKEY54_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY54_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY54_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY54_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY54_ODD - AES_A_dKEY54_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY54_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY54_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY54_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY55_EVEN - AES_A_dKEY55_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY55_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY55_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY55_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY55_ODD - AES_A_dKEY55_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY55_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY55_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY55_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY56_EVEN - AES_A_dKEY56_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY56_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY56_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY56_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY56_ODD - AES_A_dKEY56_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY56_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY56_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY56_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY57_EVEN - AES_A_dKEY57_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY57_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY57_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY57_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY57_ODD - AES_A_dKEY57_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY57_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY57_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY57_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY58_EVEN - AES_A_dKEY58_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY58_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY58_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY58_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY58_ODD - AES_A_dKEY58_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY58_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY58_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY58_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY59_EVEN - AES_A_dKEY59_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY59_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY59_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY59_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY59_ODD - AES_A_dKEY59_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY59_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY59_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY59_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY60_EVEN - AES_A_dKEY60_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY60_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY60_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY60_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY60_ODD - AES_A_dKEY60_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY60_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY60_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY60_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY61_EVEN - AES_A_dKEY61_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY61_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY61_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY61_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY61_ODD - AES_A_dKEY61_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY61_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY61_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY61_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY62_EVEN - AES_A_dKEY62_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY62_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY62_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY62_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY62_ODD - AES_A_dKEY62_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY62_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY62_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY62_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_dKEY63_EVEN - AES_A_dKEY63_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY63_EVEN :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY63_EVEN_KEY_MASK                 0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY63_EVEN_KEY_SHIFT                0

/***************************************************************************
 *AES_A_dKEY63_ODD - AES_A_dKEY63_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_dKEY63_ODD :: KEY [127:00] */
#define BCHP_D31DSMAC_A_AES_A_dKEY63_ODD_KEY_MASK                  0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_dKEY63_ODD_KEY_SHIFT                 0

/***************************************************************************
 *AES_A_IV0_EVEN - AES_A_IV0_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV0_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV0_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV0_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV0_ODD - AES_A_IV0_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV0_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV0_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV0_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV1_EVEN - AES_A_IV1_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV1_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV1_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV1_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV1_ODD - AES_A_IV1_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV1_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV1_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV1_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV2_EVEN - AES_A_IV2_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV2_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV2_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV2_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV2_ODD - AES_A_IV2_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV2_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV2_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV2_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV3_EVEN - AES_A_IV3_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV3_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV3_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV3_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV3_ODD - AES_A_IV3_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV3_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV3_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV3_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV4_EVEN - AES_A_IV4_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV4_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV4_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV4_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV4_ODD - AES_A_IV4_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV4_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV4_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV4_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV5_EVEN - AES_A_IV5_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV5_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV5_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV5_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV5_ODD - AES_A_IV5_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV5_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV5_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV5_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV6_EVEN - AES_A_IV6_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV6_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV6_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV6_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV6_ODD - AES_A_IV6_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV6_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV6_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV6_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV7_EVEN - AES_A_IV7_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV7_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV7_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV7_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV7_ODD - AES_A_IV7_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV7_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV7_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV7_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV8_EVEN - AES_A_IV8_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV8_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV8_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV8_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV8_ODD - AES_A_IV8_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV8_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV8_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV8_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV9_EVEN - AES_A_IV9_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV9_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV9_EVEN_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV9_EVEN_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV9_ODD - AES_A_IV9_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV9_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV9_ODD_IV_MASK                      0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV9_ODD_IV_SHIFT                     0

/***************************************************************************
 *AES_A_IV10_EVEN - AES_A_IV10_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV10_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV10_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV10_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV10_ODD - AES_A_IV10_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV10_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV10_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV10_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV11_EVEN - AES_A_IV11_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV11_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV11_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV11_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV11_ODD - AES_A_IV11_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV11_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV11_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV11_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV12_EVEN - AES_A_IV12_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV12_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV12_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV12_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV12_ODD - AES_A_IV12_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV12_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV12_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV12_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV13_EVEN - AES_A_IV13_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV13_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV13_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV13_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV13_ODD - AES_A_IV13_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV13_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV13_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV13_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV14_EVEN - AES_A_IV14_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV14_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV14_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV14_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV14_ODD - AES_A_IV14_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV14_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV14_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV14_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV15_EVEN - AES_A_IV15_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV15_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV15_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV15_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV15_ODD - AES_A_IV15_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV15_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV15_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV15_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV16_EVEN - AES_A_IV16_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV16_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV16_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV16_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV16_ODD - AES_A_IV16_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV16_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV16_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV16_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV17_EVEN - AES_A_IV17_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV17_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV17_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV17_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV17_ODD - AES_A_IV17_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV17_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV17_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV17_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV18_EVEN - AES_A_IV18_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV18_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV18_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV18_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV18_ODD - AES_A_IV18_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV18_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV18_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV18_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV19_EVEN - AES_A_IV19_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV19_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV19_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV19_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV19_ODD - AES_A_IV19_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV19_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV19_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV19_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV20_EVEN - AES_A_IV20_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV20_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV20_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV20_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV20_ODD - AES_A_IV20_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV20_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV20_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV20_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV21_EVEN - AES_A_IV21_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV21_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV21_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV21_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV21_ODD - AES_A_IV21_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV21_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV21_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV21_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV22_EVEN - AES_A_IV22_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV22_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV22_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV22_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV22_ODD - AES_A_IV22_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV22_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV22_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV22_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV23_EVEN - AES_A_IV23_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV23_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV23_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV23_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV23_ODD - AES_A_IV23_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV23_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV23_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV23_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV24_EVEN - AES_A_IV24_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV24_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV24_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV24_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV24_ODD - AES_A_IV24_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV24_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV24_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV24_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV25_EVEN - AES_A_IV25_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV25_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV25_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV25_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV25_ODD - AES_A_IV25_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV25_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV25_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV25_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV26_EVEN - AES_A_IV26_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV26_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV26_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV26_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV26_ODD - AES_A_IV26_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV26_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV26_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV26_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV27_EVEN - AES_A_IV27_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV27_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV27_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV27_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV27_ODD - AES_A_IV27_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV27_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV27_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV27_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV28_EVEN - AES_A_IV28_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV28_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV28_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV28_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV28_ODD - AES_A_IV28_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV28_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV28_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV28_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV29_EVEN - AES_A_IV29_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV29_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV29_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV29_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV29_ODD - AES_A_IV29_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV29_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV29_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV29_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV30_EVEN - AES_A_IV30_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV30_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV30_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV30_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV30_ODD - AES_A_IV30_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV30_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV30_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV30_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV31_EVEN - AES_A_IV31_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV31_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV31_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV31_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV31_ODD - AES_A_IV31_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV31_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV31_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV31_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV32_EVEN - AES_A_IV32_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV32_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV32_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV32_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV32_ODD - AES_A_IV32_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV32_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV32_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV32_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV33_EVEN - AES_A_IV33_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV33_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV33_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV33_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV33_ODD - AES_A_IV33_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV33_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV33_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV33_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV34_EVEN - AES_A_IV34_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV34_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV34_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV34_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV34_ODD - AES_A_IV34_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV34_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV34_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV34_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV35_EVEN - AES_A_IV35_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV35_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV35_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV35_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV35_ODD - AES_A_IV35_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV35_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV35_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV35_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV36_EVEN - AES_A_IV36_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV36_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV36_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV36_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV36_ODD - AES_A_IV36_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV36_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV36_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV36_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV37_EVEN - AES_A_IV37_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV37_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV37_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV37_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV37_ODD - AES_A_IV37_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV37_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV37_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV37_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV38_EVEN - AES_A_IV38_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV38_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV38_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV38_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV38_ODD - AES_A_IV38_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV38_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV38_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV38_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV39_EVEN - AES_A_IV39_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV39_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV39_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV39_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV39_ODD - AES_A_IV39_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV39_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV39_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV39_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV40_EVEN - AES_A_IV40_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV40_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV40_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV40_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV40_ODD - AES_A_IV40_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV40_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV40_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV40_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV41_EVEN - AES_A_IV41_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV41_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV41_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV41_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV41_ODD - AES_A_IV41_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV41_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV41_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV41_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV42_EVEN - AES_A_IV42_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV42_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV42_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV42_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV42_ODD - AES_A_IV42_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV42_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV42_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV42_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV43_EVEN - AES_A_IV43_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV43_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV43_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV43_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV43_ODD - AES_A_IV43_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV43_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV43_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV43_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV44_EVEN - AES_A_IV44_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV44_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV44_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV44_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV44_ODD - AES_A_IV44_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV44_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV44_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV44_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV45_EVEN - AES_A_IV45_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV45_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV45_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV45_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV45_ODD - AES_A_IV45_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV45_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV45_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV45_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV46_EVEN - AES_A_IV46_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV46_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV46_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV46_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV46_ODD - AES_A_IV46_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV46_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV46_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV46_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV47_EVEN - AES_A_IV47_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV47_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV47_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV47_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV47_ODD - AES_A_IV47_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV47_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV47_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV47_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV48_EVEN - AES_A_IV48_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV48_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV48_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV48_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV48_ODD - AES_A_IV48_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV48_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV48_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV48_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV49_EVEN - AES_A_IV49_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV49_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV49_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV49_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV49_ODD - AES_A_IV49_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV49_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV49_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV49_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV50_EVEN - AES_A_IV50_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV50_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV50_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV50_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV50_ODD - AES_A_IV50_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV50_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV50_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV50_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV51_EVEN - AES_A_IV51_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV51_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV51_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV51_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV51_ODD - AES_A_IV51_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV51_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV51_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV51_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV52_EVEN - AES_A_IV52_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV52_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV52_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV52_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV52_ODD - AES_A_IV52_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV52_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV52_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV52_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV53_EVEN - AES_A_IV53_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV53_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV53_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV53_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV53_ODD - AES_A_IV53_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV53_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV53_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV53_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV54_EVEN - AES_A_IV54_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV54_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV54_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV54_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV54_ODD - AES_A_IV54_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV54_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV54_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV54_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV55_EVEN - AES_A_IV55_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV55_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV55_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV55_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV55_ODD - AES_A_IV55_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV55_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV55_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV55_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV56_EVEN - AES_A_IV56_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV56_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV56_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV56_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV56_ODD - AES_A_IV56_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV56_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV56_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV56_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV57_EVEN - AES_A_IV57_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV57_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV57_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV57_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV57_ODD - AES_A_IV57_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV57_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV57_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV57_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV58_EVEN - AES_A_IV58_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV58_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV58_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV58_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV58_ODD - AES_A_IV58_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV58_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV58_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV58_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV59_EVEN - AES_A_IV59_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV59_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV59_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV59_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV59_ODD - AES_A_IV59_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV59_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV59_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV59_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV60_EVEN - AES_A_IV60_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV60_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV60_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV60_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV60_ODD - AES_A_IV60_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV60_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV60_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV60_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV61_EVEN - AES_A_IV61_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV61_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV61_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV61_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV61_ODD - AES_A_IV61_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV61_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV61_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV61_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV62_EVEN - AES_A_IV62_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV62_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV62_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV62_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV62_ODD - AES_A_IV62_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV62_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV62_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV62_ODD_IV_SHIFT                    0

/***************************************************************************
 *AES_A_IV63_EVEN - AES_A_IV63_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV63_EVEN :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV63_EVEN_IV_MASK                    0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV63_EVEN_IV_SHIFT                   0

/***************************************************************************
 *AES_A_IV63_ODD - AES_A_IV63_ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_IV63_ODD :: IV [127:00] */
#define BCHP_D31DSMAC_A_AES_A_IV63_ODD_IV_MASK                     0x0000000000000000ffffffffffffffff
#define BCHP_D31DSMAC_A_AES_A_IV63_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_KEY0_EVEN - DES_A_KEY0_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY0_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY0_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY0_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY0_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY0_ODD - DES_A_KEY0_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY0_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY0_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY0_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY0_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY1_EVEN - DES_A_KEY1_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY1_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY1_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY1_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY1_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY1_ODD - DES_A_KEY1_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY1_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY1_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY1_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY1_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY2_EVEN - DES_A_KEY2_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY2_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY2_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY2_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY2_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY2_ODD - DES_A_KEY2_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY2_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY2_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY2_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY2_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY3_EVEN - DES_A_KEY3_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY3_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY3_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY3_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY3_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY3_ODD - DES_A_KEY3_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY3_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY3_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY3_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY3_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY4_EVEN - DES_A_KEY4_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY4_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY4_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY4_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY4_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY4_ODD - DES_A_KEY4_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY4_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY4_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY4_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY4_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY5_EVEN - DES_A_KEY5_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY5_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY5_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY5_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY5_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY5_ODD - DES_A_KEY5_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY5_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY5_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY5_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY5_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY6_EVEN - DES_A_KEY6_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY6_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY6_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY6_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY6_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY6_ODD - DES_A_KEY6_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY6_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY6_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY6_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY6_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY7_EVEN - DES_A_KEY7_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY7_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY7_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY7_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY7_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY7_ODD - DES_A_KEY7_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY7_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY7_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY7_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY7_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY8_EVEN - DES_A_KEY8_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY8_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY8_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY8_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY8_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY8_ODD - DES_A_KEY8_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY8_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY8_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY8_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY8_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY9_EVEN - DES_A_KEY9_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY9_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY9_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY9_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY9_EVEN_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY9_ODD - DES_A_KEY9_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY9_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD_KEY_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD_KEY_SHIFT                   8

/* D31DSMAC_A :: DES_A_KEY9_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD_reserved0_MASK              BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD_reserved0_SHIFT             4

/* D31DSMAC_A :: DES_A_KEY9_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD_seq_MASK                    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY9_ODD_seq_SHIFT                   0

/***************************************************************************
 *DES_A_KEY10_EVEN - DES_A_KEY10_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY10_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY10_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY10_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY10_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY10_ODD - DES_A_KEY10_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY10_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY10_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY10_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY10_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY11_EVEN - DES_A_KEY11_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY11_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY11_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY11_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY11_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY11_ODD - DES_A_KEY11_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY11_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY11_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY11_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY11_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY12_EVEN - DES_A_KEY12_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY12_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY12_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY12_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY12_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY12_ODD - DES_A_KEY12_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY12_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY12_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY12_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY12_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY13_EVEN - DES_A_KEY13_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY13_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY13_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY13_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY13_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY13_ODD - DES_A_KEY13_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY13_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY13_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY13_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY13_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY14_EVEN - DES_A_KEY14_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY14_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY14_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY14_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY14_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY14_ODD - DES_A_KEY14_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY14_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY14_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY14_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY14_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY15_EVEN - DES_A_KEY15_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY15_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY15_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY15_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY15_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY15_ODD - DES_A_KEY15_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY15_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY15_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY15_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY15_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY16_EVEN - DES_A_KEY16_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY16_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY16_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY16_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY16_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY16_ODD - DES_A_KEY16_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY16_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY16_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY16_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY16_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY17_EVEN - DES_A_KEY17_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY17_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY17_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY17_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY17_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY17_ODD - DES_A_KEY17_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY17_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY17_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY17_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY17_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY18_EVEN - DES_A_KEY18_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY18_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY18_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY18_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY18_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY18_ODD - DES_A_KEY18_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY18_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY18_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY18_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY18_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY19_EVEN - DES_A_KEY19_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY19_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY19_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY19_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY19_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY19_ODD - DES_A_KEY19_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY19_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY19_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY19_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY19_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY20_EVEN - DES_A_KEY20_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY20_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY20_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY20_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY20_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY20_ODD - DES_A_KEY20_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY20_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY20_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY20_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY20_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY21_EVEN - DES_A_KEY21_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY21_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY21_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY21_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY21_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY21_ODD - DES_A_KEY21_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY21_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY21_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY21_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY21_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY22_EVEN - DES_A_KEY22_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY22_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY22_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY22_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY22_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY22_ODD - DES_A_KEY22_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY22_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY22_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY22_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY22_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY23_EVEN - DES_A_KEY23_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY23_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY23_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY23_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY23_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY23_ODD - DES_A_KEY23_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY23_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY23_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY23_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY23_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY24_EVEN - DES_A_KEY24_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY24_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY24_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY24_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY24_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY24_ODD - DES_A_KEY24_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY24_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY24_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY24_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY24_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY25_EVEN - DES_A_KEY25_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY25_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY25_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY25_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY25_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY25_ODD - DES_A_KEY25_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY25_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY25_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY25_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY25_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY26_EVEN - DES_A_KEY26_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY26_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY26_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY26_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY26_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY26_ODD - DES_A_KEY26_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY26_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY26_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY26_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY26_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY27_EVEN - DES_A_KEY27_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY27_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY27_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY27_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY27_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY27_ODD - DES_A_KEY27_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY27_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY27_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY27_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY27_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY28_EVEN - DES_A_KEY28_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY28_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY28_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY28_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY28_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY28_ODD - DES_A_KEY28_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY28_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY28_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY28_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY28_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY29_EVEN - DES_A_KEY29_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY29_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY29_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY29_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY29_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY29_ODD - DES_A_KEY29_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY29_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY29_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY29_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY29_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY30_EVEN - DES_A_KEY30_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY30_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY30_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY30_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY30_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY30_ODD - DES_A_KEY30_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY30_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY30_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY30_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY30_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY31_EVEN - DES_A_KEY31_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY31_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY31_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY31_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY31_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY31_ODD - DES_A_KEY31_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY31_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY31_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY31_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY31_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY32_EVEN - DES_A_KEY32_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY32_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY32_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY32_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY32_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY32_ODD - DES_A_KEY32_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY32_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY32_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY32_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY32_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY33_EVEN - DES_A_KEY33_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY33_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY33_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY33_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY33_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY33_ODD - DES_A_KEY33_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY33_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY33_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY33_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY33_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY34_EVEN - DES_A_KEY34_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY34_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY34_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY34_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY34_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY34_ODD - DES_A_KEY34_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY34_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY34_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY34_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY34_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY35_EVEN - DES_A_KEY35_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY35_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY35_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY35_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY35_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY35_ODD - DES_A_KEY35_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY35_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY35_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY35_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY35_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY36_EVEN - DES_A_KEY36_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY36_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY36_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY36_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY36_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY36_ODD - DES_A_KEY36_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY36_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY36_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY36_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY36_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY37_EVEN - DES_A_KEY37_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY37_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY37_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY37_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY37_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY37_ODD - DES_A_KEY37_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY37_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY37_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY37_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY37_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY38_EVEN - DES_A_KEY38_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY38_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY38_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY38_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY38_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY38_ODD - DES_A_KEY38_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY38_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY38_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY38_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY38_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY39_EVEN - DES_A_KEY39_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY39_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY39_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY39_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY39_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY39_ODD - DES_A_KEY39_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY39_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY39_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY39_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY39_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY40_EVEN - DES_A_KEY40_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY40_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY40_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY40_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY40_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY40_ODD - DES_A_KEY40_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY40_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY40_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY40_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY40_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY41_EVEN - DES_A_KEY41_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY41_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY41_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY41_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY41_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY41_ODD - DES_A_KEY41_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY41_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY41_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY41_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY41_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY42_EVEN - DES_A_KEY42_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY42_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY42_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY42_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY42_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY42_ODD - DES_A_KEY42_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY42_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY42_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY42_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY42_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY43_EVEN - DES_A_KEY43_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY43_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY43_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY43_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY43_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY43_ODD - DES_A_KEY43_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY43_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY43_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY43_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY43_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY44_EVEN - DES_A_KEY44_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY44_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY44_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY44_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY44_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY44_ODD - DES_A_KEY44_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY44_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY44_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY44_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY44_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY45_EVEN - DES_A_KEY45_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY45_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY45_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY45_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY45_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY45_ODD - DES_A_KEY45_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY45_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY45_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY45_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY45_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY46_EVEN - DES_A_KEY46_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY46_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY46_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY46_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY46_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY46_ODD - DES_A_KEY46_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY46_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY46_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY46_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY46_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY47_EVEN - DES_A_KEY47_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY47_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY47_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY47_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY47_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY47_ODD - DES_A_KEY47_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY47_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY47_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY47_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY47_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY48_EVEN - DES_A_KEY48_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY48_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY48_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY48_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY48_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY48_ODD - DES_A_KEY48_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY48_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY48_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY48_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY48_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY49_EVEN - DES_A_KEY49_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY49_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY49_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY49_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY49_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY49_ODD - DES_A_KEY49_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY49_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY49_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY49_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY49_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY50_EVEN - DES_A_KEY50_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY50_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY50_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY50_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY50_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY50_ODD - DES_A_KEY50_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY50_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY50_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY50_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY50_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY51_EVEN - DES_A_KEY51_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY51_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY51_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY51_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY51_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY51_ODD - DES_A_KEY51_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY51_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY51_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY51_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY51_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY52_EVEN - DES_A_KEY52_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY52_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY52_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY52_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY52_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY52_ODD - DES_A_KEY52_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY52_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY52_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY52_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY52_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY53_EVEN - DES_A_KEY53_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY53_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY53_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY53_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY53_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY53_ODD - DES_A_KEY53_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY53_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY53_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY53_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY53_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY54_EVEN - DES_A_KEY54_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY54_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY54_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY54_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY54_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY54_ODD - DES_A_KEY54_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY54_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY54_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY54_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY54_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY55_EVEN - DES_A_KEY55_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY55_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY55_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY55_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY55_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY55_ODD - DES_A_KEY55_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY55_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY55_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY55_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY55_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY56_EVEN - DES_A_KEY56_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY56_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY56_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY56_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY56_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY56_ODD - DES_A_KEY56_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY56_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY56_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY56_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY56_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY57_EVEN - DES_A_KEY57_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY57_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY57_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY57_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY57_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY57_ODD - DES_A_KEY57_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY57_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY57_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY57_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY57_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY58_EVEN - DES_A_KEY58_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY58_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY58_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY58_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY58_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY58_ODD - DES_A_KEY58_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY58_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY58_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY58_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY58_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY59_EVEN - DES_A_KEY59_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY59_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY59_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY59_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY59_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY59_ODD - DES_A_KEY59_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY59_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY59_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY59_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY59_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY60_EVEN - DES_A_KEY60_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY60_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY60_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY60_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY60_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY60_ODD - DES_A_KEY60_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY60_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY60_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY60_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY60_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY61_EVEN - DES_A_KEY61_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY61_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY61_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY61_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY61_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY61_ODD - DES_A_KEY61_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY61_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY61_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY61_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY61_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY62_EVEN - DES_A_KEY62_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY62_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY62_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY62_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY62_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY62_ODD - DES_A_KEY62_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY62_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY62_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY62_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY62_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_KEY63_EVEN - DES_A_KEY63_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY63_EVEN :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN_KEY_MASK                  BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN_KEY_SHIFT                 8

/* D31DSMAC_A :: DES_A_KEY63_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN_reserved0_MASK            BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN_reserved0_SHIFT           4

/* D31DSMAC_A :: DES_A_KEY63_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN_seq_MASK                  BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY63_EVEN_seq_SHIFT                 0

/***************************************************************************
 *DES_A_KEY63_ODD - DES_A_KEY63_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_KEY63_ODD :: KEY [63:08] */
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD_KEY_MASK                   BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD_KEY_SHIFT                  8

/* D31DSMAC_A :: DES_A_KEY63_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD_reserved0_MASK             BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD_reserved0_SHIFT            4

/* D31DSMAC_A :: DES_A_KEY63_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD_seq_MASK                   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_D31DSMAC_A_DES_A_KEY63_ODD_seq_SHIFT                  0

/***************************************************************************
 *DES_A_IV0_EVEN - DES_A_IV0_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV0_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV0_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV0_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV0_ODD - DES_A_IV0_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV0_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV0_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV0_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV1_EVEN - DES_A_IV1_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV1_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV1_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV1_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV1_ODD - DES_A_IV1_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV1_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV1_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV1_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV2_EVEN - DES_A_IV2_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV2_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV2_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV2_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV2_ODD - DES_A_IV2_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV2_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV2_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV2_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV3_EVEN - DES_A_IV3_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV3_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV3_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV3_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV3_ODD - DES_A_IV3_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV3_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV3_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV3_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV4_EVEN - DES_A_IV4_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV4_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV4_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV4_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV4_ODD - DES_A_IV4_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV4_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV4_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV4_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV5_EVEN - DES_A_IV5_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV5_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV5_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV5_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV5_ODD - DES_A_IV5_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV5_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV5_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV5_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV6_EVEN - DES_A_IV6_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV6_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV6_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV6_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV6_ODD - DES_A_IV6_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV6_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV6_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV6_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV7_EVEN - DES_A_IV7_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV7_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV7_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV7_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV7_ODD - DES_A_IV7_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV7_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV7_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV7_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV8_EVEN - DES_A_IV8_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV8_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV8_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV8_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV8_ODD - DES_A_IV8_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV8_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV8_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV8_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV9_EVEN - DES_A_IV9_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV9_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV9_EVEN_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV9_EVEN_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV9_ODD - DES_A_IV9_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV9_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV9_ODD_IV_MASK                      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV9_ODD_IV_SHIFT                     0

/***************************************************************************
 *DES_A_IV10_EVEN - DES_A_IV10_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV10_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV10_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV10_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV10_ODD - DES_A_IV10_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV10_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV10_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV10_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV11_EVEN - DES_A_IV11_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV11_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV11_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV11_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV11_ODD - DES_A_IV11_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV11_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV11_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV11_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV12_EVEN - DES_A_IV12_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV12_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV12_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV12_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV12_ODD - DES_A_IV12_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV12_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV12_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV12_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV13_EVEN - DES_A_IV13_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV13_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV13_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV13_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV13_ODD - DES_A_IV13_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV13_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV13_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV13_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV14_EVEN - DES_A_IV14_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV14_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV14_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV14_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV14_ODD - DES_A_IV14_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV14_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV14_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV14_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV15_EVEN - DES_A_IV15_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV15_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV15_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV15_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV15_ODD - DES_A_IV15_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV15_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV15_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV15_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV16_EVEN - DES_A_IV16_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV16_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV16_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV16_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV16_ODD - DES_A_IV16_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV16_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV16_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV16_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV17_EVEN - DES_A_IV17_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV17_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV17_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV17_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV17_ODD - DES_A_IV17_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV17_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV17_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV17_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV18_EVEN - DES_A_IV18_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV18_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV18_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV18_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV18_ODD - DES_A_IV18_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV18_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV18_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV18_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV19_EVEN - DES_A_IV19_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV19_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV19_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV19_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV19_ODD - DES_A_IV19_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV19_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV19_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV19_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV20_EVEN - DES_A_IV20_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV20_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV20_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV20_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV20_ODD - DES_A_IV20_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV20_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV20_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV20_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV21_EVEN - DES_A_IV21_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV21_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV21_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV21_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV21_ODD - DES_A_IV21_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV21_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV21_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV21_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV22_EVEN - DES_A_IV22_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV22_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV22_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV22_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV22_ODD - DES_A_IV22_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV22_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV22_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV22_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV23_EVEN - DES_A_IV23_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV23_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV23_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV23_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV23_ODD - DES_A_IV23_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV23_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV23_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV23_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV24_EVEN - DES_A_IV24_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV24_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV24_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV24_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV24_ODD - DES_A_IV24_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV24_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV24_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV24_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV25_EVEN - DES_A_IV25_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV25_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV25_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV25_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV25_ODD - DES_A_IV25_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV25_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV25_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV25_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV26_EVEN - DES_A_IV26_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV26_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV26_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV26_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV26_ODD - DES_A_IV26_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV26_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV26_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV26_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV27_EVEN - DES_A_IV27_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV27_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV27_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV27_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV27_ODD - DES_A_IV27_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV27_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV27_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV27_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV28_EVEN - DES_A_IV28_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV28_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV28_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV28_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV28_ODD - DES_A_IV28_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV28_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV28_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV28_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV29_EVEN - DES_A_IV29_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV29_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV29_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV29_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV29_ODD - DES_A_IV29_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV29_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV29_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV29_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV30_EVEN - DES_A_IV30_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV30_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV30_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV30_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV30_ODD - DES_A_IV30_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV30_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV30_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV30_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV31_EVEN - DES_A_IV31_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV31_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV31_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV31_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV31_ODD - DES_A_IV31_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV31_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV31_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV31_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV32_EVEN - DES_A_IV32_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV32_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV32_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV32_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV32_ODD - DES_A_IV32_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV32_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV32_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV32_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV33_EVEN - DES_A_IV33_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV33_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV33_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV33_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV33_ODD - DES_A_IV33_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV33_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV33_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV33_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV34_EVEN - DES_A_IV34_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV34_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV34_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV34_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV34_ODD - DES_A_IV34_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV34_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV34_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV34_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV35_EVEN - DES_A_IV35_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV35_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV35_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV35_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV35_ODD - DES_A_IV35_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV35_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV35_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV35_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV36_EVEN - DES_A_IV36_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV36_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV36_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV36_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV36_ODD - DES_A_IV36_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV36_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV36_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV36_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV37_EVEN - DES_A_IV37_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV37_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV37_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV37_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV37_ODD - DES_A_IV37_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV37_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV37_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV37_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV38_EVEN - DES_A_IV38_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV38_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV38_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV38_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV38_ODD - DES_A_IV38_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV38_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV38_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV38_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV39_EVEN - DES_A_IV39_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV39_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV39_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV39_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV39_ODD - DES_A_IV39_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV39_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV39_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV39_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV40_EVEN - DES_A_IV40_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV40_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV40_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV40_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV40_ODD - DES_A_IV40_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV40_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV40_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV40_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV41_EVEN - DES_A_IV41_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV41_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV41_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV41_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV41_ODD - DES_A_IV41_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV41_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV41_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV41_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV42_EVEN - DES_A_IV42_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV42_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV42_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV42_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV42_ODD - DES_A_IV42_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV42_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV42_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV42_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV43_EVEN - DES_A_IV43_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV43_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV43_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV43_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV43_ODD - DES_A_IV43_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV43_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV43_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV43_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV44_EVEN - DES_A_IV44_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV44_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV44_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV44_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV44_ODD - DES_A_IV44_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV44_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV44_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV44_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV45_EVEN - DES_A_IV45_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV45_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV45_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV45_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV45_ODD - DES_A_IV45_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV45_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV45_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV45_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV46_EVEN - DES_A_IV46_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV46_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV46_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV46_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV46_ODD - DES_A_IV46_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV46_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV46_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV46_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV47_EVEN - DES_A_IV47_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV47_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV47_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV47_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV47_ODD - DES_A_IV47_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV47_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV47_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV47_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV48_EVEN - DES_A_IV48_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV48_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV48_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV48_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV48_ODD - DES_A_IV48_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV48_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV48_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV48_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV49_EVEN - DES_A_IV49_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV49_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV49_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV49_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV49_ODD - DES_A_IV49_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV49_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV49_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV49_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV50_EVEN - DES_A_IV50_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV50_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV50_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV50_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV50_ODD - DES_A_IV50_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV50_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV50_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV50_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV51_EVEN - DES_A_IV51_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV51_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV51_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV51_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV51_ODD - DES_A_IV51_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV51_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV51_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV51_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV52_EVEN - DES_A_IV52_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV52_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV52_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV52_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV52_ODD - DES_A_IV52_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV52_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV52_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV52_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV53_EVEN - DES_A_IV53_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV53_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV53_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV53_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV53_ODD - DES_A_IV53_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV53_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV53_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV53_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV54_EVEN - DES_A_IV54_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV54_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV54_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV54_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV54_ODD - DES_A_IV54_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV54_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV54_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV54_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV55_EVEN - DES_A_IV55_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV55_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV55_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV55_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV55_ODD - DES_A_IV55_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV55_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV55_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV55_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV56_EVEN - DES_A_IV56_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV56_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV56_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV56_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV56_ODD - DES_A_IV56_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV56_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV56_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV56_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV57_EVEN - DES_A_IV57_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV57_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV57_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV57_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV57_ODD - DES_A_IV57_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV57_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV57_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV57_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV58_EVEN - DES_A_IV58_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV58_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV58_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV58_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV58_ODD - DES_A_IV58_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV58_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV58_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV58_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV59_EVEN - DES_A_IV59_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV59_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV59_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV59_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV59_ODD - DES_A_IV59_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV59_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV59_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV59_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV60_EVEN - DES_A_IV60_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV60_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV60_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV60_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV60_ODD - DES_A_IV60_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV60_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV60_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV60_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV61_EVEN - DES_A_IV61_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV61_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV61_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV61_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV61_ODD - DES_A_IV61_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV61_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV61_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV61_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV62_EVEN - DES_A_IV62_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV62_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV62_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV62_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV62_ODD - DES_A_IV62_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV62_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV62_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV62_ODD_IV_SHIFT                    0

/***************************************************************************
 *DES_A_IV63_EVEN - DES_A_IV63_EVEN
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV63_EVEN :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV63_EVEN_IV_MASK                    BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV63_EVEN_IV_SHIFT                   0

/***************************************************************************
 *DES_A_IV63_ODD - DES_A_IV63_ODD
 ***************************************************************************/
/* D31DSMAC_A :: DES_A_IV63_ODD :: IV [63:00] */
#define BCHP_D31DSMAC_A_DES_A_IV63_ODD_IV_MASK                     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DES_A_IV63_ODD_IV_SHIFT                    0

/***************************************************************************
 *MAIN_DSID_Control_Bits_0_7 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID0_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID1_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID2_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID3_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID4_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID5_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID6_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_0_7 :: DSID7_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_8_15 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID8_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID9_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID10_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID11_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID12_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID13_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID14_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_8_15 :: DSID15_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_16_23 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID16_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID17_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID18_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID19_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID20_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID21_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID22_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_16_23 :: DSID23_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_24_31 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID24_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID25_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID26_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID27_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID28_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID29_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID30_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_24_31 :: DSID31_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_32_39 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID32_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID33_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID34_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID35_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID36_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID37_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID38_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_32_39 :: DSID39_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_40_47 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID40_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID41_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID42_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID43_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID44_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID45_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID46_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_40_47 :: DSID47_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_48_55 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID48_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID49_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID50_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID51_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID52_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID53_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID54_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_48_55 :: DSID55_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl3 3

/***************************************************************************
 *MAIN_DSID_Control_Bits_56_63 - DSID control bits for OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID56_cntl [31:28] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID57_cntl [27:24] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID58_cntl [23:20] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID59_cntl [19:16] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID60_cntl [15:12] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID61_cntl [11:08] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID62_cntl [07:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl3 3

/* D31DSMAC_A :: MAIN_DSID_Control_Bits_56_63 :: DSID63_cntl [03:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl3 3

/***************************************************************************
 *PHY_MAIN_CNTL - PHY MAIN CONTROL register
 ***************************************************************************/
/* D31DSMAC_A :: PHY_MAIN_CNTL :: DS_DATA_EN [15:15] */
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_DS_DATA_EN_MASK              0x8000
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_DS_DATA_EN_SHIFT             15
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_DS_DATA_EN_DEFAULT           0x0000

/* D31DSMAC_A :: PHY_MAIN_CNTL :: BIT_ORDER [14:14] */
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_BIT_ORDER_MASK               0x4000
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_BIT_ORDER_SHIFT              14
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_BIT_ORDER_DEFAULT            0x0000

/* D31DSMAC_A :: PHY_MAIN_CNTL :: DS_HALT [13:13] */
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_DS_HALT_MASK                 0x2000
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_DS_HALT_SHIFT                13
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_DS_HALT_DEFAULT              0x0000

/* D31DSMAC_A :: PHY_MAIN_CNTL :: reserved0 [12:00] */
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_reserved0_MASK               0x1fff
#define BCHP_D31DSMAC_A_PHY_MAIN_CNTL_reserved0_SHIFT              0

/***************************************************************************
 *MAIN_PHY_INTF_DIAG_SYNC - DS0 MPEG DIAG SYNC PORT
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_PHY_INTF_DIAG_SYNC :: PHY_INTF_DIAG_SYNC [15:08] */
#define BCHP_D31DSMAC_A_MAIN_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_SYNC_MASK 0xff00
#define BCHP_D31DSMAC_A_MAIN_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_SYNC_SHIFT 8

/* D31DSMAC_A :: MAIN_PHY_INTF_DIAG_SYNC :: PHY_INTF_DIAG_PAYLOAD [07:00] */
#define BCHP_D31DSMAC_A_MAIN_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_PAYLOAD_MASK 0x00ff
#define BCHP_D31DSMAC_A_MAIN_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_PAYLOAD_SHIFT 0

/***************************************************************************
 *MAIN_MSG_FILT_CTL - OFDM main channel Message Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: DS_PR_MODE_MSG_EN [07:07] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_PR_MODE_MSG_EN_MASK   0x80
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_PR_MODE_MSG_EN_SHIFT  7
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_PR_MODE_MSG_EN_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: reserved0 [06:06] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_reserved0_MASK           0x40
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_reserved0_SHIFT          6

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: DS_TIMESTAMP_TO_MEM_EN [05:05] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_TIMESTAMP_TO_MEM_EN_MASK 0x20
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_TIMESTAMP_TO_MEM_EN_SHIFT 5
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_TIMESTAMP_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: DS_UNMATCHED_UCD_TO_MEM_EN [04:04] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNMATCHED_UCD_TO_MEM_EN_MASK 0x10
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNMATCHED_UCD_TO_MEM_EN_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNMATCHED_UCD_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: DS_IGNORE_USID_RNG_RESP [03:03] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_IGNORE_USID_RNG_RESP_MASK 0x08
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_IGNORE_USID_RNG_RESP_SHIFT 3
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_IGNORE_USID_RNG_RESP_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: DS_UNCHANGED_MDD_TO_MEM_EN [02:02] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNCHANGED_MDD_TO_MEM_EN_MASK 0x04
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNCHANGED_MDD_TO_MEM_EN_SHIFT 2
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNCHANGED_MDD_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: DS_UNMATCHED_MAP_TO_MEM_EN [01:01] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNMATCHED_MAP_TO_MEM_EN_MASK 0x02
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNMATCHED_MAP_TO_MEM_EN_SHIFT 1
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_DS_UNMATCHED_MAP_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MSG_FILT_CTL :: reserved1 [00:00] */
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_reserved1_MASK           0x01
#define BCHP_D31DSMAC_A_MAIN_MSG_FILT_CTL_reserved1_SHIFT          0

/***************************************************************************
 *MAIN_DSID_Filter_Control - OFDM main channel DSID Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DSID_Filter_Control :: reserved0 [07:05] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_reserved0_MASK    0xe0
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_reserved0_SHIFT   5

/* D31DSMAC_A :: MAIN_DSID_Filter_Control :: ignore_noseq_DSID [04:04] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_ignore_noseq_DSID_MASK 0x10
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_ignore_noseq_DSID_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_ignore_noseq_DSID_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DSID_Filter_Control :: disc_no_DSID [03:03] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_MASK 0x08
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_SHIFT 3
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DSID_Filter_Control :: disc_no_DSID_mcast [02:02] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_mcast_MASK 0x04
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_mcast_SHIFT 2
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_mcast_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DSID_Filter_Control :: disc_no_DSID_bcast [01:01] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_bcast_MASK 0x02
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_bcast_SHIFT 1
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_disc_no_DSID_bcast_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DSID_Filter_Control :: DSID_filter_enable [00:00] */
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_DSID_filter_enable_MASK 0x01
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_DSID_filter_enable_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_DSID_Filter_Control_DSID_filter_enable_DEFAULT 0x00

/***************************************************************************
 *MAIN_FC_Filter_Control - OFDM main channel FC Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_FC_Filter_Control :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_reserved0_MASK      0xf0
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_reserved0_SHIFT     4

/* D31DSMAC_A :: MAIN_FC_Filter_Control :: pass_MMM_from_PLC [03:03] */
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_MMM_from_PLC_MASK 0x08
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_MMM_from_PLC_SHIFT 3
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_MMM_from_PLC_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_FC_Filter_Control :: pass_MMM_from_main [02:02] */
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_MMM_from_main_MASK 0x04
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_MMM_from_main_SHIFT 2
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_MMM_from_main_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_FC_Filter_Control :: pass_ISO_packets [01:01] */
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_ISO_packets_MASK 0x02
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_ISO_packets_SHIFT 1
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_pass_ISO_packets_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_FC_Filter_Control :: FC_filter_en [00:00] */
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_FC_filter_en_MASK   0x01
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_FC_filter_en_SHIFT  0
#define BCHP_D31DSMAC_A_MAIN_FC_Filter_Control_FC_filter_en_DEFAULT 0x00

/***************************************************************************
 *MAIN_OCD_CHANGE_CNT - MAIN OCD CHANGE COUNT REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_OCD_CHANGE_CNT :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_OCD_CHANGE_CNT_CHANGE_COUNT_MASK      0xff
#define BCHP_D31DSMAC_A_MAIN_OCD_CHANGE_CNT_CHANGE_COUNT_SHIFT     0
#define BCHP_D31DSMAC_A_MAIN_OCD_CHANGE_CNT_CHANGE_COUNT_DEFAULT   0x00

/***************************************************************************
 *MAIN_OCD_FILTER_CNTL - MAIN OCD CHANGE COUNT REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_OCD_FILTER_CNTL :: reserved0 [07:02] */
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_reserved0_MASK        0xfc
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_reserved0_SHIFT       2

/* D31DSMAC_A :: MAIN_OCD_FILTER_CNTL :: pass_unchanged_OCD [01:01] */
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_pass_unchanged_OCD_MASK 0x02
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_pass_unchanged_OCD_SHIFT 1
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_pass_unchanged_OCD_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_OCD_FILTER_CNTL :: OCD_filter_en [00:00] */
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_OCD_filter_en_MASK    0x01
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_OCD_filter_en_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_OCD_FILTER_CNTL_OCD_filter_en_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_FILTER_CNTL - MAIN DPD FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unmatched_DPD [07:07] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unmatched_DPD_MASK 0x80
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unmatched_DPD_SHIFT 7

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unchanged_DPD_5 [06:06] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_5_MASK 0x40
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_5_SHIFT 6
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_5_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unchanged_DPD_4 [05:05] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_4_MASK 0x20
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_4_SHIFT 5
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_4_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unchanged_DPD_3 [04:04] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_3_MASK 0x10
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_3_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_3_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unchanged_DPD_2 [03:03] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_2_MASK 0x08
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_2_SHIFT 3
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_2_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unchanged_DPD_1 [02:02] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_1_MASK 0x04
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_1_SHIFT 2
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_1_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: pass_unchanged_DPD_0 [01:01] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_0_MASK 0x02
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_0_SHIFT 1
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_pass_unchanged_DPD_0_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_DPD_FILTER_CNTL :: DPD_filter_en [00:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_DPD_filter_en_MASK    0x01
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_DPD_filter_en_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_FILTER_CNTL_DPD_filter_en_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_CHANGE_CNT_0 - MAIN DCD CHANGE CNT (profile 0)
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_CHANGE_CNT_0 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_0_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_0_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_0_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_CHANGE_CNT_1 - MAIN DCD CHANGE CNT (profile 1)
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_CHANGE_CNT_1 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_1_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_1_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_1_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_CHANGE_CNT_2 - MAIN DCD CHANGE CNT (profile 2)
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_CHANGE_CNT_2 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_2_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_2_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_2_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_CHANGE_CNT_3 - MAIN DCD CHANGE CNT (profile 3)
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_CHANGE_CNT_3 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_3_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_3_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_3_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_CHANGE_CNT_4 - MAIN DCD CHANGE CNT (profile 4)
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_CHANGE_CNT_4 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_4_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_4_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_4_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_DPD_CHANGE_CNT_5 - MAIN DCD CHANGE CNT (profile 5)
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_DPD_CHANGE_CNT_5 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_5_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_5_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_DPD_CHANGE_CNT_5_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_0 - MAIN UCD CHANGE COUNT 0 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_0 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_0_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_0_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_0_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_1 - MAIN UCD CHANGE COUNT 1 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_1 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_1_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_1_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_1_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_2 - MAIN UCD CHANGE COUNT 2 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_2 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_2_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_2_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_2_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_3 - MAIN UCD CHANGE COUNT 3 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_3 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_3_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_3_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_3_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_4 - MAIN UCD CHANGE COUNT 4 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_4 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_4_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_4_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_4_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_5 - MAIN UCD CHANGE COUNT 5 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_5 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_5_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_5_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_5_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_6 - MAIN UCD CHANGE COUNT 6 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_6 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_6_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_6_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_6_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_7 - MAIN UCD CHANGE COUNT 7 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_7 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_7_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_7_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_7_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_8 - MAIN UCD CHANGE COUNT 8 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_8 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_8_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_8_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_8_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_9 - MAIN UCD CHANGE COUNT 9 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_9 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_9_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_9_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_9_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_10 - MAIN UCD CHANGE COUNT 10 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_10 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_10_CHANGE_COUNT_MASK   0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_10_CHANGE_COUNT_SHIFT  0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_10_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *MAIN_UCD_CHANGE_CNT_11 - MAIN UCD CHANGE COUNT 11 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_UCD_CHANGE_CNT_11 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_11_CHANGE_COUNT_MASK   0xff
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_11_CHANGE_COUNT_SHIFT  0
#define BCHP_D31DSMAC_A_MAIN_UCD_CHANGE_CNT_11_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *UCID0_CNTL_0 - UCID CONTROL 0 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_0 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_0 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_0 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_0 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_0 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_0_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_1 - UCID CONTROL 1 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_1 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_1 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_1 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_1 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_1 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_1_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_2 - UCID CONTROL 2 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_2 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_2 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_2 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_2 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_2 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_2_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_3 - UCID CONTROL 3 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_3 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_3 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_3 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_3 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_3 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_3_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_4 - UCID CONTROL 4 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_4 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_4 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_4 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_4 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_4 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_4_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_5 - UCID CONTROL 5 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_5 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_5 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_5 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_5 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_5 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_5_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_6 - UCID CONTROL 6 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_6 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_6 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_6 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_6 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_6 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_6_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_7 - UCID CONTROL 7 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_7 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_7 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_7 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_7 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_7 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_7_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_8 - UCID CONTROL 8 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_8 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_8 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_8 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_8 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_8 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_8_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_9 - UCID CONTROL 9 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_9 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_9 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID0_CNTL_9 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_9 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID0_CNTL_9 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_9_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID0_CNTL_10 - UCID CONTROL 10 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_10 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_MASK      0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_SHIFT     4
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_DEFAULT   0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_0 0
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_1 1
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_2 2
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_3 3
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_4 4
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_5 5
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_6 6
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_7 7
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_8 8
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_9 9
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_10 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_RANGE_RESP_TO_MEM_MASK    0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_RANGE_RESP_TO_MEM_SHIFT   3

/* D31DSMAC_A :: UCID0_CNTL_10 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UNCHANGED_UCD_TO_MEM_MASK 0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_10 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_MAP_TO_MEM_MASK           0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_MAP_TO_MEM_SHIFT          1

/* D31DSMAC_A :: UCID0_CNTL_10 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_CHANID_ENABLE_MASK        0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_10_DS_CHANID_ENABLE_SHIFT       0

/***************************************************************************
 *UCID0_CNTL_11 - UCID CONTROL 11 REGISTER for DS OFDM main channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_CNTL_11 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_MASK      0xf0
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_SHIFT     4
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_DEFAULT   0x00
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_0 0
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_1 1
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_2 2
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_3 3
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_4 4
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_5 5
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_6 6
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_7 7
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_8 8
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_9 9
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID0_CNTL_11 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_RANGE_RESP_TO_MEM_MASK    0x08
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_RANGE_RESP_TO_MEM_SHIFT   3

/* D31DSMAC_A :: UCID0_CNTL_11 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UNCHANGED_UCD_TO_MEM_MASK 0x04
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID0_CNTL_11 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_MAP_TO_MEM_MASK           0x02
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_MAP_TO_MEM_SHIFT          1

/* D31DSMAC_A :: UCID0_CNTL_11 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_CHANID_ENABLE_MASK        0x01
#define BCHP_D31DSMAC_A_UCID0_CNTL_11_DS_CHANID_ENABLE_SHIFT       0

/***************************************************************************
 *MAIN_MAC_MSG_DA_FILT_CTL - MAIN MAC MESSAGE DA FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_PROMISCUOUS [07:07] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_PROMISCUOUS_MASK 0x80
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_PROMISCUOUS_SHIFT 7
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_PROMISCUOUS_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_BROADCAST [06:06] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_BROADCAST_MASK 0x40
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_BROADCAST_SHIFT 6
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_BROADCAST_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_GENERAL_MCAST [05:05] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_GENERAL_MCAST_MASK 0x20
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_GENERAL_MCAST_SHIFT 5
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_GENERAL_MCAST_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_SPECIFIC_MCAST [04:04] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_SPECIFIC_MCAST_MASK 0x10
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_SPECIFIC_MCAST_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_SPECIFIC_MCAST_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA3 [03:03] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA3_MASK   0x08
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA3_SHIFT  3
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA3_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA2 [02:02] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA2_MASK   0x04
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA2_SHIFT  2
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA2_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA1 [01:01] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA1_MASK   0x02
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA1_SHIFT  1
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA1_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA0 [00:00] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA0_MASK   0x01
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA0_SHIFT  0
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_DA_FILT_CTL_DS_MAC_DA0_DEFAULT 0x00

/***************************************************************************
 *MAIN_MAC_MSG_SA_FILT_CTL - MAIN MAC MESSAGE SA FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_MAC_MSG_SA_FILT_CTL :: DS_MAC_PROMISCUOUS [07:07] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_DS_MAC_PROMISCUOUS_MASK 0x80
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_DS_MAC_PROMISCUOUS_SHIFT 7
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_DS_MAC_PROMISCUOUS_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_MAC_MSG_SA_FILT_CTL :: reserved0 [06:01] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_reserved0_MASK    0x7e
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_reserved0_SHIFT   1

/* D31DSMAC_A :: MAIN_MAC_MSG_SA_FILT_CTL :: DS_MAC_SA [00:00] */
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_DS_MAC_SA_MASK    0x01
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_DS_MAC_SA_SHIFT   0
#define BCHP_D31DSMAC_A_MAIN_MAC_MSG_SA_FILT_CTL_DS_MAC_SA_DEFAULT 0x00

/***************************************************************************
 *MAIN_Msg_DSID_Filter_Control - MAIN MAC message DSID Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: MAIN_Msg_DSID_Filter_Control :: reserved0 [07:05] */
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_reserved0_MASK 0xe0
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_reserved0_SHIFT 5

/* D31DSMAC_A :: MAIN_Msg_DSID_Filter_Control :: ignore_noseq_DSID [04:04] */
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_ignore_noseq_DSID_MASK 0x10
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_ignore_noseq_DSID_SHIFT 4
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_ignore_noseq_DSID_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_Msg_DSID_Filter_Control :: reserved1 [03:02] */
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_reserved1_MASK 0x0c
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_reserved1_SHIFT 2

/* D31DSMAC_A :: MAIN_Msg_DSID_Filter_Control :: disc_no_DSID [01:01] */
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_disc_no_DSID_MASK 0x02
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_disc_no_DSID_SHIFT 1
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_disc_no_DSID_DEFAULT 0x00

/* D31DSMAC_A :: MAIN_Msg_DSID_Filter_Control :: DSID_filter_enable [00:00] */
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_DSID_filter_enable_MASK 0x01
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_DSID_filter_enable_SHIFT 0
#define BCHP_D31DSMAC_A_MAIN_Msg_DSID_Filter_Control_DSID_filter_enable_DEFAULT 0x00

/***************************************************************************
 *PM_PROFILE_MAP_0 - PM_PROFILE_MAP_0
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_0 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_0 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_0 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_0_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_1 - PM_PROFILE_MAP_1
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_1 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_1 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_1 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_1_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_2 - PM_PROFILE_MAP_2
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_2 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_2 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_2 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_2_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_3 - PM_PROFILE_MAP_3
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_3 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_3 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_3 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_3_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_4 - PM_PROFILE_MAP_4
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_4 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_4 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_4 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_4_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_5 - PM_PROFILE_MAP_5
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_5 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_5 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_5 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_5_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_6 - PM_PROFILE_MAP_6
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_6 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_6 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_6 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_6_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_7 - PM_PROFILE_MAP_7
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_7 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_7 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_7 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_7_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_8 - PM_PROFILE_MAP_8
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_8 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_8 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_8 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_8_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_9 - PM_PROFILE_MAP_9
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_9 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_valid_MASK                0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_valid_SHIFT               7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_valid_DEFAULT             0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_9 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_reserved0_MASK            0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_reserved0_SHIFT           3

/* D31DSMAC_A :: PM_PROFILE_MAP_9 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_map_MASK                  0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_map_SHIFT                 0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_9_map_DEFAULT               0x00

/***************************************************************************
 *PM_PROFILE_MAP_10 - PM_PROFILE_MAP_10
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_10 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_valid_MASK               0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_valid_SHIFT              7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_valid_DEFAULT            0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_10 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_reserved0_MASK           0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_reserved0_SHIFT          3

/* D31DSMAC_A :: PM_PROFILE_MAP_10 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_map_MASK                 0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_map_SHIFT                0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_10_map_DEFAULT              0x00

/***************************************************************************
 *PM_PROFILE_MAP_11 - PM_PROFILE_MAP_11
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_11 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_valid_MASK               0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_valid_SHIFT              7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_valid_DEFAULT            0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_11 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_reserved0_MASK           0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_reserved0_SHIFT          3

/* D31DSMAC_A :: PM_PROFILE_MAP_11 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_map_MASK                 0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_map_SHIFT                0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_11_map_DEFAULT              0x00

/***************************************************************************
 *PM_PROFILE_MAP_12 - PM_PROFILE_MAP_12
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_12 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_valid_MASK               0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_valid_SHIFT              7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_valid_DEFAULT            0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_12 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_reserved0_MASK           0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_reserved0_SHIFT          3

/* D31DSMAC_A :: PM_PROFILE_MAP_12 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_map_MASK                 0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_map_SHIFT                0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_12_map_DEFAULT              0x00

/***************************************************************************
 *PM_PROFILE_MAP_13 - PM_PROFILE_MAP_13
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_13 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_valid_MASK               0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_valid_SHIFT              7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_valid_DEFAULT            0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_13 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_reserved0_MASK           0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_reserved0_SHIFT          3

/* D31DSMAC_A :: PM_PROFILE_MAP_13 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_map_MASK                 0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_map_SHIFT                0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_13_map_DEFAULT              0x00

/***************************************************************************
 *PM_PROFILE_MAP_14 - PM_PROFILE_MAP_14
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_14 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_valid_MASK               0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_valid_SHIFT              7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_valid_DEFAULT            0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_14 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_reserved0_MASK           0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_reserved0_SHIFT          3

/* D31DSMAC_A :: PM_PROFILE_MAP_14 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_map_MASK                 0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_map_SHIFT                0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_14_map_DEFAULT              0x00

/***************************************************************************
 *PM_PROFILE_MAP_15 - PM_PROFILE_MAP_15
 ***************************************************************************/
/* D31DSMAC_A :: PM_PROFILE_MAP_15 :: valid [07:07] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_valid_MASK               0x80
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_valid_SHIFT              7
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_valid_DEFAULT            0x00

/* D31DSMAC_A :: PM_PROFILE_MAP_15 :: reserved0 [06:03] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_reserved0_MASK           0x78
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_reserved0_SHIFT          3

/* D31DSMAC_A :: PM_PROFILE_MAP_15 :: map [02:00] */
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_map_MASK                 0x07
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_map_SHIFT                0
#define BCHP_D31DSMAC_A_PM_PROFILE_MAP_15_map_DEFAULT              0x00

/***************************************************************************
 *PLC_DSID_Control_Bits_0_7 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID0_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_MASK  0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID0_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID1_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_MASK  0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID1_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID2_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_MASK  0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID2_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID3_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_MASK  0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID3_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID4_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_MASK  0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID4_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID5_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_MASK  0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID5_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID6_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_MASK  0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID6_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_0_7 :: DSID7_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_MASK  0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_0_7_DSID7_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_8_15 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID8_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID8_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID9_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID9_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID10_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID10_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID11_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID11_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID12_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID12_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID13_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID13_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID14_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID14_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_8_15 :: DSID15_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_8_15_DSID15_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_16_23 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID16_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID16_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID17_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID17_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID18_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID18_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID19_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID19_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID20_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID20_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID21_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID21_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID22_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID22_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_16_23 :: DSID23_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_16_23_DSID23_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_24_31 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID24_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID24_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID25_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID25_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID26_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID26_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID27_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID27_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID28_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID28_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID29_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID29_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID30_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID30_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_24_31 :: DSID31_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_24_31_DSID31_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_32_39 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID32_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID32_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID33_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID33_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID34_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID34_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID35_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID35_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID36_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID36_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID37_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID37_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID38_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID38_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_32_39 :: DSID39_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_32_39_DSID39_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_40_47 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID40_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID40_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID41_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID41_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID42_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID42_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID43_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID43_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID44_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID44_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID45_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID45_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID46_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID46_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_40_47 :: DSID47_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_40_47_DSID47_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_48_55 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID48_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID48_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID49_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID49_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID50_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID50_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID51_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID51_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID52_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID52_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID53_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID53_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID54_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID54_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_48_55 :: DSID55_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_48_55_DSID55_cntl_DSID_cntl3 3

/***************************************************************************
 *PLC_DSID_Control_Bits_56_63 - DSID control bits for OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID56_cntl [31:28] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_MASK 0xf0000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_SHIFT 28
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID56_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID57_cntl [27:24] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_MASK 0x0f000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_SHIFT 24
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID57_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID58_cntl [23:20] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_MASK 0x00f00000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_SHIFT 20
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID58_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID59_cntl [19:16] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_MASK 0x000f0000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_SHIFT 16
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID59_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID60_cntl [15:12] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_MASK 0x0000f000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_SHIFT 12
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID60_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID61_cntl [11:08] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_MASK 0x00000f00
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_SHIFT 8
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID61_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID62_cntl [07:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_MASK 0x000000f0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID62_cntl_DSID_cntl3 3

/* D31DSMAC_A :: PLC_DSID_Control_Bits_56_63 :: DSID63_cntl [03:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_MASK 0x0000000f
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_DEFAULT 0x00000000
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl0 0
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl1 1
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl2 2
#define BCHP_D31DSMAC_A_PLC_DSID_Control_Bits_56_63_DSID63_cntl_DSID_cntl3 3

/***************************************************************************
 *PHY_PLC_CNTL - PLC PHY Interface control register
 ***************************************************************************/
/* D31DSMAC_A :: PHY_PLC_CNTL :: DS_DATA_EN [15:15] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_DS_DATA_EN_MASK               0x8000
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_DS_DATA_EN_SHIFT              15
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_DS_DATA_EN_DEFAULT            0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: BIT_ORDER [14:14] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_BIT_ORDER_MASK                0x4000
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_BIT_ORDER_SHIFT               14
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_BIT_ORDER_DEFAULT             0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: DS_HALT [13:13] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_DS_HALT_MASK                  0x2000
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_DS_HALT_SHIFT                 13
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_DS_HALT_DEFAULT               0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_TOKEN_FIFO_FULL [12:12] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TOKEN_FIFO_FULL_MASK      0x1000
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TOKEN_FIFO_FULL_SHIFT     12

/* D31DSMAC_A :: PHY_PLC_CNTL :: reserved0 [11:10] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_reserved0_MASK                0x0c00
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_reserved0_SHIFT               10

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_EN_BYPASS [09:09] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EN_BYPASS_MASK            0x0200
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EN_BYPASS_SHIFT           9
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EN_BYPASS_DEFAULT         0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_EN_MSG_CHANNEL [08:08] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EN_MSG_CHANNEL_MASK       0x0100
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EN_MSG_CHANNEL_SHIFT      8
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EN_MSG_CHANNEL_DEFAULT    0x0001

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_EMB_DISC_CRC [07:07] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_DISC_CRC_MASK         0x0080
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_DISC_CRC_SHIFT        7
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_DISC_CRC_DEFAULT      0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_EMB_PASS_ALL [06:06] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_PASS_ALL_MASK         0x0040
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_PASS_ALL_SHIFT        6
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_PASS_ALL_DEFAULT      0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_EMB_PASS_FIRST [05:05] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_PASS_FIRST_MASK       0x0020
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_PASS_FIRST_SHIFT      5
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_PASS_FIRST_DEFAULT    0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_EMB_FILTER_EN [04:04] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_FILTER_EN_MASK        0x0010
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_FILTER_EN_SHIFT       4
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_EMB_FILTER_EN_DEFAULT     0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_TRIG_ENABLE [03:03] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TRIG_ENABLE_MASK          0x0008
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TRIG_ENABLE_SHIFT         3
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TRIG_ENABLE_DEFAULT       0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_TRIG_FILTER_EN [02:02] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TRIG_FILTER_EN_MASK       0x0004
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TRIG_FILTER_EN_SHIFT      2
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TRIG_FILTER_EN_DEFAULT    0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_BYP_UKN_TYPE [01:01] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_BYP_UKN_TYPE_MASK         0x0002
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_BYP_UKN_TYPE_SHIFT        1
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_BYP_UKN_TYPE_DEFAULT      0x0000

/* D31DSMAC_A :: PHY_PLC_CNTL :: PLC_TIMESTAMP_EN [00:00] */
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TIMESTAMP_EN_MASK         0x0001
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TIMESTAMP_EN_SHIFT        0
#define BCHP_D31DSMAC_A_PHY_PLC_CNTL_PLC_TIMESTAMP_EN_DEFAULT      0x0001

/***************************************************************************
 *PLC_PHY_INTF_DIAG_SYNC - PLC MPEG DIAG SYNC PORT
 ***************************************************************************/
/* D31DSMAC_A :: PLC_PHY_INTF_DIAG_SYNC :: PHY_INTF_DIAG_SYNC [15:08] */
#define BCHP_D31DSMAC_A_PLC_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_SYNC_MASK 0xff00
#define BCHP_D31DSMAC_A_PLC_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_SYNC_SHIFT 8

/* D31DSMAC_A :: PLC_PHY_INTF_DIAG_SYNC :: PHY_INTF_DIAG_PAYLOAD [07:00] */
#define BCHP_D31DSMAC_A_PLC_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_PAYLOAD_MASK 0x00ff
#define BCHP_D31DSMAC_A_PLC_PHY_INTF_DIAG_SYNC_PHY_INTF_DIAG_PAYLOAD_SHIFT 0

/***************************************************************************
 *PLC_MSG_FILT_CTL - PLC Message Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: DS_PR_MODE_MSG_EN [07:07] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_PR_MODE_MSG_EN_MASK    0x80
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_PR_MODE_MSG_EN_SHIFT   7
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_PR_MODE_MSG_EN_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: reserved0 [06:06] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_reserved0_MASK            0x40
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_reserved0_SHIFT           6

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: DS_TIMESTAMP_TO_MEM_EN [05:05] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_TIMESTAMP_TO_MEM_EN_MASK 0x20
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_TIMESTAMP_TO_MEM_EN_SHIFT 5
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_TIMESTAMP_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: DS_UNMATCHED_UCD_TO_MEM_EN [04:04] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNMATCHED_UCD_TO_MEM_EN_MASK 0x10
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNMATCHED_UCD_TO_MEM_EN_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNMATCHED_UCD_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: DS_IGNORE_USID_RNG_RESP [03:03] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_IGNORE_USID_RNG_RESP_MASK 0x08
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_IGNORE_USID_RNG_RESP_SHIFT 3
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_IGNORE_USID_RNG_RESP_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: DS_UNCHANGED_MDD_TO_MEM_EN [02:02] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNCHANGED_MDD_TO_MEM_EN_MASK 0x04
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNCHANGED_MDD_TO_MEM_EN_SHIFT 2
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNCHANGED_MDD_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: DS_UNMATCHED_MAP_TO_MEM_EN [01:01] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNMATCHED_MAP_TO_MEM_EN_MASK 0x02
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNMATCHED_MAP_TO_MEM_EN_SHIFT 1
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_DS_UNMATCHED_MAP_TO_MEM_EN_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MSG_FILT_CTL :: reserved1 [00:00] */
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_reserved1_MASK            0x01
#define BCHP_D31DSMAC_A_PLC_MSG_FILT_CTL_reserved1_SHIFT           0

/***************************************************************************
 *PLC_DSID_Filter_Control - PLC DSID Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DSID_Filter_Control :: reserved0 [07:05] */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_reserved0_MASK     0xe0
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_reserved0_SHIFT    5

/* D31DSMAC_A :: PLC_DSID_Filter_Control :: ignore_noseq_DSID [04:04] */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_ignore_noseq_DSID_MASK 0x10
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_ignore_noseq_DSID_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_ignore_noseq_DSID_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DSID_Filter_Control :: disc_no_DSID [03:03] */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_MASK  0x08
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_SHIFT 3
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DSID_Filter_Control :: disc_no_DSID_mcast [02:02] */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_mcast_MASK 0x04
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_mcast_SHIFT 2
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_mcast_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DSID_Filter_Control :: disc_no_DSID_bcast [01:01] */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_bcast_MASK 0x02
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_bcast_SHIFT 1
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_disc_no_DSID_bcast_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DSID_Filter_Control :: DSID_filter_enable [00:00] */
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_DSID_filter_enable_MASK 0x01
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_DSID_filter_enable_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_DSID_Filter_Control_DSID_filter_enable_DEFAULT 0x00

/***************************************************************************
 *PLC_FC_Filter_Control - PLC FC Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: PLC_FC_Filter_Control :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_reserved0_SHIFT      4

/* D31DSMAC_A :: PLC_FC_Filter_Control :: pass_MMM_from_PLC [03:03] */
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_MMM_from_PLC_MASK 0x08
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_MMM_from_PLC_SHIFT 3
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_MMM_from_PLC_DEFAULT 0x00

/* D31DSMAC_A :: PLC_FC_Filter_Control :: pass_MMM_from_main [02:02] */
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_MMM_from_main_MASK 0x04
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_MMM_from_main_SHIFT 2
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_MMM_from_main_DEFAULT 0x00

/* D31DSMAC_A :: PLC_FC_Filter_Control :: pass_ISO_packets [01:01] */
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_ISO_packets_MASK 0x02
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_ISO_packets_SHIFT 1
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_pass_ISO_packets_DEFAULT 0x00

/* D31DSMAC_A :: PLC_FC_Filter_Control :: FC_filter_en [00:00] */
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_FC_filter_en_MASK    0x01
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_FC_filter_en_SHIFT   0
#define BCHP_D31DSMAC_A_PLC_FC_Filter_Control_FC_filter_en_DEFAULT 0x00

/***************************************************************************
 *PLC_OCD_CHANGE_CNT - PLC OCD CHANGE COUNT REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_OCD_CHANGE_CNT :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_OCD_CHANGE_CNT_CHANGE_COUNT_MASK       0xff
#define BCHP_D31DSMAC_A_PLC_OCD_CHANGE_CNT_CHANGE_COUNT_SHIFT      0
#define BCHP_D31DSMAC_A_PLC_OCD_CHANGE_CNT_CHANGE_COUNT_DEFAULT    0x00

/***************************************************************************
 *PLC_OCD_FILTER_CNTL - PLC OCD CHANGE COUNT REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_OCD_FILTER_CNTL :: reserved0 [07:02] */
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_reserved0_MASK         0xfc
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_reserved0_SHIFT        2

/* D31DSMAC_A :: PLC_OCD_FILTER_CNTL :: pass_unchanged_OCD [01:01] */
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_pass_unchanged_OCD_MASK 0x02
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_pass_unchanged_OCD_SHIFT 1
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_pass_unchanged_OCD_DEFAULT 0x00

/* D31DSMAC_A :: PLC_OCD_FILTER_CNTL :: OCD_filter_en [00:00] */
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_OCD_filter_en_MASK     0x01
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_OCD_filter_en_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_OCD_FILTER_CNTL_OCD_filter_en_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_FILTER_CNTL - PLC DPD FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unmatched_DPD [07:07] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unmatched_DPD_MASK 0x80
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unmatched_DPD_SHIFT 7

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unchanged_DPD_5 [06:06] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_5_MASK 0x40
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_5_SHIFT 6
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_5_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unchanged_DPD_4 [05:05] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_4_MASK 0x20
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_4_SHIFT 5
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_4_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unchanged_DPD_3 [04:04] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_3_MASK 0x10
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_3_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_3_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unchanged_DPD_2 [03:03] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_2_MASK 0x08
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_2_SHIFT 3
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_2_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unchanged_DPD_1 [02:02] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_1_MASK 0x04
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_1_SHIFT 2
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_1_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: pass_unchanged_DPD_0 [01:01] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_0_MASK 0x02
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_0_SHIFT 1
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_pass_unchanged_DPD_0_DEFAULT 0x00

/* D31DSMAC_A :: PLC_DPD_FILTER_CNTL :: DPD_filter_en [00:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_DPD_filter_en_MASK     0x01
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_DPD_filter_en_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_FILTER_CNTL_DPD_filter_en_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_CHANGE_CNT_0 - PLC DCD CHANGE CNT (profile 0)
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_CHANGE_CNT_0 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_0_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_0_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_0_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_CHANGE_CNT_1 - PLC DCD CHANGE CNT (profile 1)
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_CHANGE_CNT_1 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_1_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_1_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_1_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_CHANGE_CNT_2 - PLC DCD CHANGE CNT (profile 2)
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_CHANGE_CNT_2 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_2_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_2_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_2_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_CHANGE_CNT_3 - PLC DCD CHANGE CNT (profile 3)
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_CHANGE_CNT_3 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_3_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_3_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_3_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_CHANGE_CNT_4 - PLC DCD CHANGE CNT (profile 4)
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_CHANGE_CNT_4 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_4_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_4_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_4_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_DPD_CHANGE_CNT_5 - MAIN DCD CHANGE CNT (profile 5)
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DPD_CHANGE_CNT_5 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_5_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_5_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_DPD_CHANGE_CNT_5_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_0 - PLC UCD CHANGE COUNT 0 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_0 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_0_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_0_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_0_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_1 - PLC UCD CHANGE COUNT 1 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_1 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_1_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_1_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_1_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_2 - PLC UCD CHANGE COUNT 2 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_2 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_2_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_2_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_2_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_3 - PLC UCD CHANGE COUNT 3 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_3 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_3_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_3_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_3_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_4 - PLC UCD CHANGE COUNT 4 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_4 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_4_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_4_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_4_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_5 - PLC UCD CHANGE COUNT 5 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_5 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_5_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_5_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_5_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_6 - PLC UCD CHANGE COUNT 6 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_6 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_6_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_6_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_6_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_7 - PLC UCD CHANGE COUNT 7 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_7 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_7_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_7_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_7_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_8 - PLC UCD CHANGE COUNT 8 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_8 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_8_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_8_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_8_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_9 - PLC UCD CHANGE COUNT 9 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_9 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_9_CHANGE_COUNT_MASK     0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_9_CHANGE_COUNT_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_9_CHANGE_COUNT_DEFAULT  0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_10 - PLC UCD CHANGE COUNT 10 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_10 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_10_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_10_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_10_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *PLC_UCD_CHANGE_CNT_11 - PLC UCD CHANGE COUNT 11 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_UCD_CHANGE_CNT_11 :: CHANGE_COUNT [07:00] */
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_11_CHANGE_COUNT_MASK    0xff
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_11_CHANGE_COUNT_SHIFT   0
#define BCHP_D31DSMAC_A_PLC_UCD_CHANGE_CNT_11_CHANGE_COUNT_DEFAULT 0x00

/***************************************************************************
 *UCID1_CNTL_0 - UCID CONTROL 0 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_0 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_0 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_0 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_0 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_0 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_0_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_1 - UCID CONTROL 1 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_1 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_1 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_1 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_1 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_1 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_1_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_2 - UCID CONTROL 2 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_2 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_2 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_2 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_2 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_2 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_2_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_3 - UCID CONTROL 3 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_3 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_3 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_3 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_3 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_3 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_3_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_4 - UCID CONTROL 4 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_4 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_4 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_4 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_4 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_4 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_4_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_5 - UCID CONTROL 5 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_5 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_5 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_5 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_5 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_5 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_5_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_6 - UCID CONTROL 6 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_6 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_6 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_6 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_6 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_6 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_6_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_7 - UCID CONTROL 7 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_7 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_7 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_7 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_7 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_7 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_7_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_8 - UCID CONTROL 8 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_8 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_8 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_8 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_8 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_8 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_8_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_9 - UCID CONTROL 9 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_9 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_MASK       0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_SHIFT      4
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_DEFAULT    0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_0  0
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_1  1
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_2  2
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_3  3
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_4  4
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_5  5
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_6  6
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_7  7
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_8  8
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_9  9
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_9 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_RANGE_RESP_TO_MEM_MASK     0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_RANGE_RESP_TO_MEM_SHIFT    3

/* D31DSMAC_A :: UCID1_CNTL_9 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UNCHANGED_UCD_TO_MEM_MASK  0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_9 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_MAP_TO_MEM_MASK            0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_MAP_TO_MEM_SHIFT           1

/* D31DSMAC_A :: UCID1_CNTL_9 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_CHANID_ENABLE_MASK         0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_9_DS_CHANID_ENABLE_SHIFT        0

/***************************************************************************
 *UCID1_CNTL_10 - UCID CONTROL 10 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_10 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_MASK      0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_SHIFT     4
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_DEFAULT   0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_0 0
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_1 1
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_2 2
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_3 3
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_4 4
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_5 5
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_6 6
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_7 7
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_8 8
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_9 9
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_10 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_RANGE_RESP_TO_MEM_MASK    0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_RANGE_RESP_TO_MEM_SHIFT   3

/* D31DSMAC_A :: UCID1_CNTL_10 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UNCHANGED_UCD_TO_MEM_MASK 0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_10 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_MAP_TO_MEM_MASK           0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_MAP_TO_MEM_SHIFT          1

/* D31DSMAC_A :: UCID1_CNTL_10 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_CHANID_ENABLE_MASK        0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_10_DS_CHANID_ENABLE_SHIFT       0

/***************************************************************************
 *UCID1_CNTL_11 - UCID CONTROL 11 REGISTER for DS OFDM PLC channel
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_CNTL_11 :: DS_UCD_MAP_CONTROL [07:04] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_MASK      0xf0
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_SHIFT     4
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_DEFAULT   0x00
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_0 0
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_1 1
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_2 2
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_3 3
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_4 4
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_5 5
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_6 6
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_7 7
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_8 8
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_9 9
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_10 10
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_11 11
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_12 12
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UCD_MAP_CONTROL_CONTROL_13 13

/* D31DSMAC_A :: UCID1_CNTL_11 :: DS_RANGE_RESP_TO_MEM [03:03] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_RANGE_RESP_TO_MEM_MASK    0x08
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_RANGE_RESP_TO_MEM_SHIFT   3

/* D31DSMAC_A :: UCID1_CNTL_11 :: DS_UNCHANGED_UCD_TO_MEM [02:02] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UNCHANGED_UCD_TO_MEM_MASK 0x04
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_UNCHANGED_UCD_TO_MEM_SHIFT 2

/* D31DSMAC_A :: UCID1_CNTL_11 :: DS_MAP_TO_MEM [01:01] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_MAP_TO_MEM_MASK           0x02
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_MAP_TO_MEM_SHIFT          1

/* D31DSMAC_A :: UCID1_CNTL_11 :: DS_CHANID_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_CHANID_ENABLE_MASK        0x01
#define BCHP_D31DSMAC_A_UCID1_CNTL_11_DS_CHANID_ENABLE_SHIFT       0

/***************************************************************************
 *PLC_MAC_MSG_DA_FILT_CTL - PLC MAC MESSAGE DA FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_PROMISCUOUS [07:07] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_PROMISCUOUS_MASK 0x80
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_PROMISCUOUS_SHIFT 7
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_PROMISCUOUS_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_BROADCAST [06:06] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_BROADCAST_MASK 0x40
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_BROADCAST_SHIFT 6
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_BROADCAST_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_GENERAL_MCAST [05:05] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_GENERAL_MCAST_MASK 0x20
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_GENERAL_MCAST_SHIFT 5
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_GENERAL_MCAST_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_SPECIFIC_MCAST [04:04] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_SPECIFIC_MCAST_MASK 0x10
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_SPECIFIC_MCAST_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_SPECIFIC_MCAST_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA3 [03:03] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA3_MASK    0x08
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA3_SHIFT   3
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA3_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA2 [02:02] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA2_MASK    0x04
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA2_SHIFT   2
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA2_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA1 [01:01] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA1_MASK    0x02
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA1_SHIFT   1
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA1_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_DA_FILT_CTL :: DS_MAC_DA0 [00:00] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA0_MASK    0x01
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA0_SHIFT   0
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_DA_FILT_CTL_DS_MAC_DA0_DEFAULT 0x00

/***************************************************************************
 *PLC_MAC_MSG_SA_FILT_CTL - PLC MAC MESSAGE SA FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: PLC_MAC_MSG_SA_FILT_CTL :: DS_MAC_PROMISCUOUS [07:07] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_DS_MAC_PROMISCUOUS_MASK 0x80
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_DS_MAC_PROMISCUOUS_SHIFT 7
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_DS_MAC_PROMISCUOUS_DEFAULT 0x00

/* D31DSMAC_A :: PLC_MAC_MSG_SA_FILT_CTL :: reserved0 [06:01] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_reserved0_MASK     0x7e
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_reserved0_SHIFT    1

/* D31DSMAC_A :: PLC_MAC_MSG_SA_FILT_CTL :: DS_MAC_SA [00:00] */
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_DS_MAC_SA_MASK     0x01
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_DS_MAC_SA_SHIFT    0
#define BCHP_D31DSMAC_A_PLC_MAC_MSG_SA_FILT_CTL_DS_MAC_SA_DEFAULT  0x00

/***************************************************************************
 *PLC_Msg_DSID_Filter_Control - PLC MAC message DSID Filter Control
 ***************************************************************************/
/* D31DSMAC_A :: PLC_Msg_DSID_Filter_Control :: reserved0 [07:05] */
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_reserved0_MASK 0xe0
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_reserved0_SHIFT 5

/* D31DSMAC_A :: PLC_Msg_DSID_Filter_Control :: ignore_noseq_DSID [04:04] */
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_ignore_noseq_DSID_MASK 0x10
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_ignore_noseq_DSID_SHIFT 4
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_ignore_noseq_DSID_DEFAULT 0x00

/* D31DSMAC_A :: PLC_Msg_DSID_Filter_Control :: reserved1 [03:02] */
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_reserved1_MASK 0x0c
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_reserved1_SHIFT 2

/* D31DSMAC_A :: PLC_Msg_DSID_Filter_Control :: disc_no_DSID [01:01] */
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_disc_no_DSID_MASK 0x02
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_disc_no_DSID_SHIFT 1
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_disc_no_DSID_DEFAULT 0x00

/* D31DSMAC_A :: PLC_Msg_DSID_Filter_Control :: DSID_filter_enable [00:00] */
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_DSID_filter_enable_MASK 0x01
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_DSID_filter_enable_SHIFT 0
#define BCHP_D31DSMAC_A_PLC_Msg_DSID_Filter_Control_DSID_filter_enable_DEFAULT 0x00

/***************************************************************************
 *PLC_TRIGGER_GROUP - PLC TRIGGER GROUP
 ***************************************************************************/
/* D31DSMAC_A :: PLC_TRIGGER_GROUP :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_PLC_TRIGGER_GROUP_reserved0_MASK           0xffff0000
#define BCHP_D31DSMAC_A_PLC_TRIGGER_GROUP_reserved0_SHIFT          16

/* D31DSMAC_A :: PLC_TRIGGER_GROUP :: group [15:00] */
#define BCHP_D31DSMAC_A_PLC_TRIGGER_GROUP_group_MASK               0x0000ffff
#define BCHP_D31DSMAC_A_PLC_TRIGGER_GROUP_group_SHIFT              0
#define BCHP_D31DSMAC_A_PLC_TRIGGER_GROUP_group_DEFAULT            0x00000000

/***************************************************************************
 *EN_MGMT_ID_0 - PLC Energy Management ID #0 Register
 ***************************************************************************/
/* D31DSMAC_A :: EN_MGMT_ID_0 :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_reserved0_MASK                0xffff0000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_reserved0_SHIFT               16

/* D31DSMAC_A :: EN_MGMT_ID_0 :: enable [15:15] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_enable_MASK                   0x00008000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_enable_SHIFT                  15

/* D31DSMAC_A :: EN_MGMT_ID_0 :: ID [14:00] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_ID_MASK                       0x00007fff
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_ID_SHIFT                      0
#define BCHP_D31DSMAC_A_EN_MGMT_ID_0_ID_DEFAULT                    0x00000000

/***************************************************************************
 *EN_MGMT_ID_1 - PLC Energy Management ID #1 Register
 ***************************************************************************/
/* D31DSMAC_A :: EN_MGMT_ID_1 :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_reserved0_MASK                0xffff0000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_reserved0_SHIFT               16

/* D31DSMAC_A :: EN_MGMT_ID_1 :: enable [15:15] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_enable_MASK                   0x00008000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_enable_SHIFT                  15

/* D31DSMAC_A :: EN_MGMT_ID_1 :: ID [14:00] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_ID_MASK                       0x00007fff
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_ID_SHIFT                      0
#define BCHP_D31DSMAC_A_EN_MGMT_ID_1_ID_DEFAULT                    0x00000000

/***************************************************************************
 *EN_MGMT_ID_2 - PLC Energy Management ID #2 Register
 ***************************************************************************/
/* D31DSMAC_A :: EN_MGMT_ID_2 :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_reserved0_MASK                0xffff0000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_reserved0_SHIFT               16

/* D31DSMAC_A :: EN_MGMT_ID_2 :: enable [15:15] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_enable_MASK                   0x00008000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_enable_SHIFT                  15

/* D31DSMAC_A :: EN_MGMT_ID_2 :: ID [14:00] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_ID_MASK                       0x00007fff
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_ID_SHIFT                      0
#define BCHP_D31DSMAC_A_EN_MGMT_ID_2_ID_DEFAULT                    0x00000000

/***************************************************************************
 *EN_MGMT_ID_3 - PLC Energy Management ID #3 Register
 ***************************************************************************/
/* D31DSMAC_A :: EN_MGMT_ID_3 :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_reserved0_MASK                0xffff0000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_reserved0_SHIFT               16

/* D31DSMAC_A :: EN_MGMT_ID_3 :: enable [15:15] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_enable_MASK                   0x00008000
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_enable_SHIFT                  15

/* D31DSMAC_A :: EN_MGMT_ID_3 :: ID [14:00] */
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_ID_MASK                       0x00007fff
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_ID_SHIFT                      0
#define BCHP_D31DSMAC_A_EN_MGMT_ID_3_ID_DEFAULT                    0x00000000

/***************************************************************************
 *PLC_DQM_ADDR_TRIG - PLC Trigger DQM Address
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DQM_ADDR_TRIG :: address [31:00] */
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TRIG_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TRIG_address_SHIFT            0
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TRIG_address_DEFAULT          0x00000000

/***************************************************************************
 *PLC_DQM_ADDR_EMB - PLC Energy Management DQM Address
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DQM_ADDR_EMB :: address [31:00] */
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_EMB_address_MASK              0xffffffff
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_EMB_address_SHIFT             0
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_EMB_address_DEFAULT           0x00000000

/***************************************************************************
 *PLC_DQM_ADDR_TOKEN - PLC Token DQM Address
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DQM_ADDR_TOKEN :: address [31:00] */
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TOKEN_address_MASK            0xffffffff
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TOKEN_address_SHIFT           0
#define BCHP_D31DSMAC_A_PLC_DQM_ADDR_TOKEN_address_DEFAULT         0x00000000

/***************************************************************************
 *PLC_DMA_BASE_ADDR - PLC DMA Base Address
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DMA_BASE_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_PLC_DMA_BASE_ADDR_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_PLC_DMA_BASE_ADDR_address_SHIFT            0
#define BCHP_D31DSMAC_A_PLC_DMA_BASE_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *PLC_DMA_TOKEN_FIFO - PLC DMA Token FIFO
 ***************************************************************************/
/* D31DSMAC_A :: PLC_DMA_TOKEN_FIFO :: address [31:00] */
#define BCHP_D31DSMAC_A_PLC_DMA_TOKEN_FIFO_address_MASK            0xffffffff
#define BCHP_D31DSMAC_A_PLC_DMA_TOKEN_FIFO_address_SHIFT           0
#define BCHP_D31DSMAC_A_PLC_DMA_TOKEN_FIFO_address_DEFAULT         0x00000000

/***************************************************************************
 *CRC24_CONTROL - CRC24 CONTROL
 ***************************************************************************/
/* D31DSMAC_A :: CRC24_CONTROL :: reserved0 [31:05] */
#define BCHP_D31DSMAC_A_CRC24_CONTROL_reserved0_MASK               0xffffffe0
#define BCHP_D31DSMAC_A_CRC24_CONTROL_reserved0_SHIFT              5

/* D31DSMAC_A :: CRC24_CONTROL :: crc_byteflip [04:04] */
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_byteflip_MASK            0x00000010
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_byteflip_SHIFT           4
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_byteflip_DEFAULT         0x00000000

/* D31DSMAC_A :: CRC24_CONTROL :: crc_bitflip [03:03] */
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_bitflip_MASK             0x00000008
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_bitflip_SHIFT            3
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_bitflip_DEFAULT          0x00000001

/* D31DSMAC_A :: CRC24_CONTROL :: crc_invbits [02:02] */
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_invbits_MASK             0x00000004
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_invbits_SHIFT            2
#define BCHP_D31DSMAC_A_CRC24_CONTROL_crc_invbits_DEFAULT          0x00000001

/* D31DSMAC_A :: CRC24_CONTROL :: in_bitflip [01:01] */
#define BCHP_D31DSMAC_A_CRC24_CONTROL_in_bitflip_MASK              0x00000002
#define BCHP_D31DSMAC_A_CRC24_CONTROL_in_bitflip_SHIFT             1
#define BCHP_D31DSMAC_A_CRC24_CONTROL_in_bitflip_DEFAULT           0x00000001

/* D31DSMAC_A :: CRC24_CONTROL :: in_invbits [00:00] */
#define BCHP_D31DSMAC_A_CRC24_CONTROL_in_invbits_MASK              0x00000001
#define BCHP_D31DSMAC_A_CRC24_CONTROL_in_invbits_SHIFT             0
#define BCHP_D31DSMAC_A_CRC24_CONTROL_in_invbits_DEFAULT           0x00000000

/***************************************************************************
 *CRC24_INITIAL - CRC24 INITIAL
 ***************************************************************************/
/* D31DSMAC_A :: CRC24_INITIAL :: reserved0 [31:24] */
#define BCHP_D31DSMAC_A_CRC24_INITIAL_reserved0_MASK               0xff000000
#define BCHP_D31DSMAC_A_CRC24_INITIAL_reserved0_SHIFT              24

/* D31DSMAC_A :: CRC24_INITIAL :: initial_CRC [23:00] */
#define BCHP_D31DSMAC_A_CRC24_INITIAL_initial_CRC_MASK             0x00ffffff
#define BCHP_D31DSMAC_A_CRC24_INITIAL_initial_CRC_SHIFT            0
#define BCHP_D31DSMAC_A_CRC24_INITIAL_initial_CRC_DEFAULT          0x00000000

/***************************************************************************
 *TOKEN_FIFO_SIZE - Token FIFO size readback
 ***************************************************************************/
/* D31DSMAC_A :: TOKEN_FIFO_SIZE :: frame_jump [31:31] */
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_frame_jump_MASK            0x80000000
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_frame_jump_SHIFT           31

/* D31DSMAC_A :: TOKEN_FIFO_SIZE :: reserved0 [30:28] */
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_reserved0_MASK             0x70000000
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_reserved0_SHIFT            28

/* D31DSMAC_A :: TOKEN_FIFO_SIZE :: frame_bytes [27:16] */
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_frame_bytes_MASK           0x0fff0000
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_frame_bytes_SHIFT          16

/* D31DSMAC_A :: TOKEN_FIFO_SIZE :: reserved1 [15:07] */
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_reserved1_MASK             0x0000ff80
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_reserved1_SHIFT            7

/* D31DSMAC_A :: TOKEN_FIFO_SIZE :: TOKEN_SIZE [06:00] */
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_TOKEN_SIZE_MASK            0x0000007f
#define BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE_TOKEN_SIZE_SHIFT           0

/***************************************************************************
 *PLC_LFSR_ENABLE - PLC_LFSR_ENABLE
 ***************************************************************************/
/* D31DSMAC_A :: PLC_LFSR_ENABLE :: ENABLE [31:00] */
#define BCHP_D31DSMAC_A_PLC_LFSR_ENABLE_ENABLE_MASK                0xffffffff
#define BCHP_D31DSMAC_A_PLC_LFSR_ENABLE_ENABLE_SHIFT               0
#define BCHP_D31DSMAC_A_PLC_LFSR_ENABLE_ENABLE_DEFAULT             0x00000000

/***************************************************************************
 *PLC_LFSR_RESULT - PLC_LFSR_RESULT
 ***************************************************************************/
/* D31DSMAC_A :: PLC_LFSR_RESULT :: RESULT [31:00] */
#define BCHP_D31DSMAC_A_PLC_LFSR_RESULT_RESULT_MASK                0xffffffff
#define BCHP_D31DSMAC_A_PLC_LFSR_RESULT_RESULT_SHIFT               0

/***************************************************************************
 *INVALID_MAP_COUNT_0 - INVALID MAP COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: INVALID_MAP_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_0_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_0_count_SHIFT            0

/***************************************************************************
 *INVALID_MAP_COUNT_1 - INVALID MAP COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: INVALID_MAP_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_1_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_1_count_SHIFT            0

/***************************************************************************
 *INVALID_MAP_COUNT_2 - INVALID MAP COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: INVALID_MAP_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_2_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_2_count_SHIFT            0

/***************************************************************************
 *INVALID_MAP_COUNT_3 - INVALID MAP COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: INVALID_MAP_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_3_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_3_count_SHIFT            0

/***************************************************************************
 *INVALID_MAP_COUNT_4 - INVALID MAP COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: INVALID_MAP_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_4_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_4_count_SHIFT            0

/***************************************************************************
 *INVALID_MAP_COUNT_5 - INVALID MAP COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: INVALID_MAP_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_5_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_INVALID_MAP_COUNT_5_count_SHIFT            0

/***************************************************************************
 *RESERVED6018 - RESERVED6018
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6018 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6018_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6018_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED601C - RESERVED601C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED601C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED601C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED601C_reserved0_SHIFT               0

/***************************************************************************
 *OVERFLOW_PKTS_DISCARDED - OVERFLOW PKTS DISCARDED
 ***************************************************************************/
/* D31DSMAC_A :: OVERFLOW_PKTS_DISCARDED :: count [31:00] */
#define BCHP_D31DSMAC_A_OVERFLOW_PKTS_DISCARDED_count_MASK         0xffffffff
#define BCHP_D31DSMAC_A_OVERFLOW_PKTS_DISCARDED_count_SHIFT        0

/***************************************************************************
 *NOBUF_PKTS_DISCARDED - PKTS DISCARDED FOR NO BUFFER
 ***************************************************************************/
/* D31DSMAC_A :: NOBUF_PKTS_DISCARDED :: count [31:00] */
#define BCHP_D31DSMAC_A_NOBUF_PKTS_DISCARDED_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_NOBUF_PKTS_DISCARDED_count_SHIFT           0

/***************************************************************************
 *BPI_PKT_COUNT - BPI PKT COUNT
 ***************************************************************************/
/* D31DSMAC_A :: BPI_PKT_COUNT :: count [31:00] */
#define BCHP_D31DSMAC_A_BPI_PKT_COUNT_count_MASK                   0xffffffff
#define BCHP_D31DSMAC_A_BPI_PKT_COUNT_count_SHIFT                  0

/***************************************************************************
 *PLC_CRC24_ERROR_CNT - PLC CRC24 ERROR CNT
 ***************************************************************************/
/* D31DSMAC_A :: PLC_CRC24_ERROR_CNT :: count [31:00] */
#define BCHP_D31DSMAC_A_PLC_CRC24_ERROR_CNT_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_PLC_CRC24_ERROR_CNT_count_SHIFT            0

/***************************************************************************
 *RESERVED6030 - RESERVED6030
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6030 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6030_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6030_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6034 - RESERVED6034
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6034 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6034_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6034_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6038 - RESERVED6038
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6038 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6038_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6038_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED603C - RESERVED603C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED603C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED603C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED603C_reserved0_SHIFT               0

/***************************************************************************
 *DMA_OVERRUN_COUNT_0 - DMA OVERRUN COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DMA_OVERRUN_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_0_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_0_count_SHIFT            0

/***************************************************************************
 *DMA_OVERRUN_COUNT_1 - DMA OVERRUN COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DMA_OVERRUN_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_1_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_1_count_SHIFT            0

/***************************************************************************
 *DMA_OVERRUN_COUNT_2 - DMA OVERRUN COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DMA_OVERRUN_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_2_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_2_count_SHIFT            0

/***************************************************************************
 *DMA_OVERRUN_COUNT_3 - DMA OVERRUN COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DMA_OVERRUN_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_3_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_3_count_SHIFT            0

/***************************************************************************
 *DMA_OVERRUN_COUNT_4 - DMA OVERRUN COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DMA_OVERRUN_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_4_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_4_count_SHIFT            0

/***************************************************************************
 *DMA_OVERRUN_COUNT_5 - DMA OVERRUN COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DMA_OVERRUN_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_5_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_5_count_SHIFT            0

/***************************************************************************
 *RESERVED6058 - RESERVED6058
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6058 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6058_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6058_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED605C - RESERVED605C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED605C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED605C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED605C_reserved0_SHIFT               0

/***************************************************************************
 *HCS_ERROR_COUNT_0 - HCS ERROR COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: HCS_ERROR_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_0_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_0_count_SHIFT              0

/***************************************************************************
 *HCS_ERROR_COUNT_1 - HCS ERROR COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: HCS_ERROR_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_1_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_1_count_SHIFT              0

/***************************************************************************
 *HCS_ERROR_COUNT_2 - HCS ERROR COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: HCS_ERROR_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_2_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_2_count_SHIFT              0

/***************************************************************************
 *HCS_ERROR_COUNT_3 - HCS ERROR COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: HCS_ERROR_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_3_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_3_count_SHIFT              0

/***************************************************************************
 *HCS_ERROR_COUNT_4 - HCS ERROR COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: HCS_ERROR_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_4_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_4_count_SHIFT              0

/***************************************************************************
 *HCS_ERROR_COUNT_5 - HCS ERROR COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: HCS_ERROR_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_5_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_HCS_ERROR_COUNT_5_count_SHIFT              0

/***************************************************************************
 *RESERVED6078 - RESERVED6078
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6078 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6078_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6078_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED607C - RESERVED607C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED607C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED607C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED607C_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6080 - RESERVED6080
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6080 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6080_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6080_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6084 - RESERVED6084
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6084 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6084_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6084_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6088 - RESERVED6088
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6088 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6088_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6088_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED608C - RESERVED608C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED608C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED608C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED608C_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6090 - RESERVED6090
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6090 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6090_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6090_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6094 - RESERVED6094
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6094 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6094_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6094_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6098 - RESERVED6098
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6098 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6098_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6098_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED609C - RESERVED609C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED609C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED609C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED609C_reserved0_SHIFT               0

/***************************************************************************
 *UNICAST_PACKET_COUNT_0 - UNICAST PACKET COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_PACKET_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_0_count_MASK          0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_0_count_SHIFT         0

/***************************************************************************
 *UNICAST_PACKET_COUNT_1 - UNICAST PACKET COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_PACKET_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_1_count_MASK          0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_1_count_SHIFT         0

/***************************************************************************
 *UNICAST_PACKET_COUNT_2 - UNICAST PACKET COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_PACKET_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_2_count_MASK          0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_2_count_SHIFT         0

/***************************************************************************
 *UNICAST_PACKET_COUNT_3 - UNICAST PACKET COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_PACKET_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_3_count_MASK          0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_3_count_SHIFT         0

/***************************************************************************
 *UNICAST_PACKET_COUNT_4 - UNICAST PACKET COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_PACKET_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_4_count_MASK          0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_4_count_SHIFT         0

/***************************************************************************
 *UNICAST_PACKET_COUNT_5 - UNICAST PACKET COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_PACKET_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_5_count_MASK          0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_5_count_SHIFT         0

/***************************************************************************
 *RESERVED60B8 - RESERVED60B8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED60B8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED60B8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED60B8_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED60BC - RESERVED60BC
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED60BC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED60BC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED60BC_reserved0_SHIFT               0

/***************************************************************************
 *BROADCAST_PACKET_COUNT_0 - BROADCAST PACKET COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_PACKET_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_0_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_0_count_SHIFT       0

/***************************************************************************
 *BROADCAST_PACKET_COUNT_1 - BROADCAST PACKET COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_PACKET_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_1_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_1_count_SHIFT       0

/***************************************************************************
 *BROADCAST_PACKET_COUNT_2 - BROADCAST PACKET COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_PACKET_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_2_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_2_count_SHIFT       0

/***************************************************************************
 *BROADCAST_PACKET_COUNT_3 - BROADCAST PACKET COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_PACKET_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_3_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_3_count_SHIFT       0

/***************************************************************************
 *BROADCAST_PACKET_COUNT_4 - BROADCAST PACKET COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_PACKET_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_4_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_4_count_SHIFT       0

/***************************************************************************
 *BROADCAST_PACKET_COUNT_5 - BROADCAST PACKET COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_PACKET_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_5_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_5_count_SHIFT       0

/***************************************************************************
 *RESERVED60D8 - RESERVED60D8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED60D8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED60D8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED60D8_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED60DC - RESERVED60DC
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED60DC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED60DC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED60DC_reserved0_SHIFT               0

/***************************************************************************
 *MULTICAST_PACKET_COUNT_0 - MULTICAST PACKET COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_PACKET_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_0_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_0_count_SHIFT       0

/***************************************************************************
 *MULTICAST_PACKET_COUNT_1 - MULTICAST PACKET COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_PACKET_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_1_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_1_count_SHIFT       0

/***************************************************************************
 *MULTICAST_PACKET_COUNT_2 - MULTICAST PACKET COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_PACKET_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_2_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_2_count_SHIFT       0

/***************************************************************************
 *MULTICAST_PACKET_COUNT_3 - MULTICAST PACKET COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_PACKET_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_3_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_3_count_SHIFT       0

/***************************************************************************
 *MULTICAST_PACKET_COUNT_4 - MULTICAST PACKET COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_PACKET_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_4_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_4_count_SHIFT       0

/***************************************************************************
 *MULTICAST_PACKET_COUNT_5 - MULTICAST PACKET COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_PACKET_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_5_count_MASK        0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_5_count_SHIFT       0

/***************************************************************************
 *RESERVED60F8 - RESERVED60F8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED60F8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED60F8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED60F8_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED60FC - RESERVED60FC
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED60FC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED60FC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED60FC_reserved0_SHIFT               0

/***************************************************************************
 *VALID_MAP_CNT_0 - VALID MAP CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: VALID_MAP_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_0_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_0_count_SHIFT                0

/***************************************************************************
 *VALID_MAP_CNT_1 - VALID MAP CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: VALID_MAP_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_1_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_1_count_SHIFT                0

/***************************************************************************
 *VALID_MAP_CNT_2 - VALID MAP CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: VALID_MAP_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_2_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_2_count_SHIFT                0

/***************************************************************************
 *VALID_MAP_CNT_3 - VALID MAP CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: VALID_MAP_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_3_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_3_count_SHIFT                0

/***************************************************************************
 *VALID_MAP_CNT_4 - VALID MAP CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: VALID_MAP_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_4_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_4_count_SHIFT                0

/***************************************************************************
 *VALID_MAP_CNT_5 - VALID MAP CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: VALID_MAP_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_5_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_MAP_CNT_5_count_SHIFT                0

/***************************************************************************
 *RESERVED6118 - RESERVED6118
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6118 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6118_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6118_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED611C - RESERVED611C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED611C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED611C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED611C_reserved0_SHIFT               0

/***************************************************************************
 *VALID_UCD_CNT_0 - VALID UCD CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: VALID_UCD_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_0_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_0_count_SHIFT                0

/***************************************************************************
 *VALID_UCD_CNT_1 - VALID UCD CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: VALID_UCD_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_1_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_1_count_SHIFT                0

/***************************************************************************
 *VALID_UCD_CNT_2 - VALID UCD CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: VALID_UCD_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_2_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_2_count_SHIFT                0

/***************************************************************************
 *VALID_UCD_CNT_3 - VALID UCD CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: VALID_UCD_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_3_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_3_count_SHIFT                0

/***************************************************************************
 *VALID_UCD_CNT_4 - VALID UCD CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: VALID_UCD_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_4_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_4_count_SHIFT                0

/***************************************************************************
 *VALID_UCD_CNT_5 - VALID UCD CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: VALID_UCD_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_5_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_VALID_UCD_CNT_5_count_SHIFT                0

/***************************************************************************
 *RESERVED6138 - RESERVED6138
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6138 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6138_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6138_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED613C - RESERVED613C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED613C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED613C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED613C_reserved0_SHIFT               0

/***************************************************************************
 *MSG_CRC_ERROR_CNT_0 - MSG CRC ERROR CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_CRC_ERROR_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_0_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_0_count_SHIFT            0

/***************************************************************************
 *MSG_CRC_ERROR_CNT_1 - MSG CRC ERROR CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_CRC_ERROR_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_1_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_1_count_SHIFT            0

/***************************************************************************
 *MSG_CRC_ERROR_CNT_2 - MSG CRC ERROR CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_CRC_ERROR_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_2_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_2_count_SHIFT            0

/***************************************************************************
 *MSG_CRC_ERROR_CNT_3 - MSG CRC ERROR CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_CRC_ERROR_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_3_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_3_count_SHIFT            0

/***************************************************************************
 *MSG_CRC_ERROR_CNT_4 - MSG CRC ERROR CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MSG_CRC_ERROR_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_4_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_4_count_SHIFT            0

/***************************************************************************
 *MSG_CRC_ERROR_CNT_5 - MSG CRC ERROR CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MSG_CRC_ERROR_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_5_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_5_count_SHIFT            0

/***************************************************************************
 *RESERVED6158 - RESERVED6158
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6158 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6158_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6158_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED615C - RESERVED615C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED615C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED615C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED615C_reserved0_SHIFT               0

/***************************************************************************
 *DATA_CRC_ERROR_CNT_0 - DATA CRC ERROR CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_CRC_ERROR_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_0_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_0_count_SHIFT           0

/***************************************************************************
 *DATA_CRC_ERROR_CNT_1 - DATA CRC ERROR CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_CRC_ERROR_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_1_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_1_count_SHIFT           0

/***************************************************************************
 *DATA_CRC_ERROR_CNT_2 - DATA CRC ERROR CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_CRC_ERROR_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_2_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_2_count_SHIFT           0

/***************************************************************************
 *DATA_CRC_ERROR_CNT_3 - DATA CRC ERROR CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_CRC_ERROR_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_3_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_3_count_SHIFT           0

/***************************************************************************
 *DATA_CRC_ERROR_CNT_4 - DATA CRC ERROR CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_CRC_ERROR_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_4_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_4_count_SHIFT           0

/***************************************************************************
 *DATA_CRC_ERROR_CNT_5 - DATA CRC ERROR CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_CRC_ERROR_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_5_count_MASK            0xffffffff
#define BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_5_count_SHIFT           0

/***************************************************************************
 *RESERVED6178 - RESERVED6178
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6178 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6178_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6178_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED617C - RESERVED617C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED617C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED617C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED617C_reserved0_SHIFT               0

/***************************************************************************
 *UCAST_MSG_COUNT_0 - UCAST MSG COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: UCAST_MSG_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_0_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_0_count_SHIFT              0

/***************************************************************************
 *UCAST_MSG_COUNT_1 - UCAST MSG COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: UCAST_MSG_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_1_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_1_count_SHIFT              0

/***************************************************************************
 *UCAST_MSG_COUNT_2 - UCAST MSG COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: UCAST_MSG_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_2_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_2_count_SHIFT              0

/***************************************************************************
 *UCAST_MSG_COUNT_3 - UCAST MSG COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: UCAST_MSG_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_3_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_3_count_SHIFT              0

/***************************************************************************
 *UCAST_MSG_COUNT_4 - UCAST MSG COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: UCAST_MSG_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_4_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_4_count_SHIFT              0

/***************************************************************************
 *UCAST_MSG_COUNT_5 - UCAST MSG COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: UCAST_MSG_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_5_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_UCAST_MSG_COUNT_5_count_SHIFT              0

/***************************************************************************
 *RESERVED6198 - RESERVED6198
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6198 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6198_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6198_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED619C - RESERVED619C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED619C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED619C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED619C_reserved0_SHIFT               0

/***************************************************************************
 *MCAST_MSG_COUNT_0 - MCAST MSG COUNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MCAST_MSG_COUNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_0_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_0_count_SHIFT              0

/***************************************************************************
 *MCAST_MSG_COUNT_1 - MCAST MSG COUNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MCAST_MSG_COUNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_1_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_1_count_SHIFT              0

/***************************************************************************
 *MCAST_MSG_COUNT_2 - MCAST MSG COUNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MCAST_MSG_COUNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_2_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_2_count_SHIFT              0

/***************************************************************************
 *MCAST_MSG_COUNT_3 - MCAST MSG COUNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MCAST_MSG_COUNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_3_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_3_count_SHIFT              0

/***************************************************************************
 *MCAST_MSG_COUNT_4 - MCAST MSG COUNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MCAST_MSG_COUNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_4_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_4_count_SHIFT              0

/***************************************************************************
 *MCAST_MSG_COUNT_5 - MCAST MSG COUNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MCAST_MSG_COUNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_5_count_MASK               0xffffffff
#define BCHP_D31DSMAC_A_MCAST_MSG_COUNT_5_count_SHIFT              0

/***************************************************************************
 *RESERVED61B8 - RESERVED61B8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED61B8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED61B8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED61B8_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED61BC - RESERVED61BC
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED61BC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED61BC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED61BC_reserved0_SHIFT               0

/***************************************************************************
 *UNICAST_SA_DISCARDS - UNICAST SA DISCARDS
 ***************************************************************************/
/* D31DSMAC_A :: UNICAST_SA_DISCARDS :: count [31:00] */
#define BCHP_D31DSMAC_A_UNICAST_SA_DISCARDS_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_UNICAST_SA_DISCARDS_count_SHIFT            0

/***************************************************************************
 *BROADCAST_SA_DISCARDS - BROADCAST SA DISCARDS
 ***************************************************************************/
/* D31DSMAC_A :: BROADCAST_SA_DISCARDS :: count [31:00] */
#define BCHP_D31DSMAC_A_BROADCAST_SA_DISCARDS_count_MASK           0xffffffff
#define BCHP_D31DSMAC_A_BROADCAST_SA_DISCARDS_count_SHIFT          0

/***************************************************************************
 *MULTICAST_SA_DISCARDS - MULTICAST SA DISCARDS
 ***************************************************************************/
/* D31DSMAC_A :: MULTICAST_SA_DISCARDS :: count [31:00] */
#define BCHP_D31DSMAC_A_MULTICAST_SA_DISCARDS_count_MASK           0xffffffff
#define BCHP_D31DSMAC_A_MULTICAST_SA_DISCARDS_count_SHIFT          0

/***************************************************************************
 *USINTF_OVERFLOW - USINTF OVERFLOW
 ***************************************************************************/
/* D31DSMAC_A :: USINTF_OVERFLOW :: count [31:00] */
#define BCHP_D31DSMAC_A_USINTF_OVERFLOW_count_MASK                 0xffffffff
#define BCHP_D31DSMAC_A_USINTF_OVERFLOW_count_SHIFT                0

/***************************************************************************
 *RESERVED61D0 - RESERVED61D0
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED61D0 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED61D0_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED61D0_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED61D4 - RESERVED61D4
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED61D4 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED61D4_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED61D4_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED61D8 - RESERVED61D8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED61D8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED61D8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED61D8_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED61DC - RESERVED61DC
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED61DC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED61DC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED61DC_reserved0_SHIFT               0

/***************************************************************************
 *DATA_PDU_BYTE_CNT_0 - DATA PDU BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PDU_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_0_count_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_0_count_SHIFT            0

/***************************************************************************
 *DATA_PDU_BYTE_CNT_1 - DATA PDU BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PDU_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_1_count_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_1_count_SHIFT            0

/***************************************************************************
 *DATA_PDU_BYTE_CNT_2 - DATA PDU BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PDU_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_2_count_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_2_count_SHIFT            0

/***************************************************************************
 *DATA_PDU_BYTE_CNT_3 - DATA PDU BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PDU_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_3_count_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_3_count_SHIFT            0

/***************************************************************************
 *DATA_PDU_BYTE_CNT_4 - DATA PDU BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PDU_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_4_count_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_4_count_SHIFT            0

/***************************************************************************
 *DATA_PDU_BYTE_CNT_5 - DATA PDU BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PDU_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_5_count_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_PDU_BYTE_CNT_5_count_SHIFT            0

/***************************************************************************
 *RESERVED6230 - RESERVED6230
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6230 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6230_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6230_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6238 - RESERVED6238
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6238 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6238_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6238_reserved0_SHIFT               0

/***************************************************************************
 *MIB0_CONTROL - MIB Block Control Register (Downstream MIBs)
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_CONTROL :: MIB_CLEAR [07:07] */
#define BCHP_D31DSMAC_A_MIB0_CONTROL_MIB_CLEAR_MASK                0x80
#define BCHP_D31DSMAC_A_MIB0_CONTROL_MIB_CLEAR_SHIFT               7
#define BCHP_D31DSMAC_A_MIB0_CONTROL_MIB_CLEAR_DEFAULT             0x00

/* D31DSMAC_A :: MIB0_CONTROL :: reserved0 [06:01] */
#define BCHP_D31DSMAC_A_MIB0_CONTROL_reserved0_MASK                0x7e
#define BCHP_D31DSMAC_A_MIB0_CONTROL_reserved0_SHIFT               1

/* D31DSMAC_A :: MIB0_CONTROL :: READ_CLEAR_DISABLE [00:00] */
#define BCHP_D31DSMAC_A_MIB0_CONTROL_READ_CLEAR_DISABLE_MASK       0x01
#define BCHP_D31DSMAC_A_MIB0_CONTROL_READ_CLEAR_DISABLE_SHIFT      0
#define BCHP_D31DSMAC_A_MIB0_CONTROL_READ_CLEAR_DISABLE_DEFAULT    0x00

/***************************************************************************
 *MIB0_IRQ_PEND_0 - MIB Block Counter Wrap Interrupt Pending 0
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_0 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_0_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_0_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_1 - MIB Block Counter Wrap Interrupt Pending 1
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_1 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_1_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_1_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_2 - MIB Block Counter Wrap Interrupt Pending 2
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_2 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_2_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_2_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_3 - MIB Block Counter Wrap Interrupt Pending 3
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_3 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_3_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_3_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_4 - MIB Block Counter Wrap Interrupt Pending 4
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_4 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_4_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_4_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_5 - MIB Block Counter Wrap Interrupt Pending 5
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_5 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_5_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_5_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_6 - MIB Block Counter Wrap Interrupt Pending 6
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_6 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_6_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_6_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_7 - MIB Block Counter Wrap Interrupt Pending 7
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_7 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_7_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_7_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_8 - MIB Block Counter Wrap Interrupt Pending 8
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_8 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_8_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_8_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_9 - MIB Block Counter Wrap Interrupt Pending 9
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_9 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_9_pending_MASK               0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_9_pending_SHIFT              0

/***************************************************************************
 *MIB0_IRQ_PEND_10 - MIB Block Counter Wrap Interrupt Pending 10
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_10 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_10_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_10_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_11 - MIB Block Counter Wrap Interrupt Pending 11
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_11 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_11_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_11_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_12 - MIB Block Counter Wrap Interrupt Pending 12
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_12 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_12_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_12_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_13 - MIB Block Counter Wrap Interrupt Pending 13
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_13 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_13_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_13_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_14 - MIB Block Counter Wrap Interrupt Pending 14
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_14 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_14_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_14_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_15 - MIB Block Counter Wrap Interrupt Pending 15
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_15 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_15_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_15_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_16 - MIB Block Counter Wrap Interrupt Pending 16
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_16 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_16_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_16_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_17 - MIB Block Counter Wrap Interrupt Pending 17
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_17 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_17_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_17_pending_SHIFT             0

/***************************************************************************
 *MIB0_IRQ_PEND_18 - MIB Block Counter Wrap Interrupt Pending 18
 ***************************************************************************/
/* D31DSMAC_A :: MIB0_IRQ_PEND_18 :: pending [07:00] */
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_18_pending_MASK              0xff
#define BCHP_D31DSMAC_A_MIB0_IRQ_PEND_18_pending_SHIFT             0

/***************************************************************************
 *DATA_PHS_BYTE_CNT_0 - DATA PHS BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PHS_BYTE_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_0_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_0_count_SHIFT            0

/***************************************************************************
 *DATA_PHS_BYTE_CNT_1 - DATA PHS BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PHS_BYTE_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_1_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_1_count_SHIFT            0

/***************************************************************************
 *DATA_PHS_BYTE_CNT_2 - DATA PHS BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PHS_BYTE_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_2_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_2_count_SHIFT            0

/***************************************************************************
 *DATA_PHS_BYTE_CNT_3 - DATA PHS BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PHS_BYTE_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_3_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_3_count_SHIFT            0

/***************************************************************************
 *DATA_PHS_BYTE_CNT_4 - DATA PHS BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PHS_BYTE_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_4_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_4_count_SHIFT            0

/***************************************************************************
 *DATA_PHS_BYTE_CNT_5 - DATA PHS BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_PHS_BYTE_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_5_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_5_count_SHIFT            0

/***************************************************************************
 *RESERVED6278 - RESERVED6278
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6278 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6278_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6278_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED627C - RESERVED627C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED627C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED627C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED627C_reserved0_SHIFT               0

/***************************************************************************
 *DATA_HDR_BYTE_CNT_0 - DATA HDR BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_HDR_BYTE_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_0_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_0_count_SHIFT            0

/***************************************************************************
 *DATA_HDR_BYTE_CNT_1 - DATA HDR BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_HDR_BYTE_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_1_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_1_count_SHIFT            0

/***************************************************************************
 *DATA_HDR_BYTE_CNT_2 - DATA HDR BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_HDR_BYTE_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_2_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_2_count_SHIFT            0

/***************************************************************************
 *DATA_HDR_BYTE_CNT_3 - DATA HDR BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_HDR_BYTE_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_3_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_3_count_SHIFT            0

/***************************************************************************
 *DATA_HDR_BYTE_CNT_4 - DATA HDR BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_HDR_BYTE_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_4_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_4_count_SHIFT            0

/***************************************************************************
 *DATA_HDR_BYTE_CNT_5 - DATA HDR BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_HDR_BYTE_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_5_count_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_5_count_SHIFT            0

/***************************************************************************
 *RESERVED6298 - RESERVED6298
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6298 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED6298_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED6298_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED629C - RESERVED629C
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED629C :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED629C_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED629C_reserved0_SHIFT               0

/***************************************************************************
 *MSG_HDR_BYTE_CNT_0 - MSG HDR BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_HDR_BYTE_CNT_0 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_0_count_MASK              0xffffffff
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_0_count_SHIFT             0

/***************************************************************************
 *MSG_HDR_BYTE_CNT_1 - MSG HDR BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_HDR_BYTE_CNT_1 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_1_count_MASK              0xffffffff
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_1_count_SHIFT             0

/***************************************************************************
 *MSG_HDR_BYTE_CNT_2 - MSG HDR BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_HDR_BYTE_CNT_2 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_2_count_MASK              0xffffffff
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_2_count_SHIFT             0

/***************************************************************************
 *MSG_HDR_BYTE_CNT_3 - MSG HDR BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_HDR_BYTE_CNT_3 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_3_count_MASK              0xffffffff
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_3_count_SHIFT             0

/***************************************************************************
 *MSG_HDR_BYTE_CNT_4 - MSG HDR BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MSG_HDR_BYTE_CNT_4 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_4_count_MASK              0xffffffff
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_4_count_SHIFT             0

/***************************************************************************
 *MSG_HDR_BYTE_CNT_5 - MSG HDR BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MSG_HDR_BYTE_CNT_5 :: count [31:00] */
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_5_count_MASK              0xffffffff
#define BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_5_count_SHIFT             0

/***************************************************************************
 *RESERVED62B8 - RESERVED62B8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED62B8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED62B8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED62B8_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED62BC - RESERVED62BC
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED62BC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_RESERVED62BC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_RESERVED62BC_reserved0_SHIFT               0

/***************************************************************************
 *MSG_PDU_BYTE_CNT_0 - MSG PDU BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PDU_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_0_count_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_0_count_SHIFT             0

/***************************************************************************
 *MSG_PDU_BYTE_CNT_1 - MSG PDU BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PDU_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_1_count_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_1_count_SHIFT             0

/***************************************************************************
 *MSG_PDU_BYTE_CNT_2 - MSG PDU BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PDU_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_2_count_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_2_count_SHIFT             0

/***************************************************************************
 *MSG_PDU_BYTE_CNT_3 - MSG PDU BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PDU_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_3_count_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_3_count_SHIFT             0

/***************************************************************************
 *MSG_PDU_BYTE_CNT_4 - MSG PDU BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PDU_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_4_count_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_4_count_SHIFT             0

/***************************************************************************
 *MSG_PDU_BYTE_CNT_5 - MSG PDU BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PDU_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_5_count_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_PDU_BYTE_CNT_5_count_SHIFT             0

/***************************************************************************
 *RESERVED62F0 - RESERVED62F0
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED62F0 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED62F0_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED62F0_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED62F8 - RESERVED62F8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED62F8 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED62F8_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED62F8_reserved0_SHIFT               0

/***************************************************************************
 *DATA_UCAST_BYTE_CNT_0 - DATA UCAST BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_UCAST_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_0_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_0_count_SHIFT          0

/***************************************************************************
 *DATA_UCAST_BYTE_CNT_1 - DATA UCAST BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_UCAST_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_1_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_1_count_SHIFT          0

/***************************************************************************
 *DATA_UCAST_BYTE_CNT_2 - DATA UCAST BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_UCAST_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_2_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_2_count_SHIFT          0

/***************************************************************************
 *DATA_UCAST_BYTE_CNT_3 - DATA UCAST BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_UCAST_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_3_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_3_count_SHIFT          0

/***************************************************************************
 *DATA_UCAST_BYTE_CNT_4 - DATA UCAST BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_UCAST_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_4_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_4_count_SHIFT          0

/***************************************************************************
 *DATA_UCAST_BYTE_CNT_5 - DATA UCAST BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_UCAST_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_5_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_UCAST_BYTE_CNT_5_count_SHIFT          0

/***************************************************************************
 *RESERVED6330 - RESERVED6330
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6330 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6330_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6330_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6338 - RESERVED6338
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6338 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6338_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6338_reserved0_SHIFT               0

/***************************************************************************
 *DATA_MCAST_BYTE_CNT_0 - DATA MCAST BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_MCAST_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_0_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_0_count_SHIFT          0

/***************************************************************************
 *DATA_MCAST_BYTE_CNT_1 - DATA MCAST BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_MCAST_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_1_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_1_count_SHIFT          0

/***************************************************************************
 *DATA_MCAST_BYTE_CNT_2 - DATA MCAST BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_MCAST_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_2_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_2_count_SHIFT          0

/***************************************************************************
 *DATA_MCAST_BYTE_CNT_3 - DATA MCAST BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_MCAST_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_3_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_3_count_SHIFT          0

/***************************************************************************
 *DATA_MCAST_BYTE_CNT_4 - DATA MCAST BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_MCAST_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_4_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_4_count_SHIFT          0

/***************************************************************************
 *DATA_MCAST_BYTE_CNT_5 - DATA MCAST BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_MCAST_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_5_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_MCAST_BYTE_CNT_5_count_SHIFT          0

/***************************************************************************
 *RESERVED6370 - RESERVED6370
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6370 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6370_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6370_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6378 - RESERVED6378
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6378 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6378_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6378_reserved0_SHIFT               0

/***************************************************************************
 *MSG_UCAST_BYTE_CNT_0 - MSG UCAST BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_UCAST_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_0_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_0_count_SHIFT           0

/***************************************************************************
 *MSG_UCAST_BYTE_CNT_1 - MSG UCAST BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_UCAST_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_1_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_1_count_SHIFT           0

/***************************************************************************
 *MSG_UCAST_BYTE_CNT_2 - MSG UCAST BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_UCAST_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_2_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_2_count_SHIFT           0

/***************************************************************************
 *MSG_UCAST_BYTE_CNT_3 - MSG UCAST BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_UCAST_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_3_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_3_count_SHIFT           0

/***************************************************************************
 *MSG_UCAST_BYTE_CNT_4 - MSG UCAST BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MSG_UCAST_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_4_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_4_count_SHIFT           0

/***************************************************************************
 *MSG_UCAST_BYTE_CNT_5 - MSG UCAST BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MSG_UCAST_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_5_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_UCAST_BYTE_CNT_5_count_SHIFT           0

/***************************************************************************
 *RESERVED63B0 - RESERVED63B0
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED63B0 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED63B0_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED63B0_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED63B8 - RESERVED63B8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED63B8 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED63B8_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED63B8_reserved0_SHIFT               0

/***************************************************************************
 *MSG_MCAST_BYTE_CNT_0 - MSG MCAST BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_MCAST_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_0_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_0_count_SHIFT           0

/***************************************************************************
 *MSG_MCAST_BYTE_CNT_1 - MSG MCAST BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_MCAST_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_1_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_1_count_SHIFT           0

/***************************************************************************
 *MSG_MCAST_BYTE_CNT_2 - MSG MCAST BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_MCAST_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_2_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_2_count_SHIFT           0

/***************************************************************************
 *MSG_MCAST_BYTE_CNT_3 - MSG MCAST BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_MCAST_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_3_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_3_count_SHIFT           0

/***************************************************************************
 *MSG_MCAST_BYTE_CNT_4 - MSG MCAST BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MSG_MCAST_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_4_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_4_count_SHIFT           0

/***************************************************************************
 *MSG_MCAST_BYTE_CNT_5 - MSG MCAST BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MSG_MCAST_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_5_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_MCAST_BYTE_CNT_5_count_SHIFT           0

/***************************************************************************
 *RESERVED63F0 - RESERVED63F0
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED63F0 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED63F0_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED63F0_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED63F8 - RESERVED63F8
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED63F8 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED63F8_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED63F8_reserved0_SHIFT               0

/***************************************************************************
 *DATA_BCAST_BYTE_CNT_0 - DATA BCAST BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: DATA_BCAST_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_0_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_0_count_SHIFT          0

/***************************************************************************
 *DATA_BCAST_BYTE_CNT_1 - DATA BCAST BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: DATA_BCAST_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_1_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_1_count_SHIFT          0

/***************************************************************************
 *DATA_BCAST_BYTE_CNT_2 - DATA BCAST BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: DATA_BCAST_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_2_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_2_count_SHIFT          0

/***************************************************************************
 *DATA_BCAST_BYTE_CNT_3 - DATA BCAST BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: DATA_BCAST_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_3_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_3_count_SHIFT          0

/***************************************************************************
 *DATA_BCAST_BYTE_CNT_4 - DATA BCAST BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: DATA_BCAST_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_4_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_4_count_SHIFT          0

/***************************************************************************
 *DATA_BCAST_BYTE_CNT_5 - DATA BCAST BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: DATA_BCAST_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_5_count_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DATA_BCAST_BYTE_CNT_5_count_SHIFT          0

/***************************************************************************
 *RESERVED6430 - RESERVED6430
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6430 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6430_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6430_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6438 - RESERVED6438
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6438 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6438_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6438_reserved0_SHIFT               0

/***************************************************************************
 *MSG_BCAST_BYTE_CNT_0 - MSG BCAST BYTE CNT 0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_BCAST_BYTE_CNT_0 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_0_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_0_count_SHIFT           0

/***************************************************************************
 *MSG_BCAST_BYTE_CNT_1 - MSG BCAST BYTE CNT 1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_BCAST_BYTE_CNT_1 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_1_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_1_count_SHIFT           0

/***************************************************************************
 *MSG_BCAST_BYTE_CNT_2 - MSG BCAST BYTE CNT 2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_BCAST_BYTE_CNT_2 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_2_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_2_count_SHIFT           0

/***************************************************************************
 *MSG_BCAST_BYTE_CNT_3 - MSG BCAST BYTE CNT 3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_BCAST_BYTE_CNT_3 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_3_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_3_count_SHIFT           0

/***************************************************************************
 *MSG_BCAST_BYTE_CNT_4 - MSG BCAST BYTE CNT 4
 ***************************************************************************/
/* D31DSMAC_A :: MSG_BCAST_BYTE_CNT_4 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_4_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_4_count_SHIFT           0

/***************************************************************************
 *MSG_BCAST_BYTE_CNT_5 - MSG BCAST BYTE CNT 5
 ***************************************************************************/
/* D31DSMAC_A :: MSG_BCAST_BYTE_CNT_5 :: count [63:00] */
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_5_count_MASK            BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_MSG_BCAST_BYTE_CNT_5_count_SHIFT           0

/***************************************************************************
 *RESERVED6470 - RESERVED6470
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6470 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6470_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6470_reserved0_SHIFT               0

/***************************************************************************
 *RESERVED6478 - RESERVED6478
 ***************************************************************************/
/* D31DSMAC_A :: RESERVED6478 :: reserved0 [63:00] */
#define BCHP_D31DSMAC_A_RESERVED6478_reserved0_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_RESERVED6478_reserved0_SHIFT               0

/***************************************************************************
 *DSID_Table_0 - DSID Table 0
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_0 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_0_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_0_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_0 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_0_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_0_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_0_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_1 - DSID Table 1
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_1 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_1_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_1_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_1 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_1_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_1_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_1_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_2 - DSID Table 2
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_2 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_2_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_2_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_2 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_2_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_2_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_2_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_3 - DSID Table 3
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_3 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_3_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_3_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_3 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_3_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_3_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_3_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_4 - DSID Table 4
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_4 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_4_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_4_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_4 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_4_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_4_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_4_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_5 - DSID Table 5
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_5 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_5_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_5_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_5 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_5_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_5_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_5_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_6 - DSID Table 6
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_6 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_6_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_6_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_6 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_6_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_6_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_6_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_7 - DSID Table 7
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_7 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_7_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_7_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_7 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_7_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_7_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_7_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_8 - DSID Table 8
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_8 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_8_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_8_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_8 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_8_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_8_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_8_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_9 - DSID Table 9
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_9 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_9_reserved0_MASK                0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_9_reserved0_SHIFT               20

/* D31DSMAC_A :: DSID_Table_9 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_9_DSID_MASK                     0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_9_DSID_SHIFT                    0
#define BCHP_D31DSMAC_A_DSID_Table_9_DSID_DEFAULT                  0x00000000

/***************************************************************************
 *DSID_Table_10 - DSID Table 10
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_10 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_10_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_10_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_10 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_10_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_10_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_10_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_11 - DSID Table 11
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_11 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_11_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_11_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_11 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_11_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_11_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_11_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_12 - DSID Table 12
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_12 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_12_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_12_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_12 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_12_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_12_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_12_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_13 - DSID Table 13
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_13 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_13_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_13_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_13 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_13_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_13_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_13_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_14 - DSID Table 14
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_14 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_14_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_14_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_14 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_14_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_14_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_14_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_15 - DSID Table 15
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_15 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_15_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_15_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_15 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_15_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_15_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_15_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_16 - DSID Table 16
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_16 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_16_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_16_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_16 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_16_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_16_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_16_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_17 - DSID Table 17
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_17 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_17_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_17_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_17 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_17_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_17_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_17_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_18 - DSID Table 18
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_18 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_18_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_18_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_18 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_18_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_18_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_18_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_19 - DSID Table 19
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_19 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_19_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_19_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_19 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_19_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_19_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_19_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_20 - DSID Table 20
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_20 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_20_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_20_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_20 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_20_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_20_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_20_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_21 - DSID Table 21
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_21 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_21_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_21_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_21 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_21_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_21_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_21_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_22 - DSID Table 22
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_22 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_22_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_22_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_22 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_22_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_22_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_22_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_23 - DSID Table 23
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_23 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_23_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_23_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_23 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_23_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_23_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_23_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_24 - DSID Table 24
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_24 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_24_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_24_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_24 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_24_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_24_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_24_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_25 - DSID Table 25
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_25 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_25_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_25_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_25 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_25_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_25_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_25_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_26 - DSID Table 26
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_26 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_26_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_26_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_26 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_26_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_26_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_26_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_27 - DSID Table 27
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_27 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_27_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_27_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_27 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_27_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_27_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_27_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_28 - DSID Table 28
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_28 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_28_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_28_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_28 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_28_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_28_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_28_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_29 - DSID Table 29
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_29 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_29_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_29_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_29 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_29_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_29_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_29_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_30 - DSID Table 30
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_30 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_30_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_30_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_30 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_30_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_30_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_30_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_31 - DSID Table 31
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_31 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_31_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_31_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_31 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_31_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_31_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_31_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_32 - DSID Table 32
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_32 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_32_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_32_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_32 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_32_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_32_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_32_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_33 - DSID Table 33
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_33 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_33_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_33_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_33 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_33_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_33_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_33_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_34 - DSID Table 34
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_34 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_34_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_34_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_34 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_34_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_34_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_34_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_35 - DSID Table 35
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_35 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_35_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_35_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_35 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_35_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_35_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_35_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_36 - DSID Table 36
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_36 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_36_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_36_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_36 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_36_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_36_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_36_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_37 - DSID Table 37
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_37 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_37_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_37_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_37 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_37_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_37_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_37_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_38 - DSID Table 38
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_38 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_38_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_38_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_38 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_38_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_38_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_38_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_39 - DSID Table 39
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_39 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_39_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_39_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_39 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_39_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_39_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_39_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_40 - DSID Table 40
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_40 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_40_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_40_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_40 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_40_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_40_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_40_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_41 - DSID Table 41
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_41 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_41_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_41_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_41 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_41_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_41_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_41_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_42 - DSID Table 42
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_42 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_42_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_42_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_42 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_42_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_42_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_42_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_43 - DSID Table 43
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_43 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_43_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_43_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_43 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_43_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_43_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_43_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_44 - DSID Table 44
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_44 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_44_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_44_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_44 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_44_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_44_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_44_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_45 - DSID Table 45
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_45 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_45_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_45_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_45 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_45_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_45_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_45_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_46 - DSID Table 46
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_46 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_46_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_46_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_46 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_46_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_46_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_46_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_47 - DSID Table 47
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_47 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_47_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_47_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_47 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_47_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_47_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_47_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_48 - DSID Table 48
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_48 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_48_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_48_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_48 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_48_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_48_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_48_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_49 - DSID Table 49
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_49 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_49_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_49_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_49 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_49_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_49_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_49_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_50 - DSID Table 50
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_50 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_50_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_50_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_50 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_50_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_50_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_50_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_51 - DSID Table 51
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_51 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_51_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_51_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_51 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_51_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_51_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_51_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_52 - DSID Table 52
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_52 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_52_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_52_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_52 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_52_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_52_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_52_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_53 - DSID Table 53
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_53 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_53_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_53_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_53 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_53_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_53_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_53_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_54 - DSID Table 54
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_54 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_54_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_54_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_54 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_54_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_54_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_54_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_55 - DSID Table 55
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_55 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_55_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_55_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_55 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_55_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_55_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_55_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_56 - DSID Table 56
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_56 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_56_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_56_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_56 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_56_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_56_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_56_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_57 - DSID Table 57
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_57 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_57_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_57_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_57 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_57_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_57_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_57_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_58 - DSID Table 58
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_58 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_58_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_58_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_58 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_58_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_58_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_58_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_59 - DSID Table 59
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_59 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_59_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_59_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_59 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_59_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_59_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_59_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_60 - DSID Table 60
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_60 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_60_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_60_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_60 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_60_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_60_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_60_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_61 - DSID Table 61
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_61 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_61_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_61_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_61 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_61_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_61_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_61_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_62 - DSID Table 62
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_62 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_62_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_62_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_62 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_62_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_62_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_62_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *DSID_Table_63 - DSID Table 63
 ***************************************************************************/
/* D31DSMAC_A :: DSID_Table_63 :: reserved0 [31:20] */
#define BCHP_D31DSMAC_A_DSID_Table_63_reserved0_MASK               0xfff00000
#define BCHP_D31DSMAC_A_DSID_Table_63_reserved0_SHIFT              20

/* D31DSMAC_A :: DSID_Table_63 :: DSID [19:00] */
#define BCHP_D31DSMAC_A_DSID_Table_63_DSID_MASK                    0x000fffff
#define BCHP_D31DSMAC_A_DSID_Table_63_DSID_SHIFT                   0
#define BCHP_D31DSMAC_A_DSID_Table_63_DSID_DEFAULT                 0x00000000

/***************************************************************************
 *MSG_DA0 - MESSAGE DA0
 ***************************************************************************/
/* D31DSMAC_A :: MSG_DA0 :: MSG_DA [63:16] */
#define BCHP_D31DSMAC_A_MSG_DA0_MSG_DA_MASK                        BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_D31DSMAC_A_MSG_DA0_MSG_DA_SHIFT                       16
#define BCHP_D31DSMAC_A_MSG_DA0_MSG_DA_DEFAULT                     0

/* D31DSMAC_A :: MSG_DA0 :: reserved0 [15:00] */
#define BCHP_D31DSMAC_A_MSG_DA0_reserved0_MASK                     BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_D31DSMAC_A_MSG_DA0_reserved0_SHIFT                    0

/***************************************************************************
 *MSG_DA1 - MESSAGE DA1
 ***************************************************************************/
/* D31DSMAC_A :: MSG_DA1 :: MSG_DA [63:16] */
#define BCHP_D31DSMAC_A_MSG_DA1_MSG_DA_MASK                        BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_D31DSMAC_A_MSG_DA1_MSG_DA_SHIFT                       16
#define BCHP_D31DSMAC_A_MSG_DA1_MSG_DA_DEFAULT                     0

/* D31DSMAC_A :: MSG_DA1 :: reserved0 [15:00] */
#define BCHP_D31DSMAC_A_MSG_DA1_reserved0_MASK                     BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_D31DSMAC_A_MSG_DA1_reserved0_SHIFT                    0

/***************************************************************************
 *MSG_DA2 - MESSAGE DA2
 ***************************************************************************/
/* D31DSMAC_A :: MSG_DA2 :: MSG_DA [63:16] */
#define BCHP_D31DSMAC_A_MSG_DA2_MSG_DA_MASK                        BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_D31DSMAC_A_MSG_DA2_MSG_DA_SHIFT                       16
#define BCHP_D31DSMAC_A_MSG_DA2_MSG_DA_DEFAULT                     0

/* D31DSMAC_A :: MSG_DA2 :: reserved0 [15:00] */
#define BCHP_D31DSMAC_A_MSG_DA2_reserved0_MASK                     BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_D31DSMAC_A_MSG_DA2_reserved0_SHIFT                    0

/***************************************************************************
 *MSG_DA3 - MESSAGE DA3
 ***************************************************************************/
/* D31DSMAC_A :: MSG_DA3 :: MSG_DA [63:16] */
#define BCHP_D31DSMAC_A_MSG_DA3_MSG_DA_MASK                        BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_D31DSMAC_A_MSG_DA3_MSG_DA_SHIFT                       16
#define BCHP_D31DSMAC_A_MSG_DA3_MSG_DA_DEFAULT                     0

/* D31DSMAC_A :: MSG_DA3 :: reserved0 [15:00] */
#define BCHP_D31DSMAC_A_MSG_DA3_reserved0_MASK                     BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_D31DSMAC_A_MSG_DA3_reserved0_SHIFT                    0

/***************************************************************************
 *MSG_SA - MESSAGE SA
 ***************************************************************************/
/* D31DSMAC_A :: MSG_SA :: MSG_SA [63:16] */
#define BCHP_D31DSMAC_A_MSG_SA_MSG_SA_MASK                         BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_D31DSMAC_A_MSG_SA_MSG_SA_SHIFT                        16
#define BCHP_D31DSMAC_A_MSG_SA_MSG_SA_DEFAULT                      0

/* D31DSMAC_A :: MSG_SA :: reserved0 [15:00] */
#define BCHP_D31DSMAC_A_MSG_SA_reserved0_MASK                      BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_D31DSMAC_A_MSG_SA_reserved0_SHIFT                     0

/***************************************************************************
 *MAC_MSG_DA_MULTICAST - MAC MSG DA MULTICAST
 ***************************************************************************/
/* D31DSMAC_A :: MAC_MSG_DA_MULTICAST :: MSGDAMCST [31:07] */
#define BCHP_D31DSMAC_A_MAC_MSG_DA_MULTICAST_MSGDAMCST_MASK        0xffffff80
#define BCHP_D31DSMAC_A_MAC_MSG_DA_MULTICAST_MSGDAMCST_SHIFT       7
#define BCHP_D31DSMAC_A_MAC_MSG_DA_MULTICAST_MSGDAMCST_DEFAULT     0x00000000

/* D31DSMAC_A :: MAC_MSG_DA_MULTICAST :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAC_MSG_DA_MULTICAST_reserved0_MASK        0x0000007f
#define BCHP_D31DSMAC_A_MAC_MSG_DA_MULTICAST_reserved0_SHIFT       0

/***************************************************************************
 *DS_CHANNEL_SEL - DS CHANNEL SEL
 ***************************************************************************/
/* D31DSMAC_A :: DS_CHANNEL_SEL :: reserved0 [07:02] */
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_reserved0_MASK              0xfc
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_reserved0_SHIFT             2

/* D31DSMAC_A :: DS_CHANNEL_SEL :: EXT_DTP_SEL [01:01] */
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_EXT_DTP_SEL_MASK            0x02
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_EXT_DTP_SEL_SHIFT           1
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_EXT_DTP_SEL_DEFAULT         0x00

/* D31DSMAC_A :: DS_CHANNEL_SEL :: reserved1 [00:00] */
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_reserved1_MASK              0x01
#define BCHP_D31DSMAC_A_DS_CHANNEL_SEL_reserved1_SHIFT             0

/***************************************************************************
 *DS_START_CHANNEL_SEL - DS START CHANNEL SEL
 ***************************************************************************/
/* D31DSMAC_A :: DS_START_CHANNEL_SEL :: reserved0 [07:06] */
#define BCHP_D31DSMAC_A_DS_START_CHANNEL_SEL_reserved0_MASK        0xc0
#define BCHP_D31DSMAC_A_DS_START_CHANNEL_SEL_reserved0_SHIFT       6

/* D31DSMAC_A :: DS_START_CHANNEL_SEL :: DS_START_CHAN_SEL [05:00] */
#define BCHP_D31DSMAC_A_DS_START_CHANNEL_SEL_DS_START_CHAN_SEL_MASK 0x3f
#define BCHP_D31DSMAC_A_DS_START_CHANNEL_SEL_DS_START_CHAN_SEL_SHIFT 0
#define BCHP_D31DSMAC_A_DS_START_CHANNEL_SEL_DS_START_CHAN_SEL_DEFAULT 0x00

/***************************************************************************
 *MSG_PROTO_VER - MSG PROTO VER
 ***************************************************************************/
/* D31DSMAC_A :: MSG_PROTO_VER :: MSG_PROTO_VER_HI [15:08] */
#define BCHP_D31DSMAC_A_MSG_PROTO_VER_MSG_PROTO_VER_HI_MASK        0xff00
#define BCHP_D31DSMAC_A_MSG_PROTO_VER_MSG_PROTO_VER_HI_SHIFT       8

/* D31DSMAC_A :: MSG_PROTO_VER :: MSG_PROTO_VER_LO [07:00] */
#define BCHP_D31DSMAC_A_MSG_PROTO_VER_MSG_PROTO_VER_LO_MASK        0x00ff
#define BCHP_D31DSMAC_A_MSG_PROTO_VER_MSG_PROTO_VER_LO_SHIFT       0
#define BCHP_D31DSMAC_A_MSG_PROTO_VER_MSG_PROTO_VER_LO_DEFAULT     0x0000

/***************************************************************************
 *SNAP0_SOURCE_SELECT - US CHANNEL 0 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP0_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP0_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP0_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP0_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP0_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP0_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP1_SOURCE_SELECT - US CHANNEL 1 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP1_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP1_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP1_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP1_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP1_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP1_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP2_SOURCE_SELECT - US CHANNEL 2 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP2_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP2_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP2_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP2_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP2_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP2_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP3_SOURCE_SELECT - US CHANNEL 3 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP3_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP3_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP3_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP3_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP3_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP3_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP4_SOURCE_SELECT - US CHANNEL 4 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP4_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP4_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP4_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP4_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP4_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP4_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP5_SOURCE_SELECT - US CHANNEL 5 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP5_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP5_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP5_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP5_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP5_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP5_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP6_SOURCE_SELECT - US CHANNEL 6 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP6_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP6_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP6_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP6_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP6_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP6_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP7_SOURCE_SELECT - US CHANNEL 7 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP7_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP7_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP7_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP7_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP7_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP7_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP8_SOURCE_SELECT - US CHANNEL 8 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP8_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP8_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP8_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP8_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP8_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP8_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP9_SOURCE_SELECT - US CHANNEL 9 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP9_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP9_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_SNAP9_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: SNAP9_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP9_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_SNAP9_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *SNAP10_SOURCE_SELECT - US CHANNEL 10 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP10_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP10_SOURCE_SELECT_enable_MASK           0x80
#define BCHP_D31DSMAC_A_SNAP10_SOURCE_SELECT_enable_SHIFT          7

/* D31DSMAC_A :: SNAP10_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP10_SOURCE_SELECT_reserved0_MASK        0x7f
#define BCHP_D31DSMAC_A_SNAP10_SOURCE_SELECT_reserved0_SHIFT       0

/***************************************************************************
 *SNAP11_SOURCE_SELECT - US CHANNEL 11 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: SNAP11_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_SNAP11_SOURCE_SELECT_enable_MASK           0x80
#define BCHP_D31DSMAC_A_SNAP11_SOURCE_SELECT_enable_SHIFT          7

/* D31DSMAC_A :: SNAP11_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_SNAP11_SOURCE_SELECT_reserved0_MASK        0x7f
#define BCHP_D31DSMAC_A_SNAP11_SOURCE_SELECT_reserved0_SHIFT       0

/***************************************************************************
 *MAP0_SOURCE_SELECT - US CHANNEL 0 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP0_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP0_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP0_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP0_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP0_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP0_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP1_SOURCE_SELECT - US CHANNEL 1 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP1_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP1_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP1_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP1_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP1_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP1_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP2_SOURCE_SELECT - US CHANNEL 2 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP2_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP2_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP2_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP2_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP2_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP2_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP3_SOURCE_SELECT - US CHANNEL 3 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP3_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP3_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP3_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP3_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP3_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP3_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP4_SOURCE_SELECT - US CHANNEL 4 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP4_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP4_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP4_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP4_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP4_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP4_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP5_SOURCE_SELECT - US CHANNEL 5 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP5_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP5_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP5_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP5_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP5_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP5_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP6_SOURCE_SELECT - US CHANNEL 6 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP6_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP6_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP6_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP6_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP6_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP6_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP7_SOURCE_SELECT - US CHANNEL 7 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP7_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP7_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP7_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP7_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP7_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP7_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP8_SOURCE_SELECT - US CHANNEL 8 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP8_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP8_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP8_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP8_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP8_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP8_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP9_SOURCE_SELECT - US CHANNEL 9 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP9_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP9_SOURCE_SELECT_enable_MASK             0x80
#define BCHP_D31DSMAC_A_MAP9_SOURCE_SELECT_enable_SHIFT            7

/* D31DSMAC_A :: MAP9_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP9_SOURCE_SELECT_reserved0_MASK          0x7f
#define BCHP_D31DSMAC_A_MAP9_SOURCE_SELECT_reserved0_SHIFT         0

/***************************************************************************
 *MAP10_SOURCE_SELECT - US CHANNEL 10 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP10_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP10_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_MAP10_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: MAP10_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP10_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_MAP10_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *MAP11_SOURCE_SELECT - US CHANNEL 11 MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: MAP11_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_MAP11_SOURCE_SELECT_enable_MASK            0x80
#define BCHP_D31DSMAC_A_MAP11_SOURCE_SELECT_enable_SHIFT           7

/* D31DSMAC_A :: MAP11_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_MAP11_SOURCE_SELECT_reserved0_MASK         0x7f
#define BCHP_D31DSMAC_A_MAP11_SOURCE_SELECT_reserved0_SHIFT        0

/***************************************************************************
 *TS_SOURCE_SELECT - TIMESTAMP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: TS_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_TS_SOURCE_SELECT_enable_MASK               0x80
#define BCHP_D31DSMAC_A_TS_SOURCE_SELECT_enable_SHIFT              7

/* D31DSMAC_A :: TS_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_TS_SOURCE_SELECT_reserved0_MASK            0x7f
#define BCHP_D31DSMAC_A_TS_SOURCE_SELECT_reserved0_SHIFT           0

/***************************************************************************
 *BACKUP_TS_SOURCE_SELECT - TIMESTAMP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: BACKUP_TS_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_BACKUP_TS_SOURCE_SELECT_enable_MASK        0x80
#define BCHP_D31DSMAC_A_BACKUP_TS_SOURCE_SELECT_enable_SHIFT       7

/* D31DSMAC_A :: BACKUP_TS_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_BACKUP_TS_SOURCE_SELECT_reserved0_MASK     0x7f
#define BCHP_D31DSMAC_A_BACKUP_TS_SOURCE_SELECT_reserved0_SHIFT    0

/***************************************************************************
 *LEG_MAP_SOURCE_SELECT - LEGACY MAP SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: LEG_MAP_SOURCE_SELECT :: enable [07:07] */
#define BCHP_D31DSMAC_A_LEG_MAP_SOURCE_SELECT_enable_MASK          0x80
#define BCHP_D31DSMAC_A_LEG_MAP_SOURCE_SELECT_enable_SHIFT         7

/* D31DSMAC_A :: LEG_MAP_SOURCE_SELECT :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_LEG_MAP_SOURCE_SELECT_reserved0_MASK       0x7f
#define BCHP_D31DSMAC_A_LEG_MAP_SOURCE_SELECT_reserved0_SHIFT      0

/***************************************************************************
 *UBUS_BURSTSIZE - UBUS BURSTSIZE
 ***************************************************************************/
/* D31DSMAC_A :: UBUS_BURSTSIZE :: dup_chk_msg_crc [07:07] */
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_dup_chk_msg_crc_MASK        0x80
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_dup_chk_msg_crc_SHIFT       7

/* D31DSMAC_A :: UBUS_BURSTSIZE :: reserved0 [06:02] */
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_reserved0_MASK              0x7c
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_reserved0_SHIFT             2

/* D31DSMAC_A :: UBUS_BURSTSIZE :: UBUS_BURSTSIZ [01:00] */
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_MASK          0x03
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_SHIFT         0
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_DEFAULT       0x00
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_UBUS_burst0   0
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_UBUS_burst1   1
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_UBUS_burst2   2
#define BCHP_D31DSMAC_A_UBUS_BURSTSIZE_UBUS_BURSTSIZ_UBUS_burst3   3

/***************************************************************************
 *UCID0_ASSOC_SELECT - US CHANNEL 0 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID0_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID0_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID0_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID0_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID0_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID0_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID0_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID1_ASSOC_SELECT - US CHANNEL 1 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID1_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID1_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID1_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID1_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID1_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID1_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID1_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID2_ASSOC_SELECT - US CHANNEL 2 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID2_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID2_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID2_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID2_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID2_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID2_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID2_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID3_ASSOC_SELECT - US CHANNEL 3 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID3_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID3_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID3_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID3_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID3_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID3_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID3_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID4_ASSOC_SELECT - US CHANNEL 4 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID4_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID4_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID4_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID4_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID4_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID4_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID4_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID5_ASSOC_SELECT - US CHANNEL 5 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID5_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID5_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID5_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID5_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID5_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID5_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID5_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID6_ASSOC_SELECT - US CHANNEL 6 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID6_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID6_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID6_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID6_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID6_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID6_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID6_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID7_ASSOC_SELECT - US CHANNEL 7 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID7_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID7_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID7_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID7_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID7_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID7_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID7_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID8_ASSOC_SELECT - US CHANNEL 8 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID8_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID8_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID8_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID8_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID8_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID8_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID8_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID9_ASSOC_SELECT - US CHANNEL 9 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID9_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID9_ASSOC_SELECT_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_UCID9_ASSOC_SELECT_reserved0_SHIFT         4

/* D31DSMAC_A :: UCID9_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID9_ASSOC_SELECT_enable_MASK             0x0f
#define BCHP_D31DSMAC_A_UCID9_ASSOC_SELECT_enable_SHIFT            0
#define BCHP_D31DSMAC_A_UCID9_ASSOC_SELECT_enable_DEFAULT          0x00

/***************************************************************************
 *UCID10_ASSOC_SELECT - US CHANNEL 10 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID10_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID10_ASSOC_SELECT_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_UCID10_ASSOC_SELECT_reserved0_SHIFT        4

/* D31DSMAC_A :: UCID10_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID10_ASSOC_SELECT_enable_MASK            0x0f
#define BCHP_D31DSMAC_A_UCID10_ASSOC_SELECT_enable_SHIFT           0
#define BCHP_D31DSMAC_A_UCID10_ASSOC_SELECT_enable_DEFAULT         0x00

/***************************************************************************
 *UCID11_ASSOC_SELECT - US CHANNEL 11 SNAPSHOT SOURCE CHANNEL SELECT
 ***************************************************************************/
/* D31DSMAC_A :: UCID11_ASSOC_SELECT :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_UCID11_ASSOC_SELECT_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_UCID11_ASSOC_SELECT_reserved0_SHIFT        4

/* D31DSMAC_A :: UCID11_ASSOC_SELECT :: enable [03:00] */
#define BCHP_D31DSMAC_A_UCID11_ASSOC_SELECT_enable_MASK            0x0f
#define BCHP_D31DSMAC_A_UCID11_ASSOC_SELECT_enable_SHIFT           0
#define BCHP_D31DSMAC_A_UCID11_ASSOC_SELECT_enable_DEFAULT         0x00

/***************************************************************************
 *US_CHANID_0 - US CHANNEL ID 0 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_0 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_0_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_0_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_0_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_1 - US CHANNEL ID 1 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_1 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_1_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_1_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_1_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_2 - US CHANNEL ID 2 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_2 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_2_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_2_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_2_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_3 - US CHANNEL ID 3 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_3 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_3_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_3_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_3_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_4 - US CHANNEL ID 4 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_4 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_4_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_4_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_4_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_5 - US CHANNEL ID 5 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_5 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_5_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_5_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_5_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_6 - US CHANNEL ID 6 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_6 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_6_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_6_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_6_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_7 - US CHANNEL ID 7 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_7 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_7_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_7_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_7_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_8 - US CHANNEL ID 8 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_8 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_8_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_8_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_8_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_9 - US CHANNEL ID 9 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_9 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_9_USCID_MASK                     0xff
#define BCHP_D31DSMAC_A_US_CHANID_9_USCID_SHIFT                    0
#define BCHP_D31DSMAC_A_US_CHANID_9_USCID_DEFAULT                  0x00

/***************************************************************************
 *US_CHANID_10 - US CHANNEL ID 10 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_10 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_10_USCID_MASK                    0xff
#define BCHP_D31DSMAC_A_US_CHANID_10_USCID_SHIFT                   0
#define BCHP_D31DSMAC_A_US_CHANID_10_USCID_DEFAULT                 0x00

/***************************************************************************
 *US_CHANID_11 - US CHANNEL ID 11 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: US_CHANID_11 :: USCID [07:00] */
#define BCHP_D31DSMAC_A_US_CHANID_11_USCID_MASK                    0xff
#define BCHP_D31DSMAC_A_US_CHANID_11_USCID_SHIFT                   0
#define BCHP_D31DSMAC_A_US_CHANID_11_USCID_DEFAULT                 0x00

/***************************************************************************
 *UCD_TYPE_0 - UCD TYPE 0 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_0 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_0_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_0_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_0_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_1 - UCD TYPE 1 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_1 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_1_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_1_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_1_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_2 - UCD TYPE 2 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_2 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_2_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_2_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_2_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_3 - UCD TYPE 3 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_3 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_3_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_3_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_3_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_4 - UCD TYPE 4 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_4 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_4_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_4_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_4_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_5 - UCD TYPE 5 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_5 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_5_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_5_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_5_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_6 - UCD TYPE 6 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_6 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_6_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_6_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_6_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_7 - UCD TYPE 7 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_7 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_7_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_7_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_7_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_8 - UCD TYPE 8 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_8 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_8_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_8_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_8_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_9 - UCD TYPE 9 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_9 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_9_UCD_TYPE_MASK                   0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_9_UCD_TYPE_SHIFT                  0
#define BCHP_D31DSMAC_A_UCD_TYPE_9_UCD_TYPE_DEFAULT                0x00

/***************************************************************************
 *UCD_TYPE_10 - UCD TYPE 10 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_10 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_10_UCD_TYPE_MASK                  0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_10_UCD_TYPE_SHIFT                 0
#define BCHP_D31DSMAC_A_UCD_TYPE_10_UCD_TYPE_DEFAULT               0x00

/***************************************************************************
 *UCD_TYPE_11 - UCD TYPE 11 REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: UCD_TYPE_11 :: UCD_TYPE [07:00] */
#define BCHP_D31DSMAC_A_UCD_TYPE_11_UCD_TYPE_MASK                  0xff
#define BCHP_D31DSMAC_A_UCD_TYPE_11_UCD_TYPE_SHIFT                 0
#define BCHP_D31DSMAC_A_UCD_TYPE_11_UCD_TYPE_DEFAULT               0x00

/***************************************************************************
 *DS_SAID0 - DS_SAID0
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID0 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID0_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID0_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID0 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID0_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID0_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID0 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID0_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID0_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID0_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID1 - DS_SAID1
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID1 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID1_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID1_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID1 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID1_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID1_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID1 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID1_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID1_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID1_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID2 - DS_SAID2
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID2 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID2_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID2_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID2 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID2_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID2_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID2 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID2_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID2_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID2_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID3 - DS_SAID3
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID3 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID3_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID3_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID3 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID3_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID3_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID3 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID3_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID3_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID3_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID4 - DS_SAID4
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID4 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID4_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID4_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID4 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID4_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID4_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID4 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID4_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID4_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID4_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID5 - DS_SAID5
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID5 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID5_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID5_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID5 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID5_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID5_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID5 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID5_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID5_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID5_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID6 - DS_SAID6
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID6 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID6_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID6_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID6 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID6_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID6_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID6 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID6_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID6_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID6_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID7 - DS_SAID7
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID7 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID7_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID7_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID7 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID7_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID7_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID7 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID7_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID7_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID7_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID8 - DS_SAID8
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID8 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID8_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID8_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID8 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID8_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID8_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID8 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID8_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID8_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID8_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID9 - DS_SAID9
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID9 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID9_AES_DES_MASK                      0x8000
#define BCHP_D31DSMAC_A_DS_SAID9_AES_DES_SHIFT                     15

/* D31DSMAC_A :: DS_SAID9 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID9_reserved0_MASK                    0x4000
#define BCHP_D31DSMAC_A_DS_SAID9_reserved0_SHIFT                   14

/* D31DSMAC_A :: DS_SAID9 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID9_SID_MASK                          0x3fff
#define BCHP_D31DSMAC_A_DS_SAID9_SID_SHIFT                         0
#define BCHP_D31DSMAC_A_DS_SAID9_SID_DEFAULT                       0x0000

/***************************************************************************
 *DS_SAID10 - DS_SAID10
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID10 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID10_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID10_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID10 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID10_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID10_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID10 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID10_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID10_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID10_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID11 - DS_SAID11
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID11 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID11_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID11_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID11 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID11_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID11_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID11 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID11_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID11_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID11_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID12 - DS_SAID12
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID12 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID12_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID12_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID12 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID12_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID12_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID12 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID12_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID12_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID12_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID13 - DS_SAID13
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID13 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID13_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID13_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID13 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID13_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID13_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID13 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID13_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID13_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID13_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID14 - DS_SAID14
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID14 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID14_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID14_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID14 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID14_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID14_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID14 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID14_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID14_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID14_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID15 - DS_SAID15
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID15 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID15_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID15_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID15 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID15_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID15_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID15 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID15_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID15_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID15_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID16 - DS_SAID16
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID16 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID16_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID16_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID16 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID16_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID16_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID16 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID16_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID16_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID16_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID17 - DS_SAID17
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID17 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID17_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID17_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID17 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID17_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID17_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID17 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID17_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID17_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID17_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID18 - DS_SAID18
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID18 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID18_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID18_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID18 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID18_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID18_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID18 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID18_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID18_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID18_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID19 - DS_SAID19
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID19 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID19_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID19_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID19 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID19_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID19_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID19 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID19_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID19_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID19_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID20 - DS_SAID20
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID20 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID20_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID20_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID20 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID20_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID20_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID20 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID20_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID20_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID20_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID21 - DS_SAID21
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID21 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID21_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID21_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID21 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID21_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID21_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID21 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID21_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID21_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID21_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID22 - DS_SAID22
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID22 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID22_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID22_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID22 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID22_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID22_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID22 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID22_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID22_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID22_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID23 - DS_SAID23
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID23 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID23_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID23_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID23 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID23_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID23_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID23 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID23_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID23_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID23_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID24 - DS_SAID24
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID24 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID24_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID24_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID24 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID24_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID24_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID24 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID24_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID24_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID24_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID25 - DS_SAID25
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID25 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID25_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID25_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID25 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID25_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID25_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID25 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID25_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID25_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID25_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID26 - DS_SAID26
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID26 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID26_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID26_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID26 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID26_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID26_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID26 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID26_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID26_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID26_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID27 - DS_SAID27
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID27 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID27_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID27_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID27 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID27_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID27_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID27 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID27_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID27_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID27_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID28 - DS_SAID28
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID28 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID28_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID28_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID28 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID28_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID28_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID28 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID28_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID28_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID28_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID29 - DS_SAID29
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID29 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID29_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID29_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID29 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID29_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID29_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID29 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID29_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID29_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID29_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID30 - DS_SAID30
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID30 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID30_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID30_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID30 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID30_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID30_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID30 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID30_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID30_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID30_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID31 - DS_SAID31
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID31 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID31_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID31_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID31 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID31_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID31_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID31 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID31_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID31_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID31_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID32 - DS_SAID32
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID32 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID32_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID32_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID32 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID32_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID32_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID32 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID32_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID32_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID32_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID33 - DS_SAID33
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID33 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID33_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID33_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID33 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID33_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID33_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID33 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID33_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID33_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID33_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID34 - DS_SAID34
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID34 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID34_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID34_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID34 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID34_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID34_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID34 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID34_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID34_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID34_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID35 - DS_SAID35
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID35 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID35_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID35_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID35 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID35_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID35_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID35 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID35_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID35_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID35_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID36 - DS_SAID36
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID36 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID36_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID36_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID36 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID36_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID36_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID36 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID36_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID36_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID36_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID37 - DS_SAID37
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID37 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID37_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID37_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID37 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID37_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID37_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID37 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID37_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID37_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID37_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID38 - DS_SAID38
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID38 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID38_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID38_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID38 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID38_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID38_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID38 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID38_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID38_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID38_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID39 - DS_SAID39
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID39 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID39_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID39_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID39 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID39_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID39_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID39 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID39_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID39_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID39_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID40 - DS_SAID40
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID40 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID40_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID40_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID40 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID40_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID40_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID40 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID40_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID40_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID40_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID41 - DS_SAID41
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID41 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID41_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID41_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID41 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID41_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID41_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID41 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID41_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID41_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID41_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID42 - DS_SAID42
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID42 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID42_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID42_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID42 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID42_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID42_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID42 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID42_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID42_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID42_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID43 - DS_SAID43
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID43 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID43_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID43_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID43 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID43_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID43_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID43 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID43_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID43_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID43_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID44 - DS_SAID44
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID44 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID44_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID44_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID44 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID44_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID44_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID44 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID44_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID44_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID44_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID45 - DS_SAID45
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID45 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID45_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID45_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID45 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID45_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID45_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID45 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID45_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID45_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID45_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID46 - DS_SAID46
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID46 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID46_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID46_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID46 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID46_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID46_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID46 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID46_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID46_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID46_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID47 - DS_SAID47
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID47 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID47_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID47_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID47 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID47_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID47_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID47 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID47_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID47_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID47_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID48 - DS_SAID48
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID48 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID48_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID48_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID48 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID48_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID48_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID48 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID48_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID48_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID48_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID49 - DS_SAID49
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID49 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID49_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID49_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID49 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID49_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID49_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID49 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID49_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID49_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID49_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID50 - DS_SAID50
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID50 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID50_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID50_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID50 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID50_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID50_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID50 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID50_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID50_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID50_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID51 - DS_SAID51
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID51 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID51_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID51_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID51 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID51_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID51_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID51 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID51_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID51_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID51_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID52 - DS_SAID52
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID52 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID52_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID52_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID52 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID52_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID52_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID52 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID52_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID52_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID52_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID53 - DS_SAID53
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID53 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID53_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID53_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID53 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID53_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID53_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID53 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID53_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID53_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID53_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID54 - DS_SAID54
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID54 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID54_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID54_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID54 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID54_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID54_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID54 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID54_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID54_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID54_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID55 - DS_SAID55
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID55 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID55_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID55_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID55 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID55_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID55_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID55 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID55_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID55_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID55_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID56 - DS_SAID56
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID56 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID56_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID56_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID56 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID56_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID56_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID56 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID56_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID56_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID56_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID57 - DS_SAID57
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID57 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID57_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID57_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID57 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID57_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID57_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID57 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID57_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID57_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID57_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID58 - DS_SAID58
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID58 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID58_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID58_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID58 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID58_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID58_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID58 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID58_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID58_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID58_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID59 - DS_SAID59
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID59 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID59_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID59_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID59 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID59_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID59_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID59 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID59_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID59_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID59_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID60 - DS_SAID60
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID60 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID60_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID60_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID60 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID60_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID60_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID60 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID60_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID60_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID60_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID61 - DS_SAID61
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID61 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID61_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID61_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID61 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID61_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID61_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID61 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID61_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID61_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID61_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID62 - DS_SAID62
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID62 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID62_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID62_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID62 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID62_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID62_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID62 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID62_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID62_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID62_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID63 - DS_SAID63
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID63 :: AES_DES [15:15] */
#define BCHP_D31DSMAC_A_DS_SAID63_AES_DES_MASK                     0x8000
#define BCHP_D31DSMAC_A_DS_SAID63_AES_DES_SHIFT                    15

/* D31DSMAC_A :: DS_SAID63 :: reserved0 [14:14] */
#define BCHP_D31DSMAC_A_DS_SAID63_reserved0_MASK                   0x4000
#define BCHP_D31DSMAC_A_DS_SAID63_reserved0_SHIFT                  14

/* D31DSMAC_A :: DS_SAID63 :: SID [13:00] */
#define BCHP_D31DSMAC_A_DS_SAID63_SID_MASK                         0x3fff
#define BCHP_D31DSMAC_A_DS_SAID63_SID_SHIFT                        0
#define BCHP_D31DSMAC_A_DS_SAID63_SID_DEFAULT                      0x0000

/***************************************************************************
 *DS_SAID_ENABLE - DS SAID ENABLE
 ***************************************************************************/
/* D31DSMAC_A :: DS_SAID_ENABLE :: DS_SAID_ENABLE [63:00] */
#define BCHP_D31DSMAC_A_DS_SAID_ENABLE_DS_SAID_ENABLE_MASK         BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DS_SAID_ENABLE_DS_SAID_ENABLE_SHIFT        0
#define BCHP_D31DSMAC_A_DS_SAID_ENABLE_DS_SAID_ENABLE_DEFAULT      0

/***************************************************************************
 *SAID_FILTER_CONTROL - SAID Filter Control Register
 ***************************************************************************/
/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_ATM_ENABLE [07:07] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_ATM_ENABLE_MASK     0x80
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_ATM_ENABLE_SHIFT    7
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_ATM_ENABLE_DEFAULT  0x00

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: reserved0 [06:06] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_reserved0_MASK         0x40
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_reserved0_SHIFT        6

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_DECRYPT_ENABLE [05:05] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_DECRYPT_ENABLE_MASK 0x20
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_DECRYPT_ENABLE_SHIFT 5
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_DECRYPT_ENABLE_DEFAULT 0x00

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_SAID_PROMISCUOUS [04:04] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_SAID_PROMISCUOUS_MASK 0x10
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_SAID_PROMISCUOUS_SHIFT 4
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_SAID_PROMISCUOUS_DEFAULT 0x00

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_PASS_BPI [03:03] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_PASS_BPI_MASK       0x08
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_PASS_BPI_SHIFT      3
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_PASS_BPI_DEFAULT    0x00

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_RESERVED_TUNNEL [02:02] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_RESERVED_TUNNEL_MASK 0x04
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_RESERVED_TUNNEL_SHIFT 2

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_PASS_NO_SECURITY [01:01] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_PASS_NO_SECURITY_MASK 0x02
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_PASS_NO_SECURITY_SHIFT 1
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_PASS_NO_SECURITY_DEFAULT 0x00

/* D31DSMAC_A :: SAID_FILTER_CONTROL :: DS_RESERVED_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_RESERVED_ENABLE_MASK 0x01
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_RESERVED_ENABLE_SHIFT 0
#define BCHP_D31DSMAC_A_SAID_FILTER_CONTROL_DS_RESERVED_ENABLE_DEFAULT 0x00

/***************************************************************************
 *DECRYPT_VERSION - DECRYPT VERSION
 ***************************************************************************/
/* D31DSMAC_A :: DECRYPT_VERSION :: DECRYPT_VERSION [07:00] */
#define BCHP_D31DSMAC_A_DECRYPT_VERSION_DECRYPT_VERSION_MASK       0xff
#define BCHP_D31DSMAC_A_DECRYPT_VERSION_DECRYPT_VERSION_SHIFT      0
#define BCHP_D31DSMAC_A_DECRYPT_VERSION_DECRYPT_VERSION_DEFAULT    0x00

/***************************************************************************
 *FILTER_MODE_REG - FILTER MODE REG
 ***************************************************************************/
/* D31DSMAC_A :: FILTER_MODE_REG :: reserved0 [31:02] */
#define BCHP_D31DSMAC_A_FILTER_MODE_REG_reserved0_MASK             0xfffffffc
#define BCHP_D31DSMAC_A_FILTER_MODE_REG_reserved0_SHIFT            2

/* D31DSMAC_A :: FILTER_MODE_REG :: SA_FILTER_MODE [01:01] */
#define BCHP_D31DSMAC_A_FILTER_MODE_REG_SA_FILTER_MODE_MASK        0x00000002
#define BCHP_D31DSMAC_A_FILTER_MODE_REG_SA_FILTER_MODE_SHIFT       1

/* D31DSMAC_A :: FILTER_MODE_REG :: DLS [00:00] */
#define BCHP_D31DSMAC_A_FILTER_MODE_REG_DLS_MASK                   0x00000001
#define BCHP_D31DSMAC_A_FILTER_MODE_REG_DLS_SHIFT                  0

/***************************************************************************
 *DS_DATA_DA1 - DS_DATA_DA
 ***************************************************************************/
/* D31DSMAC_A :: DS_DATA_DA1 :: reserved0 [63:48] */
#define BCHP_D31DSMAC_A_DS_DATA_DA1_reserved0_MASK                 BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_D31DSMAC_A_DS_DATA_DA1_reserved0_SHIFT                48

/* D31DSMAC_A :: DS_DATA_DA1 :: DA [47:00] */
#define BCHP_D31DSMAC_A_DS_DATA_DA1_DA_MASK                        BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DS_DATA_DA1_DA_SHIFT                       0
#define BCHP_D31DSMAC_A_DS_DATA_DA1_DA_DEFAULT                     0

/***************************************************************************
 *DS_DATA_SA1 - DS_DATA_SA
 ***************************************************************************/
/* D31DSMAC_A :: DS_DATA_SA1 :: reserved0 [63:48] */
#define BCHP_D31DSMAC_A_DS_DATA_SA1_reserved0_MASK                 BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_D31DSMAC_A_DS_DATA_SA1_reserved0_SHIFT                48

/* D31DSMAC_A :: DS_DATA_SA1 :: DA [47:00] */
#define BCHP_D31DSMAC_A_DS_DATA_SA1_DA_MASK                        BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DS_DATA_SA1_DA_SHIFT                       0
#define BCHP_D31DSMAC_A_DS_DATA_SA1_DA_DEFAULT                     0

/***************************************************************************
 *DS_DATA_DA_FILT_CNTL - DOWNSTREAM DATA PDU DA FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: PASS_MCAST_WO_DSID [07:07] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_PASS_MCAST_WO_DSID_MASK 0x80
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_PASS_MCAST_WO_DSID_SHIFT 7

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: VPVCEN [06:06] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_VPVCEN_MASK           0x40
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_VPVCEN_SHIFT          6
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_VPVCEN_DEFAULT        0x00

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: PASS_RES [05:05] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_PASS_RES_MASK         0x20
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_PASS_RES_SHIFT        5
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_PASS_RES_DEFAULT      0x00

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: DA_ON_BPI [04:04] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_DA_ON_BPI_MASK        0x10
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_DA_ON_BPI_SHIFT       4
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_DA_ON_BPI_DEFAULT     0x00

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: DA_FILTER_DISABLE [03:03] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_DA_FILTER_DISABLE_MASK 0x08
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_DA_FILTER_DISABLE_SHIFT 3
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_DA_FILTER_DISABLE_DEFAULT 0x00

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: BCAST_DA_EN [02:02] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_BCAST_DA_EN_MASK      0x04
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_BCAST_DA_EN_SHIFT     2
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_BCAST_DA_EN_DEFAULT   0x00

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: GEN_MULTI_PASS [01:01] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_GEN_MULTI_PASS_MASK   0x02
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_GEN_MULTI_PASS_SHIFT  1
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_GEN_MULTI_PASS_DEFAULT 0x00

/* D31DSMAC_A :: DS_DATA_DA_FILT_CNTL :: CAM_EN [00:00] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_CAM_EN_MASK           0x01
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_CAM_EN_SHIFT          0
#define BCHP_D31DSMAC_A_DS_DATA_DA_FILT_CNTL_CAM_EN_DEFAULT        0x00

/***************************************************************************
 *DS_DATA_DA_ENABLE - DOWNSTREAM DA PERFECT FILTER ENABLE REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DS_DATA_DA_ENABLE :: reserved0 [07:01] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_ENABLE_reserved0_MASK           0xfe
#define BCHP_D31DSMAC_A_DS_DATA_DA_ENABLE_reserved0_SHIFT          1

/* D31DSMAC_A :: DS_DATA_DA_ENABLE :: DS_DATA_DA_EN [00:00] */
#define BCHP_D31DSMAC_A_DS_DATA_DA_ENABLE_DS_DATA_DA_EN_MASK       0x01
#define BCHP_D31DSMAC_A_DS_DATA_DA_ENABLE_DS_DATA_DA_EN_SHIFT      0
#define BCHP_D31DSMAC_A_DS_DATA_DA_ENABLE_DS_DATA_DA_EN_DEFAULT    0x00

/***************************************************************************
 *DS_DATA_SA_FILT_CNTL - DOWNSTREAM DATA PDU SA FILTER CONTROL REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DS_DATA_SA_FILT_CNTL :: reserved0 [07:01] */
#define BCHP_D31DSMAC_A_DS_DATA_SA_FILT_CNTL_reserved0_MASK        0xfe
#define BCHP_D31DSMAC_A_DS_DATA_SA_FILT_CNTL_reserved0_SHIFT       1

/* D31DSMAC_A :: DS_DATA_SA_FILT_CNTL :: CAM_EN [00:00] */
#define BCHP_D31DSMAC_A_DS_DATA_SA_FILT_CNTL_CAM_EN_MASK           0x01
#define BCHP_D31DSMAC_A_DS_DATA_SA_FILT_CNTL_CAM_EN_SHIFT          0
#define BCHP_D31DSMAC_A_DS_DATA_SA_FILT_CNTL_CAM_EN_DEFAULT        0x00

/***************************************************************************
 *DS_DATA_SA_ENABLE - DOWNSTREAM SA PERFECT FILTER ENABLE REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DS_DATA_SA_ENABLE :: reserved0 [07:01] */
#define BCHP_D31DSMAC_A_DS_DATA_SA_ENABLE_reserved0_MASK           0xfe
#define BCHP_D31DSMAC_A_DS_DATA_SA_ENABLE_reserved0_SHIFT          1

/* D31DSMAC_A :: DS_DATA_SA_ENABLE :: DS_DATA_SA_EN [00:00] */
#define BCHP_D31DSMAC_A_DS_DATA_SA_ENABLE_DS_DATA_SA_EN_MASK       0x01
#define BCHP_D31DSMAC_A_DS_DATA_SA_ENABLE_DS_DATA_SA_EN_SHIFT      0
#define BCHP_D31DSMAC_A_DS_DATA_SA_ENABLE_DS_DATA_SA_EN_DEFAULT    0x00

/***************************************************************************
 *UNENCRYP_DATA_LEN - UNENCRYP DATA LEN
 ***************************************************************************/
/* D31DSMAC_A :: UNENCRYP_DATA_LEN :: DES_UNENCRYP_LEN [07:00] */
#define BCHP_D31DSMAC_A_UNENCRYP_DATA_LEN_DES_UNENCRYP_LEN_MASK    0xff
#define BCHP_D31DSMAC_A_UNENCRYP_DATA_LEN_DES_UNENCRYP_LEN_SHIFT   0
#define BCHP_D31DSMAC_A_UNENCRYP_DATA_LEN_DES_UNENCRYP_LEN_DEFAULT 0x00

/***************************************************************************
 *UNENCRYP_RESV_LEN - UNENCRYP RESV LEN
 ***************************************************************************/
/* D31DSMAC_A :: UNENCRYP_RESV_LEN :: DES_UNENCRYP_LEN [07:00] */
#define BCHP_D31DSMAC_A_UNENCRYP_RESV_LEN_DES_UNENCRYP_LEN_MASK    0xff
#define BCHP_D31DSMAC_A_UNENCRYP_RESV_LEN_DES_UNENCRYP_LEN_SHIFT   0
#define BCHP_D31DSMAC_A_UNENCRYP_RESV_LEN_DES_UNENCRYP_LEN_DEFAULT 0x00

/***************************************************************************
 *UNENCRYP_ATM_LEN - UNENCRYP ATM LEN
 ***************************************************************************/
/* D31DSMAC_A :: UNENCRYP_ATM_LEN :: DES_UNENCRYP_LEN [07:00] */
#define BCHP_D31DSMAC_A_UNENCRYP_ATM_LEN_DES_UNENCRYP_LEN_MASK     0xff
#define BCHP_D31DSMAC_A_UNENCRYP_ATM_LEN_DES_UNENCRYP_LEN_SHIFT    0
#define BCHP_D31DSMAC_A_UNENCRYP_ATM_LEN_DES_UNENCRYP_LEN_DEFAULT  0x00

/***************************************************************************
 *UNENCRYP_MSG_LEN - UNENCRYP MSG LEN
 ***************************************************************************/
/* D31DSMAC_A :: UNENCRYP_MSG_LEN :: DES_UNENCRYP_LEN [07:00] */
#define BCHP_D31DSMAC_A_UNENCRYP_MSG_LEN_DES_UNENCRYP_LEN_MASK     0xff
#define BCHP_D31DSMAC_A_UNENCRYP_MSG_LEN_DES_UNENCRYP_LEN_SHIFT    0
#define BCHP_D31DSMAC_A_UNENCRYP_MSG_LEN_DES_UNENCRYP_LEN_DEFAULT  0x00

/***************************************************************************
 *DS_DSID_INHIBIT - DOWNSTREAM DSID INHIBIT REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DS_DSID_INHIBIT :: inhibit [63:00] */
#define BCHP_D31DSMAC_A_DS_DSID_INHIBIT_inhibit_MASK               BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_D31DSMAC_A_DS_DSID_INHIBIT_inhibit_SHIFT              0
#define BCHP_D31DSMAC_A_DS_DSID_INHIBIT_inhibit_DEFAULT            0

/***************************************************************************
 *PHS_RULE_EXBASE - PHS_RULE_EXTERNAL_BASE
 ***************************************************************************/
/* D31DSMAC_A :: PHS_RULE_EXBASE :: address [31:00] */
#define BCHP_D31DSMAC_A_PHS_RULE_EXBASE_address_MASK               0xffffffff
#define BCHP_D31DSMAC_A_PHS_RULE_EXBASE_address_SHIFT              0
#define BCHP_D31DSMAC_A_PHS_RULE_EXBASE_address_DEFAULT            0x00000000

/***************************************************************************
 *PHS_INDEX_TBL - PHS INDEX TBL
 ***************************************************************************/
/* D31DSMAC_A :: PHS_INDEX_TBL :: offset [15:00] */
#define BCHP_D31DSMAC_A_PHS_INDEX_TBL_offset_MASK                  0xffff
#define BCHP_D31DSMAC_A_PHS_INDEX_TBL_offset_SHIFT                 0
#define BCHP_D31DSMAC_A_PHS_INDEX_TBL_offset_DEFAULT               0x0000

/***************************************************************************
 *PHS_DSID_TBL - PHS DSID TBL
 ***************************************************************************/
/* D31DSMAC_A :: PHS_DSID_TBL :: offset [15:00] */
#define BCHP_D31DSMAC_A_PHS_DSID_TBL_offset_MASK                   0xffff
#define BCHP_D31DSMAC_A_PHS_DSID_TBL_offset_SHIFT                  0
#define BCHP_D31DSMAC_A_PHS_DSID_TBL_offset_DEFAULT                0x0000

/***************************************************************************
 *PKT_TOKEN_MSG_ID - PKT TOKEN MSG ID
 ***************************************************************************/
/* D31DSMAC_A :: PKT_TOKEN_MSG_ID :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_PKT_TOKEN_MSG_ID_reserved0_MASK            0xf0
#define BCHP_D31DSMAC_A_PKT_TOKEN_MSG_ID_reserved0_SHIFT           4

/* D31DSMAC_A :: PKT_TOKEN_MSG_ID :: msg_id [03:00] */
#define BCHP_D31DSMAC_A_PKT_TOKEN_MSG_ID_msg_id_MASK               0x0f
#define BCHP_D31DSMAC_A_PKT_TOKEN_MSG_ID_msg_id_SHIFT              0
#define BCHP_D31DSMAC_A_PKT_TOKEN_MSG_ID_msg_id_DEFAULT            0x00

/***************************************************************************
 *SEQ_ERROR_MSG_ID - SEQ ERROR MSG ID
 ***************************************************************************/
/* D31DSMAC_A :: SEQ_ERROR_MSG_ID :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_SEQ_ERROR_MSG_ID_reserved0_MASK            0xf0
#define BCHP_D31DSMAC_A_SEQ_ERROR_MSG_ID_reserved0_SHIFT           4

/* D31DSMAC_A :: SEQ_ERROR_MSG_ID :: msg_id [03:00] */
#define BCHP_D31DSMAC_A_SEQ_ERROR_MSG_ID_msg_id_MASK               0x0f
#define BCHP_D31DSMAC_A_SEQ_ERROR_MSG_ID_msg_id_SHIFT              0
#define BCHP_D31DSMAC_A_SEQ_ERROR_MSG_ID_msg_id_DEFAULT            0x00

/***************************************************************************
 *PHS_DISCARD_MSG_ID - PHS DISCARD MSG ID
 ***************************************************************************/
/* D31DSMAC_A :: PHS_DISCARD_MSG_ID :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_PHS_DISCARD_MSG_ID_reserved0_MASK          0xf0
#define BCHP_D31DSMAC_A_PHS_DISCARD_MSG_ID_reserved0_SHIFT         4

/* D31DSMAC_A :: PHS_DISCARD_MSG_ID :: msg_id [03:00] */
#define BCHP_D31DSMAC_A_PHS_DISCARD_MSG_ID_msg_id_MASK             0x0f
#define BCHP_D31DSMAC_A_PHS_DISCARD_MSG_ID_msg_id_SHIFT            0
#define BCHP_D31DSMAC_A_PHS_DISCARD_MSG_ID_msg_id_DEFAULT          0x00

/***************************************************************************
 *PHS_CONTROL - PHS CONTROL
 ***************************************************************************/
/* D31DSMAC_A :: PHS_CONTROL :: reserved0 [07:02] */
#define BCHP_D31DSMAC_A_PHS_CONTROL_reserved0_MASK                 0xfc
#define BCHP_D31DSMAC_A_PHS_CONTROL_reserved0_SHIFT                2

/* D31DSMAC_A :: PHS_CONTROL :: Discard_Pass [01:01] */
#define BCHP_D31DSMAC_A_PHS_CONTROL_Discard_Pass_MASK              0x02
#define BCHP_D31DSMAC_A_PHS_CONTROL_Discard_Pass_SHIFT             1

/* D31DSMAC_A :: PHS_CONTROL :: Enable [00:00] */
#define BCHP_D31DSMAC_A_PHS_CONTROL_Enable_MASK                    0x01
#define BCHP_D31DSMAC_A_PHS_CONTROL_Enable_SHIFT                   0
#define BCHP_D31DSMAC_A_PHS_CONTROL_Enable_DEFAULT                 0x00

/***************************************************************************
 *DS_MAX_XFERLEN - DS MAX XFERLEN
 ***************************************************************************/
/* D31DSMAC_A :: DS_MAX_XFERLEN :: DS_MAX_XFERLEN [15:00] */
#define BCHP_D31DSMAC_A_DS_MAX_XFERLEN_DS_MAX_XFERLEN_MASK         0xffff
#define BCHP_D31DSMAC_A_DS_MAX_XFERLEN_DS_MAX_XFERLEN_SHIFT        0
#define BCHP_D31DSMAC_A_DS_MAX_XFERLEN_DS_MAX_XFERLEN_DEFAULT      0x0000

/***************************************************************************
 *DS_BUF_OFFSET - DS BUF OFFSET
 ***************************************************************************/
/* D31DSMAC_A :: DS_BUF_OFFSET :: DS_BUF_OFFSET [15:00] */
#define BCHP_D31DSMAC_A_DS_BUF_OFFSET_DS_BUF_OFFSET_MASK           0xffff
#define BCHP_D31DSMAC_A_DS_BUF_OFFSET_DS_BUF_OFFSET_SHIFT          0
#define BCHP_D31DSMAC_A_DS_BUF_OFFSET_DS_BUF_OFFSET_DEFAULT        0x0000

/***************************************************************************
 *FP_ALLOC4096_ADDR - FP_ALLOC_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: FP_ALLOC4096_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_FP_ALLOC4096_ADDR_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_FP_ALLOC4096_ADDR_address_SHIFT            0
#define BCHP_D31DSMAC_A_FP_ALLOC4096_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *FP_ALLOC2048_ADDR - FP_ALLOC_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: FP_ALLOC2048_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_FP_ALLOC2048_ADDR_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_FP_ALLOC2048_ADDR_address_SHIFT            0
#define BCHP_D31DSMAC_A_FP_ALLOC2048_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *FP_ALLOC1024_ADDR - FP_ALLOC_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: FP_ALLOC1024_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_FP_ALLOC1024_ADDR_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_FP_ALLOC1024_ADDR_address_SHIFT            0
#define BCHP_D31DSMAC_A_FP_ALLOC1024_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *FP_ALLOC512_ADDR - FP_ALLOC_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: FP_ALLOC512_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_FP_ALLOC512_ADDR_address_MASK              0xffffffff
#define BCHP_D31DSMAC_A_FP_ALLOC512_ADDR_address_SHIFT             0
#define BCHP_D31DSMAC_A_FP_ALLOC512_ADDR_address_DEFAULT           0x00000000

/***************************************************************************
 *FP_DEALLOC_ADDR - FP_ALLOC_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: FP_DEALLOC_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_FP_DEALLOC_ADDR_address_MASK               0xffffffff
#define BCHP_D31DSMAC_A_FP_DEALLOC_ADDR_address_SHIFT              0
#define BCHP_D31DSMAC_A_FP_DEALLOC_ADDR_address_DEFAULT            0x00000000

/***************************************************************************
 *DOCSIS_HDR_WRITE_SUPRESS - DOCSIS HDR WRITE SUPRESS
 ***************************************************************************/
/* D31DSMAC_A :: DOCSIS_HDR_WRITE_SUPRESS :: reserved0 [07:01] */
#define BCHP_D31DSMAC_A_DOCSIS_HDR_WRITE_SUPRESS_reserved0_MASK    0xfe
#define BCHP_D31DSMAC_A_DOCSIS_HDR_WRITE_SUPRESS_reserved0_SHIFT   1

/* D31DSMAC_A :: DOCSIS_HDR_WRITE_SUPRESS :: DOCSIS_HDR_WR_SUPRESS [00:00] */
#define BCHP_D31DSMAC_A_DOCSIS_HDR_WRITE_SUPRESS_DOCSIS_HDR_WR_SUPRESS_MASK 0x01
#define BCHP_D31DSMAC_A_DOCSIS_HDR_WRITE_SUPRESS_DOCSIS_HDR_WR_SUPRESS_SHIFT 0
#define BCHP_D31DSMAC_A_DOCSIS_HDR_WRITE_SUPRESS_DOCSIS_HDR_WR_SUPRESS_DEFAULT 0x00

/***************************************************************************
 *DS_HIGH_ADDRESS - DS HIGH ADDRESS
 ***************************************************************************/
/* D31DSMAC_A :: DS_HIGH_ADDRESS :: High_addr [07:00] */
#define BCHP_D31DSMAC_A_DS_HIGH_ADDRESS_High_addr_MASK             0xff
#define BCHP_D31DSMAC_A_DS_HIGH_ADDRESS_High_addr_SHIFT            0
#define BCHP_D31DSMAC_A_DS_HIGH_ADDRESS_High_addr_DEFAULT          0x00

/***************************************************************************
 *FP_BUFFER_OVERSIZE - FP BUFFER OVERSIZE
 ***************************************************************************/
/* D31DSMAC_A :: FP_BUFFER_OVERSIZE :: reserved0 [15:12] */
#define BCHP_D31DSMAC_A_FP_BUFFER_OVERSIZE_reserved0_MASK          0xf000
#define BCHP_D31DSMAC_A_FP_BUFFER_OVERSIZE_reserved0_SHIFT         12

/* D31DSMAC_A :: FP_BUFFER_OVERSIZE :: Extra_buffer [11:00] */
#define BCHP_D31DSMAC_A_FP_BUFFER_OVERSIZE_Extra_buffer_MASK       0x0fff
#define BCHP_D31DSMAC_A_FP_BUFFER_OVERSIZE_Extra_buffer_SHIFT      0
#define BCHP_D31DSMAC_A_FP_BUFFER_OVERSIZE_Extra_buffer_DEFAULT    0x0000

/***************************************************************************
 *DMA_BUFFER_BASE_ADDR - DMA BUFFER BASE ADDR
 ***************************************************************************/
/* D31DSMAC_A :: DMA_BUFFER_BASE_ADDR :: BASE_ADDR [31:00] */
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR_BASE_ADDR_MASK        0xffffffff
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT       0
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR_BASE_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *DMA_BUFFER_SIZE_CODE - DMA BUFFER SIZE CODE
 ***************************************************************************/
/* D31DSMAC_A :: DMA_BUFFER_SIZE_CODE :: reserved0 [31:01] */
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_reserved0_MASK        0xfffffffe
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_reserved0_SHIFT       1

/* D31DSMAC_A :: DMA_BUFFER_SIZE_CODE :: SIZE_CODE [00:00] */
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_SIZE_CODE_MASK        0x00000001
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_SIZE_CODE_SHIFT       0
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_SIZE_CODE_DEFAULT     0x00000000
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_SIZE_CODE_BUFFER_SIZE_512 0
#define BCHP_D31DSMAC_A_DMA_BUFFER_SIZE_CODE_SIZE_CODE_BUFFER_SIZE_4096 1

/***************************************************************************
 *BLOCK_IRQ_MASK - BLOCK IRQ MASK
 ***************************************************************************/
/* D31DSMAC_A :: BLOCK_IRQ_MASK :: reserved0 [31:09] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_reserved0_MASK              0xfffffe00
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_reserved0_SHIFT             9

/* D31DSMAC_A :: BLOCK_IRQ_MASK :: MIB_IRQ_STATUS [08:03] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_MIB_IRQ_STATUS_MASK         0x000001f8
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_MIB_IRQ_STATUS_SHIFT        3

/* D31DSMAC_A :: BLOCK_IRQ_MASK :: ERROR_IRQ_STATUS [02:02] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_ERROR_IRQ_STATUS_MASK       0x00000004
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_ERROR_IRQ_STATUS_SHIFT      2

/* D31DSMAC_A :: BLOCK_IRQ_MASK :: CORE_IRQ_STATUS [01:01] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_CORE_IRQ_STATUS_MASK        0x00000002
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_CORE_IRQ_STATUS_SHIFT       1

/* D31DSMAC_A :: BLOCK_IRQ_MASK :: DMA_IRQ_STATUS [00:00] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_DMA_IRQ_STATUS_MASK         0x00000001
#define BCHP_D31DSMAC_A_BLOCK_IRQ_MASK_DMA_IRQ_STATUS_SHIFT        0

/***************************************************************************
 *BLOCK_IRQ_STATUS - BLOCK IRQ STATUS
 ***************************************************************************/
/* D31DSMAC_A :: BLOCK_IRQ_STATUS :: reserved0 [31:09] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_reserved0_MASK            0xfffffe00
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_reserved0_SHIFT           9

/* D31DSMAC_A :: BLOCK_IRQ_STATUS :: MIB_IRQ_STATUS [08:03] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_MIB_IRQ_STATUS_MASK       0x000001f8
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_MIB_IRQ_STATUS_SHIFT      3

/* D31DSMAC_A :: BLOCK_IRQ_STATUS :: ERROR_IRQ_STATUS [02:02] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_ERROR_IRQ_STATUS_MASK     0x00000004
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_ERROR_IRQ_STATUS_SHIFT    2

/* D31DSMAC_A :: BLOCK_IRQ_STATUS :: CORE_IRQ_STATUS [01:01] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_CORE_IRQ_STATUS_MASK      0x00000002
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_CORE_IRQ_STATUS_SHIFT     1

/* D31DSMAC_A :: BLOCK_IRQ_STATUS :: DMA_IRQ_STATUS [00:00] */
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_DMA_IRQ_STATUS_MASK       0x00000001
#define BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS_DMA_IRQ_STATUS_SHIFT      0

/***************************************************************************
 *ACK_TIMER_CNTL - ACK TIMER CNTL
 ***************************************************************************/
/* D31DSMAC_A :: ACK_TIMER_CNTL :: reserved0 [31:21] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_reserved0_MASK              0xffe00000
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_reserved0_SHIFT             21

/* D31DSMAC_A :: ACK_TIMER_CNTL :: wait_for_ack_en [20:20] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_wait_for_ack_en_MASK        0x00100000
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_wait_for_ack_en_SHIFT       20

/* D31DSMAC_A :: ACK_TIMER_CNTL :: freeze [19:19] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_freeze_MASK                 0x00080000
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_freeze_SHIFT                19
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_freeze_DEFAULT              0x00000000

/* D31DSMAC_A :: ACK_TIMER_CNTL :: IRQ_enable [18:18] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_IRQ_enable_MASK             0x00040000
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_IRQ_enable_SHIFT            18
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_IRQ_enable_DEFAULT          0x00000000

/* D31DSMAC_A :: ACK_TIMER_CNTL :: repeat_enable [17:17] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_repeat_enable_MASK          0x00020000
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_repeat_enable_SHIFT         17
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_repeat_enable_DEFAULT       0x00000000

/* D31DSMAC_A :: ACK_TIMER_CNTL :: enable [16:16] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_enable_MASK                 0x00010000
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_enable_SHIFT                16
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_enable_DEFAULT              0x00000000

/* D31DSMAC_A :: ACK_TIMER_CNTL :: timer_count [15:00] */
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_timer_count_MASK            0x0000ffff
#define BCHP_D31DSMAC_A_ACK_TIMER_CNTL_timer_count_SHIFT           0

/***************************************************************************
 *DEV_TIMEOUT_VALUE - DEV TIMEOUT VALUE
 ***************************************************************************/
/* D31DSMAC_A :: DEV_TIMEOUT_VALUE :: rbus_timeout [31:16] */
#define BCHP_D31DSMAC_A_DEV_TIMEOUT_VALUE_rbus_timeout_MASK        0xffff0000
#define BCHP_D31DSMAC_A_DEV_TIMEOUT_VALUE_rbus_timeout_SHIFT       16

/* D31DSMAC_A :: DEV_TIMEOUT_VALUE :: ubus_timeout [15:00] */
#define BCHP_D31DSMAC_A_DEV_TIMEOUT_VALUE_ubus_timeout_MASK        0x0000ffff
#define BCHP_D31DSMAC_A_DEV_TIMEOUT_VALUE_ubus_timeout_SHIFT       0

/***************************************************************************
 *DMA_IRQ_STATUS - DMA IRQ STATUS
 ***************************************************************************/
/* D31DSMAC_A :: DMA_IRQ_STATUS :: reserved0 [07:06] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_reserved0_MASK              0xc0
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_reserved0_SHIFT             6

/* D31DSMAC_A :: DMA_IRQ_STATUS :: Error_IRQ [05:05] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_Error_IRQ_MASK              0x20
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_Error_IRQ_SHIFT             5

/* D31DSMAC_A :: DMA_IRQ_STATUS :: reserved1 [04:04] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_reserved1_MASK              0x10
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_reserved1_SHIFT             4

/* D31DSMAC_A :: DMA_IRQ_STATUS :: DMA_IRQ [03:03] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_DMA_IRQ_MASK                0x08
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_DMA_IRQ_SHIFT               3

/* D31DSMAC_A :: DMA_IRQ_STATUS :: reserved2 [02:02] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_reserved2_MASK              0x04
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_reserved2_SHIFT             2

/* D31DSMAC_A :: DMA_IRQ_STATUS :: Core_IRQ [01:01] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_Core_IRQ_MASK               0x02
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_Core_IRQ_SHIFT              1

/* D31DSMAC_A :: DMA_IRQ_STATUS :: Block_IRQ [00:00] */
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_Block_IRQ_MASK              0x01
#define BCHP_D31DSMAC_A_DMA_IRQ_STATUS_Block_IRQ_SHIFT             0

/***************************************************************************
 *DMA_IRQ_PEND - DMA IRQ PEND
 ***************************************************************************/
/* D31DSMAC_A :: DMA_IRQ_PEND :: UBUS_ERROR [07:07] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_UBUS_ERROR_MASK               0x80
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_UBUS_ERROR_SHIFT              7

/* D31DSMAC_A :: DMA_IRQ_PEND :: reserved0 [06:05] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_reserved0_MASK                0x60
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_reserved0_SHIFT               5

/* D31DSMAC_A :: DMA_IRQ_PEND :: IRQ_core [04:04] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_IRQ_core_MASK                 0x10
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_IRQ_core_SHIFT                4

/* D31DSMAC_A :: DMA_IRQ_PEND :: reserved1 [03:03] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_reserved1_MASK                0x08
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_reserved1_SHIFT               3

/* D31DSMAC_A :: DMA_IRQ_PEND :: ack_timeout [02:02] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_ack_timeout_MASK              0x04
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_ack_timeout_SHIFT             2

/* D31DSMAC_A :: DMA_IRQ_PEND :: reserved2 [01:01] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_reserved2_MASK                0x02
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_reserved2_SHIFT               1

/* D31DSMAC_A :: DMA_IRQ_PEND :: Pktirq [00:00] */
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_Pktirq_MASK                   0x01
#define BCHP_D31DSMAC_A_DMA_IRQ_PEND_Pktirq_SHIFT                  0

/***************************************************************************
 *DMA_IRQ_MASK - DMA IRQ MASK
 ***************************************************************************/
/* D31DSMAC_A :: DMA_IRQ_MASK :: UBUS_ERROR [07:07] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_UBUS_ERROR_MASK               0x80
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_UBUS_ERROR_SHIFT              7

/* D31DSMAC_A :: DMA_IRQ_MASK :: reserved0 [06:05] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_reserved0_MASK                0x60
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_reserved0_SHIFT               5

/* D31DSMAC_A :: DMA_IRQ_MASK :: IRQ_core [04:04] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_IRQ_core_MASK                 0x10
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_IRQ_core_SHIFT                4

/* D31DSMAC_A :: DMA_IRQ_MASK :: reserved1 [03:03] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_reserved1_MASK                0x08
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_reserved1_SHIFT               3

/* D31DSMAC_A :: DMA_IRQ_MASK :: ack_timeout [02:02] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_ack_timeout_MASK              0x04
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_ack_timeout_SHIFT             2

/* D31DSMAC_A :: DMA_IRQ_MASK :: reserved2 [01:01] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_reserved2_MASK                0x02
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_reserved2_SHIFT               1

/* D31DSMAC_A :: DMA_IRQ_MASK :: Pktirq [00:00] */
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_Pktirq_MASK                   0x01
#define BCHP_D31DSMAC_A_DMA_IRQ_MASK_Pktirq_SHIFT                  0

/***************************************************************************
 *DMA_IRQ_LEVEL - DMA IRQ LEVEL
 ***************************************************************************/
/* D31DSMAC_A :: DMA_IRQ_LEVEL :: UBUS_ERROR [07:07] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_UBUS_ERROR_MASK              0x80
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_UBUS_ERROR_SHIFT             7

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: reserved0 [06:06] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_reserved0_MASK               0x40
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_reserved0_SHIFT              6

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: IRQ_coreB [05:05] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_IRQ_coreB_MASK               0x20
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_IRQ_coreB_SHIFT              5

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: IRQ_coreA [04:04] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_IRQ_coreA_MASK               0x10
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_IRQ_coreA_SHIFT              4

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: ack_timeoutB [03:03] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_ack_timeoutB_MASK            0x08
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_ack_timeoutB_SHIFT           3

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: ack_timeoutA [02:02] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_ack_timeoutA_MASK            0x04
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_ack_timeoutA_SHIFT           2

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: PktBirq [01:01] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_PktBirq_MASK                 0x02
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_PktBirq_SHIFT                1

/* D31DSMAC_A :: DMA_IRQ_LEVEL :: PktAirq [00:00] */
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_PktAirq_MASK                 0x01
#define BCHP_D31DSMAC_A_DMA_IRQ_LEVEL_PktAirq_SHIFT                0

/***************************************************************************
 *ERROR_IRQ_STATUS - ERROR IRQ STATUS
 ***************************************************************************/
/* D31DSMAC_A :: ERROR_IRQ_STATUS :: UBUS_REPOUT_ERR [07:07] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_REPOUT_ERR_MASK      0x80
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_REPOUT_ERR_SHIFT     7

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: RBUS_REPOUT_ERR [06:06] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_RBUS_REPOUT_ERR_MASK      0x40
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_RBUS_REPOUT_ERR_SHIFT     6

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: OUT_OF_RANGE_ERR [05:05] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_OUT_OF_RANGE_ERR_MASK     0x20
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_OUT_OF_RANGE_ERR_SHIFT    5

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: RBUS_ERR [04:04] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_RBUS_ERR_MASK             0x10
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_RBUS_ERR_SHIFT            4

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: UBUS_DLEN_ERR [03:03] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_DLEN_ERR_MASK        0x08
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_DLEN_ERR_SHIFT       3

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: UBUS_REPIN_ERR [02:02] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_REPIN_ERR_MASK       0x04
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_REPIN_ERR_SHIFT      2

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: RBUS_TIMEOUT_ERR [01:01] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_RBUS_TIMEOUT_ERR_MASK     0x02
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_RBUS_TIMEOUT_ERR_SHIFT    1

/* D31DSMAC_A :: ERROR_IRQ_STATUS :: UBUS_TIMEOUT_ERR [00:00] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_TIMEOUT_ERR_MASK     0x01
#define BCHP_D31DSMAC_A_ERROR_IRQ_STATUS_UBUS_TIMEOUT_ERR_SHIFT    0

/***************************************************************************
 *ERROR_IRQ_PEND - ERROR IRQ PEND
 ***************************************************************************/
/* D31DSMAC_A :: ERROR_IRQ_PEND :: UBUS_REPOUT_ERR [07:07] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_REPOUT_ERR_MASK        0x80
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_REPOUT_ERR_SHIFT       7

/* D31DSMAC_A :: ERROR_IRQ_PEND :: RBUS_REPOUT_ERR [06:06] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_RBUS_REPOUT_ERR_MASK        0x40
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_RBUS_REPOUT_ERR_SHIFT       6

/* D31DSMAC_A :: ERROR_IRQ_PEND :: OUT_OF_RANGE_ERR [05:05] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_OUT_OF_RANGE_ERR_MASK       0x20
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_OUT_OF_RANGE_ERR_SHIFT      5

/* D31DSMAC_A :: ERROR_IRQ_PEND :: RBUS_ERR [04:04] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_RBUS_ERR_MASK               0x10
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_RBUS_ERR_SHIFT              4

/* D31DSMAC_A :: ERROR_IRQ_PEND :: UBUS_DLEN_ERR [03:03] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_DLEN_ERR_MASK          0x08
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_DLEN_ERR_SHIFT         3

/* D31DSMAC_A :: ERROR_IRQ_PEND :: UBUS_REPIN_ERR [02:02] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_REPIN_ERR_MASK         0x04
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_REPIN_ERR_SHIFT        2

/* D31DSMAC_A :: ERROR_IRQ_PEND :: RBUS_TIMEOUT_ERR [01:01] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_RBUS_TIMEOUT_ERR_MASK       0x02
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_RBUS_TIMEOUT_ERR_SHIFT      1

/* D31DSMAC_A :: ERROR_IRQ_PEND :: UBUS_TIMEOUT_ERR [00:00] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_TIMEOUT_ERR_MASK       0x01
#define BCHP_D31DSMAC_A_ERROR_IRQ_PEND_UBUS_TIMEOUT_ERR_SHIFT      0

/***************************************************************************
 *ERROR_IRQ_MASK - ERROR IRQ MASK
 ***************************************************************************/
/* D31DSMAC_A :: ERROR_IRQ_MASK :: UBUS_REPOUT_ERR [07:07] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_REPOUT_ERR_MASK        0x80
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_REPOUT_ERR_SHIFT       7

/* D31DSMAC_A :: ERROR_IRQ_MASK :: RBUS_REPOUT_ERR [06:06] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_RBUS_REPOUT_ERR_MASK        0x40
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_RBUS_REPOUT_ERR_SHIFT       6

/* D31DSMAC_A :: ERROR_IRQ_MASK :: OUT_OF_RANGE_ERR [05:05] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_OUT_OF_RANGE_ERR_MASK       0x20
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_OUT_OF_RANGE_ERR_SHIFT      5

/* D31DSMAC_A :: ERROR_IRQ_MASK :: RBUS_ERR [04:04] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_RBUS_ERR_MASK               0x10
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_RBUS_ERR_SHIFT              4

/* D31DSMAC_A :: ERROR_IRQ_MASK :: UBUS_DLEN_ERR [03:03] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_DLEN_ERR_MASK          0x08
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_DLEN_ERR_SHIFT         3

/* D31DSMAC_A :: ERROR_IRQ_MASK :: UBUS_REPIN_ERR [02:02] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_REPIN_ERR_MASK         0x04
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_REPIN_ERR_SHIFT        2

/* D31DSMAC_A :: ERROR_IRQ_MASK :: RBUS_TIMEOUT_ERR [01:01] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_RBUS_TIMEOUT_ERR_MASK       0x02
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_RBUS_TIMEOUT_ERR_SHIFT      1

/* D31DSMAC_A :: ERROR_IRQ_MASK :: UBUS_TIMEOUT_ERR [00:00] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_TIMEOUT_ERR_MASK       0x01
#define BCHP_D31DSMAC_A_ERROR_IRQ_MASK_UBUS_TIMEOUT_ERR_SHIFT      0

/***************************************************************************
 *ERROR_IRQ_LEVEL - ERROR IRQ LEVEL
 ***************************************************************************/
/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: UBUS_REPOUT_ERR [07:07] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_REPOUT_ERR_MASK       0x80
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_REPOUT_ERR_SHIFT      7

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: RBUS_REPOUT_ERR [06:06] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_RBUS_REPOUT_ERR_MASK       0x40
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_RBUS_REPOUT_ERR_SHIFT      6

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: OUT_OF_RANGE_ERR [05:05] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_OUT_OF_RANGE_ERR_MASK      0x20
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_OUT_OF_RANGE_ERR_SHIFT     5

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: RBUS_ERR [04:04] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_RBUS_ERR_MASK              0x10
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_RBUS_ERR_SHIFT             4

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: UBUS_DLEN_ERR [03:03] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_DLEN_ERR_MASK         0x08
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_DLEN_ERR_SHIFT        3

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: UBUS_REPIN_ERR [02:02] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_REPIN_ERR_MASK        0x04
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_REPIN_ERR_SHIFT       2

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: RBUS_TIMEOUT_ERR [01:01] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_RBUS_TIMEOUT_ERR_MASK      0x02
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_RBUS_TIMEOUT_ERR_SHIFT     1

/* D31DSMAC_A :: ERROR_IRQ_LEVEL :: UBUS_TIMEOUT_ERR [00:00] */
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_TIMEOUT_ERR_MASK      0x01
#define BCHP_D31DSMAC_A_ERROR_IRQ_LEVEL_UBUS_TIMEOUT_ERR_SHIFT     0

/***************************************************************************
 *DEVICE_VERSION - DEVICE VERSION
 ***************************************************************************/
/* D31DSMAC_A :: DEVICE_VERSION :: rtl_rev [31:28] */
#define BCHP_D31DSMAC_A_DEVICE_VERSION_rtl_rev_MASK                0xf0000000
#define BCHP_D31DSMAC_A_DEVICE_VERSION_rtl_rev_SHIFT               28

/* D31DSMAC_A :: DEVICE_VERSION :: metal_rev [27:24] */
#define BCHP_D31DSMAC_A_DEVICE_VERSION_metal_rev_MASK              0x0f000000
#define BCHP_D31DSMAC_A_DEVICE_VERSION_metal_rev_SHIFT             24

/* D31DSMAC_A :: DEVICE_VERSION :: reserved0 [23:00] */
#define BCHP_D31DSMAC_A_DEVICE_VERSION_reserved0_MASK              0x00ffffff
#define BCHP_D31DSMAC_A_DEVICE_VERSION_reserved0_SHIFT             0

/***************************************************************************
 *DSMSG_DATA_ADDR - DS_DATA_PKT_DQM_DEST_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: DSMSG_DATA_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_DSMSG_DATA_ADDR_address_MASK               0xffffffff
#define BCHP_D31DSMAC_A_DSMSG_DATA_ADDR_address_SHIFT              0
#define BCHP_D31DSMAC_A_DSMSG_DATA_ADDR_address_DEFAULT            0x00000000

/***************************************************************************
 *DSMSG_MSG_ADDR - DS_MACMSG_DQM_DEST_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: DSMSG_MSG_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_DSMSG_MSG_ADDR_address_MASK                0xffffffff
#define BCHP_D31DSMAC_A_DSMSG_MSG_ADDR_address_SHIFT               0
#define BCHP_D31DSMAC_A_DSMSG_MSG_ADDR_address_DEFAULT             0x00000000

/***************************************************************************
 *DSMSG_BONDED_ADDR - DS_BONDED_DQM_DEST_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: DSMSG_BONDED_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_DSMSG_BONDED_ADDR_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DSMSG_BONDED_ADDR_address_SHIFT            0
#define BCHP_D31DSMAC_A_DSMSG_BONDED_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *DSMSG_ERRMSG_ADDR - DS_ERRMSG_DQM_DEST_ADDR
 ***************************************************************************/
/* D31DSMAC_A :: DSMSG_ERRMSG_ADDR :: address [31:00] */
#define BCHP_D31DSMAC_A_DSMSG_ERRMSG_ADDR_address_MASK             0xffffffff
#define BCHP_D31DSMAC_A_DSMSG_ERRMSG_ADDR_address_SHIFT            0
#define BCHP_D31DSMAC_A_DSMSG_ERRMSG_ADDR_address_DEFAULT          0x00000000

/***************************************************************************
 *DA_CAM_SEGMENT_ENABLE - DA CAM A SEGMENT ENABLE REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_SEGMENT_ENABLE :: reserved0 [07:02] */
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_reserved0_MASK       0xfc
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_reserved0_SHIFT      2

/* D31DSMAC_A :: DA_CAM_SEGMENT_ENABLE :: CAMSEGEN [01:00] */
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_MASK        0x03
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_SHIFT       0
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_DEFAULT     0x00
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN0   0
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN1   1
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN2   2
#define BCHP_D31DSMAC_A_DA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN3   3

/***************************************************************************
 *Reserved5A81 - Reserved5A81
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A81 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A81_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A81_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5A82 - Reserved5A82
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A82 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A82_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A82_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5A83 - Reserved5A83
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A83 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A83_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A83_reserved0_SHIFT               0

/***************************************************************************
 *DA_CAM_WRITE_POINTER - DA CAM A DATA WRITE POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_WRITE_POINTER :: INDEX [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_POINTER_INDEX_MASK            0xff
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_POINTER_INDEX_SHIFT           0
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_POINTER_INDEX_DEFAULT         0x00

/***************************************************************************
 *DA_CAM_READ_POINTER - DA CAM A DATA READ POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_READ_POINTER :: INDEX [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_READ_POINTER_INDEX_MASK             0xff
#define BCHP_D31DSMAC_A_DA_CAM_READ_POINTER_INDEX_SHIFT            0
#define BCHP_D31DSMAC_A_DA_CAM_READ_POINTER_INDEX_DEFAULT          0x00

/***************************************************************************
 *DA_CAM_WRITE_MASK - DA CAM A MASK WRITE POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_WRITE_MASK :: CAM_WRITE_MASK [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_MASK_CAM_WRITE_MASK_MASK      0xff
#define BCHP_D31DSMAC_A_DA_CAM_WRITE_MASK_CAM_WRITE_MASK_SHIFT     0

/***************************************************************************
 *DA_CAM_READ_MASK - DA CAM A MASK READ POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_READ_MASK :: CAM_READ_MASK [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_READ_MASK_CAM_READ_MASK_MASK        0xff
#define BCHP_D31DSMAC_A_DA_CAM_READ_MASK_CAM_READ_MASK_SHIFT       0

/***************************************************************************
 *Reserved5A88 - Reserved5A88
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A88 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A88_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A88_reserved0_SHIFT               0

/***************************************************************************
 *DA_CAM_ENTRY_EN - DA CAM A ENTRY ENABLE REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_ENTRY_EN :: reserved0 [07:01] */
#define BCHP_D31DSMAC_A_DA_CAM_ENTRY_EN_reserved0_MASK             0xfe
#define BCHP_D31DSMAC_A_DA_CAM_ENTRY_EN_reserved0_SHIFT            1

/* D31DSMAC_A :: DA_CAM_ENTRY_EN :: ENTRY_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_DA_CAM_ENTRY_EN_ENTRY_ENABLE_MASK          0x01
#define BCHP_D31DSMAC_A_DA_CAM_ENTRY_EN_ENTRY_ENABLE_SHIFT         0
#define BCHP_D31DSMAC_A_DA_CAM_ENTRY_EN_ENTRY_ENABLE_DEFAULT       0x00

/***************************************************************************
 *DA_CAM_DATA5 - DA CAM A DATA REGISTERS
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_DATA5 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_DATA5_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_DA_CAM_DATA5_DATA_SHIFT                    0

/***************************************************************************
 *DA_CAM_DATA4 - DA CAM DATA4
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_DATA4 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_DATA4_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_DA_CAM_DATA4_DATA_SHIFT                    0

/***************************************************************************
 *DA_CAM_DATA3 - DA CAM DATA3
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_DATA3 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_DATA3_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_DA_CAM_DATA3_DATA_SHIFT                    0

/***************************************************************************
 *DA_CAM_DATA2 - DA CAM DATA2
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_DATA2 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_DATA2_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_DA_CAM_DATA2_DATA_SHIFT                    0

/***************************************************************************
 *DA_CAM_DATA1 - DA CAM DATA1
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_DATA1 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_DATA1_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_DA_CAM_DATA1_DATA_SHIFT                    0

/***************************************************************************
 *DA_CAM_DATA0 - DA CAM DATA0
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_DATA0 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_DA_CAM_DATA0_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_DA_CAM_DATA0_DATA_SHIFT                    0

/***************************************************************************
 *SA_CAM_SEGMENT_ENABLE - SA CAM A SEGMENT ENABLE REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_SEGMENT_ENABLE :: reserved0 [07:02] */
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_reserved0_MASK       0xfc
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_reserved0_SHIFT      2

/* D31DSMAC_A :: SA_CAM_SEGMENT_ENABLE :: CAMSEGEN [01:00] */
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_MASK        0x03
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_SHIFT       0
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_DEFAULT     0x00
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN0   0
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN1   1
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN2   2
#define BCHP_D31DSMAC_A_SA_CAM_SEGMENT_ENABLE_CAMSEGEN_CAMSEGEN3   3

/***************************************************************************
 *Reserved5A91 - Reserved5A91
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A91 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A91_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A91_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5A92 - Reserved5A92
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A92 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A92_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A92_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5A93 - Reserved5A93
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A93 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A93_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A93_reserved0_SHIFT               0

/***************************************************************************
 *SA_CAM_WRITE_POINTER - SA CAM A DATA WRITE POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_WRITE_POINTER :: INDEX [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_POINTER_INDEX_MASK            0xff
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_POINTER_INDEX_SHIFT           0
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_POINTER_INDEX_DEFAULT         0x00

/***************************************************************************
 *SA_CAM_READ_POINTER - SA CAM A DATA READ POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_READ_POINTER :: INDEX [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_READ_POINTER_INDEX_MASK             0xff
#define BCHP_D31DSMAC_A_SA_CAM_READ_POINTER_INDEX_SHIFT            0
#define BCHP_D31DSMAC_A_SA_CAM_READ_POINTER_INDEX_DEFAULT          0x00

/***************************************************************************
 *SA_CAM_WRITE_MASK - SA CAM A MASK WRITE POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_WRITE_MASK :: CAM_WRITE_MASK [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_MASK_CAM_WRITE_MASK_MASK      0xff
#define BCHP_D31DSMAC_A_SA_CAM_WRITE_MASK_CAM_WRITE_MASK_SHIFT     0

/***************************************************************************
 *SA_CAM_READ_MASK - SA CAM A MASK READ POINTER REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_READ_MASK :: CAM_READ_MASK [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_READ_MASK_CAM_READ_MASK_MASK        0xff
#define BCHP_D31DSMAC_A_SA_CAM_READ_MASK_CAM_READ_MASK_SHIFT       0

/***************************************************************************
 *Reserved5A98 - Reserved5A98
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5A98 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved5A98_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved5A98_reserved0_SHIFT               0

/***************************************************************************
 *SA_CAM_ENTRY_EN - SA CAM A ENTRY ENABLE REGISTER
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_ENTRY_EN :: reserved0 [07:01] */
#define BCHP_D31DSMAC_A_SA_CAM_ENTRY_EN_reserved0_MASK             0xfe
#define BCHP_D31DSMAC_A_SA_CAM_ENTRY_EN_reserved0_SHIFT            1

/* D31DSMAC_A :: SA_CAM_ENTRY_EN :: ENTRY_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_SA_CAM_ENTRY_EN_ENTRY_ENABLE_MASK          0x01
#define BCHP_D31DSMAC_A_SA_CAM_ENTRY_EN_ENTRY_ENABLE_SHIFT         0
#define BCHP_D31DSMAC_A_SA_CAM_ENTRY_EN_ENTRY_ENABLE_DEFAULT       0x00

/***************************************************************************
 *SA_CAM_DATA5 - SA CAM A DATA REGISTERS
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_DATA5 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_DATA5_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_SA_CAM_DATA5_DATA_SHIFT                    0

/***************************************************************************
 *SA_CAM_DATA4 - SA CAM DATA4
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_DATA4 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_DATA4_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_SA_CAM_DATA4_DATA_SHIFT                    0

/***************************************************************************
 *SA_CAM_DATA3 - SA CAM DATA3
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_DATA3 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_DATA3_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_SA_CAM_DATA3_DATA_SHIFT                    0

/***************************************************************************
 *SA_CAM_DATA2 - SA CAM DATA2
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_DATA2 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_DATA2_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_SA_CAM_DATA2_DATA_SHIFT                    0

/***************************************************************************
 *SA_CAM_DATA1 - SA CAM DATA1
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_DATA1 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_DATA1_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_SA_CAM_DATA1_DATA_SHIFT                    0

/***************************************************************************
 *SA_CAM_DATA0 - SA CAM DATA0
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_DATA0 :: DATA [07:00] */
#define BCHP_D31DSMAC_A_SA_CAM_DATA0_DATA_MASK                     0xff
#define BCHP_D31DSMAC_A_SA_CAM_DATA0_DATA_SHIFT                    0

/***************************************************************************
 *DA_CAM_BIST_Control - DA CAM BIST Control
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_BIST_Control :: BIST_Status_Sel [31:24] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_Status_Sel_MASK   0xff000000
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_Status_Sel_SHIFT  24
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_Status_Sel_DEFAULT 0x00000000

/* D31DSMAC_A :: DA_CAM_BIST_Control :: BIST_Skip_Error_Count [23:16] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_Skip_Error_Count_MASK 0x00ff0000
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_Skip_Error_Count_SHIFT 16
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_Skip_Error_Count_DEFAULT 0x00000000

/* D31DSMAC_A :: DA_CAM_BIST_Control :: reserved0 [15:04] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_reserved0_MASK         0x0000fff0
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_reserved0_SHIFT        4

/* D31DSMAC_A :: DA_CAM_BIST_Control :: BIST_DBG_COMP_EN [03:03] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_DBG_COMP_EN_MASK  0x00000008
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_DBG_COMP_EN_SHIFT 3
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_BIST_DBG_COMP_EN_DEFAULT 0x00000000

/* D31DSMAC_A :: DA_CAM_BIST_Control :: CAM_BIST_DBG_DATA_VALID [02:02] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_DBG_DATA_VALID_MASK 0x00000004
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_DBG_DATA_VALID_SHIFT 2
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_DBG_DATA_VALID_DEFAULT 0x00000000

/* D31DSMAC_A :: DA_CAM_BIST_Control :: CAM_BIST_DBG_ENABLE [01:01] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_DBG_ENABLE_MASK 0x00000002
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_DBG_ENABLE_SHIFT 1
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_DBG_ENABLE_DEFAULT 0x00000000

/* D31DSMAC_A :: DA_CAM_BIST_Control :: CAM_BIST_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_ENABLE_MASK   0x00000001
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_ENABLE_SHIFT  0
#define BCHP_D31DSMAC_A_DA_CAM_BIST_Control_CAM_BIST_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DA_CAM_BIST_DBG_DATA - DA CAM BIST DBG DATA
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_BIST_DBG_DATA :: DBG_DATA [31:00] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_DBG_DATA_DBG_DATA_MASK         0xffffffff
#define BCHP_D31DSMAC_A_DA_CAM_BIST_DBG_DATA_DBG_DATA_SHIFT        0

/***************************************************************************
 *DA_CAM_BIST_STATUS - DA CAM BIST STATUS
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_BIST_STATUS :: CAM_BIST_STATUS [31:00] */
#define BCHP_D31DSMAC_A_DA_CAM_BIST_STATUS_CAM_BIST_STATUS_MASK    0xffffffff
#define BCHP_D31DSMAC_A_DA_CAM_BIST_STATUS_CAM_BIST_STATUS_SHIFT   0

/***************************************************************************
 *DA_CAM_TEST_MODE - DA CAM TEST MODE
 ***************************************************************************/
/* D31DSMAC_A :: DA_CAM_TEST_MODE :: reserved0 [31:30] */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_reserved0_MASK            0xc0000000
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_reserved0_SHIFT           30

/* D31DSMAC_A :: DA_CAM_TEST_MODE :: CAM_SI [29:29] */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_SI_MASK               0x20000000
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_SI_SHIFT              29
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_SI_DEFAULT            0x00000000

/* D31DSMAC_A :: DA_CAM_TEST_MODE :: CAM_SE [28:28] */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_SE_MASK               0x10000000
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_SE_SHIFT              28
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_SE_DEFAULT            0x00000000

/* D31DSMAC_A :: DA_CAM_TEST_MODE :: CAM_BYP [27:27] */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_BYP_MASK              0x08000000
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_BYP_SHIFT             27
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_BYP_DEFAULT           0x00000000

/* D31DSMAC_A :: DA_CAM_TEST_MODE :: CAM_TM [26:16] */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_TM_MASK               0x07ff0000
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_TM_SHIFT              16
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_CAM_TM_DEFAULT            0x00000301

/* D31DSMAC_A :: DA_CAM_TEST_MODE :: reserved1 [15:00] */
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_reserved1_MASK            0x0000ffff
#define BCHP_D31DSMAC_A_DA_CAM_TEST_MODE_reserved1_SHIFT           0

/***************************************************************************
 *SA_CAM_BIST_Control - SA CAM BIST Control
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_BIST_Control :: BIST_Status_Sel [31:24] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_Status_Sel_MASK   0xff000000
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_Status_Sel_SHIFT  24
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_Status_Sel_DEFAULT 0x00000000

/* D31DSMAC_A :: SA_CAM_BIST_Control :: BIST_Skip_Error_Count [23:16] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_Skip_Error_Count_MASK 0x00ff0000
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_Skip_Error_Count_SHIFT 16
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_Skip_Error_Count_DEFAULT 0x00000000

/* D31DSMAC_A :: SA_CAM_BIST_Control :: reserved0 [15:04] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_reserved0_MASK         0x0000fff0
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_reserved0_SHIFT        4

/* D31DSMAC_A :: SA_CAM_BIST_Control :: BIST_DBG_COMP_EN [03:03] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_DBG_COMP_EN_MASK  0x00000008
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_DBG_COMP_EN_SHIFT 3
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_BIST_DBG_COMP_EN_DEFAULT 0x00000000

/* D31DSMAC_A :: SA_CAM_BIST_Control :: CAM_BIST_DBG_DATA_VALID [02:02] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_DBG_DATA_VALID_MASK 0x00000004
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_DBG_DATA_VALID_SHIFT 2
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_DBG_DATA_VALID_DEFAULT 0x00000000

/* D31DSMAC_A :: SA_CAM_BIST_Control :: CAM_BIST_DBG_ENABLE [01:01] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_DBG_ENABLE_MASK 0x00000002
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_DBG_ENABLE_SHIFT 1
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_DBG_ENABLE_DEFAULT 0x00000000

/* D31DSMAC_A :: SA_CAM_BIST_Control :: CAM_BIST_ENABLE [00:00] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_ENABLE_MASK   0x00000001
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_ENABLE_SHIFT  0
#define BCHP_D31DSMAC_A_SA_CAM_BIST_Control_CAM_BIST_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *SA_CAM_BIST_DBG_DATA - SA CAM BIST DBG DATA
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_BIST_DBG_DATA :: DBG_DATA [31:00] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_DBG_DATA_DBG_DATA_MASK         0xffffffff
#define BCHP_D31DSMAC_A_SA_CAM_BIST_DBG_DATA_DBG_DATA_SHIFT        0

/***************************************************************************
 *SA_CAM_BIST_STATUS - SA CAM BIST STATUS
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_BIST_STATUS :: CAM_BIST_STATUS [31:00] */
#define BCHP_D31DSMAC_A_SA_CAM_BIST_STATUS_CAM_BIST_STATUS_MASK    0xffffffff
#define BCHP_D31DSMAC_A_SA_CAM_BIST_STATUS_CAM_BIST_STATUS_SHIFT   0

/***************************************************************************
 *SA_CAM_TEST_MODE - SA CAM TEST MODE
 ***************************************************************************/
/* D31DSMAC_A :: SA_CAM_TEST_MODE :: reserved0 [31:30] */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_reserved0_MASK            0xc0000000
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_reserved0_SHIFT           30

/* D31DSMAC_A :: SA_CAM_TEST_MODE :: CAM_SI [29:29] */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_SI_MASK               0x20000000
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_SI_SHIFT              29
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_SI_DEFAULT            0x00000000

/* D31DSMAC_A :: SA_CAM_TEST_MODE :: CAM_SE [28:28] */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_SE_MASK               0x10000000
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_SE_SHIFT              28
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_SE_DEFAULT            0x00000000

/* D31DSMAC_A :: SA_CAM_TEST_MODE :: CAM_BYP [27:27] */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_BYP_MASK              0x08000000
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_BYP_SHIFT             27
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_BYP_DEFAULT           0x00000000

/* D31DSMAC_A :: SA_CAM_TEST_MODE :: CAM_TM [26:16] */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_TM_MASK               0x07ff0000
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_TM_SHIFT              16
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_CAM_TM_DEFAULT            0x00000301

/* D31DSMAC_A :: SA_CAM_TEST_MODE :: reserved1 [15:00] */
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_reserved1_MASK            0x0000ffff
#define BCHP_D31DSMAC_A_SA_CAM_TEST_MODE_reserved1_SHIFT           0

/***************************************************************************
 *Reserved72C0 - Reserved72C0
 ***************************************************************************/
/* D31DSMAC_A :: Reserved72C0 :: reserved0 [07:00] */
#define BCHP_D31DSMAC_A_Reserved72C0_reserved0_MASK                0xff
#define BCHP_D31DSMAC_A_Reserved72C0_reserved0_SHIFT               0

/***************************************************************************
 *CORE_IRQ_PEND - CORE IRQ PEND
 ***************************************************************************/
/* D31DSMAC_A :: CORE_IRQ_PEND :: Pipe_overflow [07:07] */
#define BCHP_D31DSMAC_A_CORE_IRQ_PEND_Pipe_overflow_MASK           0x80
#define BCHP_D31DSMAC_A_CORE_IRQ_PEND_Pipe_overflow_SHIFT          7

/* D31DSMAC_A :: CORE_IRQ_PEND :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_CORE_IRQ_PEND_reserved0_MASK               0x7f
#define BCHP_D31DSMAC_A_CORE_IRQ_PEND_reserved0_SHIFT              0

/***************************************************************************
 *CORE_IRQ_MASK - CORE IRQ MASK
 ***************************************************************************/
/* D31DSMAC_A :: CORE_IRQ_MASK :: Pipe_overflow [07:07] */
#define BCHP_D31DSMAC_A_CORE_IRQ_MASK_Pipe_overflow_MASK           0x80
#define BCHP_D31DSMAC_A_CORE_IRQ_MASK_Pipe_overflow_SHIFT          7

/* D31DSMAC_A :: CORE_IRQ_MASK :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_CORE_IRQ_MASK_reserved0_MASK               0x7f
#define BCHP_D31DSMAC_A_CORE_IRQ_MASK_reserved0_SHIFT              0

/***************************************************************************
 *CORE_IRQ_LEVEL - CORE IRQ LEVEL
 ***************************************************************************/
/* D31DSMAC_A :: CORE_IRQ_LEVEL :: Pipe_overflow [07:07] */
#define BCHP_D31DSMAC_A_CORE_IRQ_LEVEL_Pipe_overflow_MASK          0x80
#define BCHP_D31DSMAC_A_CORE_IRQ_LEVEL_Pipe_overflow_SHIFT         7

/* D31DSMAC_A :: CORE_IRQ_LEVEL :: reserved0 [06:00] */
#define BCHP_D31DSMAC_A_CORE_IRQ_LEVEL_reserved0_MASK              0x7f
#define BCHP_D31DSMAC_A_CORE_IRQ_LEVEL_reserved0_SHIFT             0

/***************************************************************************
 *DPV_START_POINT - \"DPV Start Point \"
 ***************************************************************************/
/* D31DSMAC_A :: DPV_START_POINT :: DPV_point [07:00] */
#define BCHP_D31DSMAC_A_DPV_START_POINT_DPV_point_MASK             0xff
#define BCHP_D31DSMAC_A_DPV_START_POINT_DPV_point_SHIFT            0
#define BCHP_D31DSMAC_A_DPV_START_POINT_DPV_point_DEFAULT          0x00

/***************************************************************************
 *DPV_END_POINT - \"DPV End Point \"
 ***************************************************************************/
/* D31DSMAC_A :: DPV_END_POINT :: DPV_point [07:00] */
#define BCHP_D31DSMAC_A_DPV_END_POINT_DPV_point_MASK               0xff
#define BCHP_D31DSMAC_A_DPV_END_POINT_DPV_point_SHIFT              0
#define BCHP_D31DSMAC_A_DPV_END_POINT_DPV_point_DEFAULT            0x00

/***************************************************************************
 *DPV_OFFSET - \"DPV Offset \"
 ***************************************************************************/
/* D31DSMAC_A :: DPV_OFFSET :: DPV_offset [15:00] */
#define BCHP_D31DSMAC_A_DPV_OFFSET_DPV_offset_MASK                 0xffff
#define BCHP_D31DSMAC_A_DPV_OFFSET_DPV_offset_SHIFT                0
#define BCHP_D31DSMAC_A_DPV_OFFSET_DPV_offset_DEFAULT              0x0000

/***************************************************************************
 *DPV_TIMESTAMP - DPV TIMESTAMP
 ***************************************************************************/
/* D31DSMAC_A :: DPV_TIMESTAMP :: timestamp [31:00] */
#define BCHP_D31DSMAC_A_DPV_TIMESTAMP_timestamp_MASK               0xffffffff
#define BCHP_D31DSMAC_A_DPV_TIMESTAMP_timestamp_SHIFT              0

/***************************************************************************
 *Reserved5ACC - Reserved5ACC
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5ACC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5ACC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5ACC_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AD0 - Reserved5AD0
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AD0 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AD0_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AD0_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AD4 - Reserved5AD4
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AD4 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AD4_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AD4_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AD8 - Reserved5AD8
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AD8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AD8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AD8_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5ADC - Reserved5ADC
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5ADC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5ADC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5ADC_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AE0 - Reserved5AE0
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AE0 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AE0_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AE0_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AE4 - Reserved5AE4
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AE4 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AE4_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AE4_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AE8 - Reserved5AE8
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AE8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AE8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AE8_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AEC - Reserved5AEC
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AEC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AEC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AEC_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AF0 - Reserved5AF0
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AF0 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AF0_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AF0_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AF4 - Reserved5AF4
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AF4 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AF4_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AF4_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AF8 - Reserved5AF8
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AF8 :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AF8_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AF8_reserved0_SHIFT               0

/***************************************************************************
 *Reserved5AFC - Reserved5AFC
 ***************************************************************************/
/* D31DSMAC_A :: Reserved5AFC :: reserved0 [31:00] */
#define BCHP_D31DSMAC_A_Reserved5AFC_reserved0_MASK                0xffffffff
#define BCHP_D31DSMAC_A_Reserved5AFC_reserved0_SHIFT               0

/***************************************************************************
 *AES_A_KEY_SEQ_0_EVEN - \"AES Key Sequence \"
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_0_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_0_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_0_ODD - AES A KEY SEQ 0 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_0_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_0_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_0_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_1_EVEN - AES A KEY SEQ 1 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_1_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_1_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_1_ODD - AES A KEY SEQ 1 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_1_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_1_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_1_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_2_EVEN - AES A KEY SEQ 2 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_2_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_2_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_2_ODD - AES A KEY SEQ 2 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_2_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_2_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_2_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_3_EVEN - AES A KEY SEQ 3 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_3_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_3_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_3_ODD - AES A KEY SEQ 3 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_3_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_3_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_3_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_4_EVEN - AES A KEY SEQ 4 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_4_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_4_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_4_ODD - AES A KEY SEQ 4 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_4_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_4_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_4_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_5_EVEN - AES A KEY SEQ 5 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_5_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_5_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_5_ODD - AES A KEY SEQ 5 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_5_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_5_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_5_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_6_EVEN - AES A KEY SEQ 6 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_6_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_6_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_6_ODD - AES A KEY SEQ 6 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_6_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_6_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_6_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_7_EVEN - AES A KEY SEQ 7 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_7_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_7_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_7_ODD - AES A KEY SEQ 7 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_7_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_7_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_7_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_8_EVEN - AES A KEY SEQ 8 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_8_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_8_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_8_ODD - AES A KEY SEQ 8 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_8_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_8_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_8_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_9_EVEN - AES A KEY SEQ 9 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_9_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_EVEN_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_EVEN_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_9_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_EVEN_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_EVEN_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_9_ODD - AES A KEY SEQ 9 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_9_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_ODD_reserved0_MASK         0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_ODD_reserved0_SHIFT        4

/* D31DSMAC_A :: AES_A_KEY_SEQ_9_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_ODD_seq_MASK               0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_9_ODD_seq_SHIFT              0

/***************************************************************************
 *AES_A_KEY_SEQ_10_EVEN - AES A KEY SEQ 10 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_10_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_10_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_10_ODD - AES A KEY SEQ 10 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_10_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_10_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_10_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_11_EVEN - AES A KEY SEQ 11 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_11_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_11_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_11_ODD - AES A KEY SEQ 11 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_11_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_11_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_11_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_12_EVEN - AES A KEY SEQ 12 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_12_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_12_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_12_ODD - AES A KEY SEQ 12 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_12_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_12_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_12_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_13_EVEN - AES A KEY SEQ 13 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_13_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_13_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_13_ODD - AES A KEY SEQ 13 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_13_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_13_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_13_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_14_EVEN - AES A KEY SEQ 14 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_14_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_14_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_14_ODD - AES A KEY SEQ 14 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_14_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_14_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_14_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_15_EVEN - AES A KEY SEQ 15 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_15_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_15_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_15_ODD - AES A KEY SEQ 15 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_15_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_15_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_15_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_16_EVEN - AES A KEY SEQ 16 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_16_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_16_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_16_ODD - AES A KEY SEQ 16 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_16_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_16_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_16_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_17_EVEN - AES A KEY SEQ 17 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_17_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_17_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_17_ODD - AES A KEY SEQ 17 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_17_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_17_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_17_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_18_EVEN - AES A KEY SEQ 18 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_18_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_18_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_18_ODD - AES A KEY SEQ 18 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_18_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_18_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_18_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_19_EVEN - AES A KEY SEQ 19 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_19_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_19_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_19_ODD - AES A KEY SEQ 19 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_19_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_19_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_19_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_20_EVEN - AES A KEY SEQ 20 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_20_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_20_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_20_ODD - AES A KEY SEQ 20 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_20_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_20_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_20_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_21_EVEN - AES A KEY SEQ 21 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_21_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_21_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_21_ODD - AES A KEY SEQ 21 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_21_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_21_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_21_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_22_EVEN - AES A KEY SEQ 22 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_22_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_22_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_22_ODD - AES A KEY SEQ 22 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_22_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_22_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_22_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_23_EVEN - AES A KEY SEQ 23 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_23_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_23_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_23_ODD - AES A KEY SEQ 23 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_23_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_23_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_23_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_24_EVEN - AES A KEY SEQ 24 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_24_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_24_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_24_ODD - AES A KEY SEQ 24 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_24_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_24_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_24_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_25_EVEN - AES A KEY SEQ 25 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_25_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_25_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_25_ODD - AES A KEY SEQ 25 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_25_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_25_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_25_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_26_EVEN - AES A KEY SEQ 26 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_26_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_26_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_26_ODD - AES A KEY SEQ 26 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_26_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_26_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_26_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_27_EVEN - AES A KEY SEQ 27 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_27_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_27_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_27_ODD - AES A KEY SEQ 27 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_27_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_27_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_27_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_28_EVEN - AES A KEY SEQ 28 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_28_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_28_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_28_ODD - AES A KEY SEQ 28 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_28_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_28_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_28_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_29_EVEN - AES A KEY SEQ 29 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_29_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_29_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_29_ODD - AES A KEY SEQ 29 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_29_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_29_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_29_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_30_EVEN - AES A KEY SEQ 30 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_30_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_30_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_30_ODD - AES A KEY SEQ 30 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_30_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_30_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_30_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_31_EVEN - AES A KEY SEQ 31 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_31_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_31_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_31_ODD - AES A KEY SEQ 31 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_31_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_31_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_31_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_32_EVEN - AES A KEY SEQ 32 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_32_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_32_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_32_ODD - AES A KEY SEQ 32 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_32_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_32_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_32_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_33_EVEN - AES A KEY SEQ 33 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_33_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_33_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_33_ODD - AES A KEY SEQ 33 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_33_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_33_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_33_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_34_EVEN - AES A KEY SEQ 34 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_34_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_34_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_34_ODD - AES A KEY SEQ 34 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_34_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_34_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_34_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_35_EVEN - AES A KEY SEQ 35 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_35_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_35_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_35_ODD - AES A KEY SEQ 35 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_35_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_35_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_35_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_36_EVEN - AES A KEY SEQ 36 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_36_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_36_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_36_ODD - AES A KEY SEQ 36 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_36_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_36_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_36_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_37_EVEN - AES A KEY SEQ 37 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_37_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_37_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_37_ODD - AES A KEY SEQ 37 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_37_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_37_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_37_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_38_EVEN - AES A KEY SEQ 38 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_38_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_38_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_38_ODD - AES A KEY SEQ 38 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_38_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_38_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_38_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_39_EVEN - AES A KEY SEQ 39 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_39_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_39_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_39_ODD - AES A KEY SEQ 39 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_39_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_39_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_39_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_40_EVEN - AES A KEY SEQ 40 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_40_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_40_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_40_ODD - AES A KEY SEQ 40 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_40_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_40_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_40_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_41_EVEN - AES A KEY SEQ 41 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_41_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_41_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_41_ODD - AES A KEY SEQ 41 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_41_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_41_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_41_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_42_EVEN - AES A KEY SEQ 42 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_42_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_42_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_42_ODD - AES A KEY SEQ 42 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_42_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_42_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_42_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_43_EVEN - AES A KEY SEQ 43 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_43_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_43_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_43_ODD - AES A KEY SEQ 43 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_43_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_43_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_43_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_44_EVEN - AES A KEY SEQ 44 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_44_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_44_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_44_ODD - AES A KEY SEQ 44 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_44_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_44_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_44_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_45_EVEN - AES A KEY SEQ 45 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_45_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_45_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_45_ODD - AES A KEY SEQ 45 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_45_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_45_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_45_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_46_EVEN - AES A KEY SEQ 46 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_46_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_46_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_46_ODD - AES A KEY SEQ 46 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_46_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_46_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_46_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_47_EVEN - AES A KEY SEQ 47 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_47_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_47_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_47_ODD - AES A KEY SEQ 47 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_47_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_47_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_47_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_48_EVEN - AES A KEY SEQ 48 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_48_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_48_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_48_ODD - AES A KEY SEQ 48 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_48_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_48_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_48_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_49_EVEN - AES A KEY SEQ 49 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_49_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_49_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_49_ODD - AES A KEY SEQ 49 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_49_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_49_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_49_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_50_EVEN - AES A KEY SEQ 50 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_50_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_50_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_50_ODD - AES A KEY SEQ 50 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_50_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_50_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_50_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_51_EVEN - AES A KEY SEQ 51 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_51_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_51_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_51_ODD - AES A KEY SEQ 51 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_51_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_51_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_51_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_52_EVEN - AES A KEY SEQ 52 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_52_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_52_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_52_ODD - AES A KEY SEQ 52 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_52_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_52_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_52_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_53_EVEN - AES A KEY SEQ 53 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_53_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_53_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_53_ODD - AES A KEY SEQ 53 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_53_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_53_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_53_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_54_EVEN - AES A KEY SEQ 54 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_54_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_54_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_54_ODD - AES A KEY SEQ 54 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_54_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_54_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_54_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_55_EVEN - AES A KEY SEQ 55 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_55_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_55_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_55_ODD - AES A KEY SEQ 55 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_55_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_55_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_55_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_56_EVEN - AES A KEY SEQ 56 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_56_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_56_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_56_ODD - AES A KEY SEQ 56 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_56_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_56_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_56_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_57_EVEN - AES A KEY SEQ 57 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_57_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_57_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_57_ODD - AES A KEY SEQ 57 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_57_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_57_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_57_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_58_EVEN - AES A KEY SEQ 58 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_58_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_58_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_58_ODD - AES A KEY SEQ 58 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_58_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_58_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_58_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_59_EVEN - AES A KEY SEQ 59 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_59_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_59_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_59_ODD - AES A KEY SEQ 59 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_59_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_59_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_59_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_60_EVEN - AES A KEY SEQ 60 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_60_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_60_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_60_ODD - AES A KEY SEQ 60 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_60_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_60_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_60_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_61_EVEN - AES A KEY SEQ 61 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_61_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_61_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_61_ODD - AES A KEY SEQ 61 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_61_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_61_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_61_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_62_EVEN - AES A KEY SEQ 62 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_62_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_62_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_62_ODD - AES A KEY SEQ 62 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_62_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_62_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_62_ODD_seq_SHIFT             0

/***************************************************************************
 *AES_A_KEY_SEQ_63_EVEN - AES A KEY SEQ 63 EVEN
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_63_EVEN :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_EVEN_reserved0_MASK       0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_EVEN_reserved0_SHIFT      4

/* D31DSMAC_A :: AES_A_KEY_SEQ_63_EVEN :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_EVEN_seq_MASK             0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_EVEN_seq_SHIFT            0

/***************************************************************************
 *AES_A_KEY_SEQ_63_ODD - AES A KEY SEQ 63 ODD
 ***************************************************************************/
/* D31DSMAC_A :: AES_A_KEY_SEQ_63_ODD :: reserved0 [07:04] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_ODD_reserved0_MASK        0xf0
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_ODD_reserved0_SHIFT       4

/* D31DSMAC_A :: AES_A_KEY_SEQ_63_ODD :: seq [03:00] */
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_ODD_seq_MASK              0x0f
#define BCHP_D31DSMAC_A_AES_A_KEY_SEQ_63_ODD_seq_SHIFT             0

/***************************************************************************
 *TC_ALLOC_CONTROL - TC ALLOC CONTROL
 ***************************************************************************/
/* D31DSMAC_A :: TC_ALLOC_CONTROL :: reserved0 [31:09] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_reserved0_MASK            0xfffffe00
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_reserved0_SHIFT           9

/* D31DSMAC_A :: TC_ALLOC_CONTROL :: ALLOC_BOUND_WR [08:08] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ALLOC_BOUND_WR_MASK       0x00000100
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ALLOC_BOUND_WR_SHIFT      8

/* D31DSMAC_A :: TC_ALLOC_CONTROL :: reserved1 [07:04] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_reserved1_MASK            0x000000f0
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_reserved1_SHIFT           4

/* D31DSMAC_A :: TC_ALLOC_CONTROL :: ENABLE_D [03:03] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_D_MASK             0x00000008
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_D_SHIFT            3
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_D_DEFAULT          0x00000000

/* D31DSMAC_A :: TC_ALLOC_CONTROL :: ENABLE_C [02:02] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_C_MASK             0x00000004
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_C_SHIFT            2

/* D31DSMAC_A :: TC_ALLOC_CONTROL :: ENABLE_B [01:01] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_B_MASK             0x00000002
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_B_SHIFT            1

/* D31DSMAC_A :: TC_ALLOC_CONTROL :: ENABLE_A [00:00] */
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_A_MASK             0x00000001
#define BCHP_D31DSMAC_A_TC_ALLOC_CONTROL_ENABLE_A_SHIFT            0

/***************************************************************************
 *TC_ALLOC_BURST - TC ALLOC BURST
 ***************************************************************************/
/* D31DSMAC_A :: TC_ALLOC_BURST :: ALLOC_BURST_D [31:24] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_D_MASK          0xff000000
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_D_SHIFT         24
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_D_DEFAULT       0x00000004

/* D31DSMAC_A :: TC_ALLOC_BURST :: ALLOC_BURST_C [23:16] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_C_MASK          0x00ff0000
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_C_SHIFT         16
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_C_DEFAULT       0x00000004

/* D31DSMAC_A :: TC_ALLOC_BURST :: ALLOC_BURST_B [15:08] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_B_MASK          0x0000ff00
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_B_SHIFT         8
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_B_DEFAULT       0x00000004

/* D31DSMAC_A :: TC_ALLOC_BURST :: ALLOC_BURST_A [07:00] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_A_MASK          0x000000ff
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_A_SHIFT         0
#define BCHP_D31DSMAC_A_TC_ALLOC_BURST_ALLOC_BURST_A_DEFAULT       0x00000004

/***************************************************************************
 *TC_ALLOC_LOW - TC ALLOC LOW
 ***************************************************************************/
/* D31DSMAC_A :: TC_ALLOC_LOW :: ALLOC_LOW_D [31:24] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_D_MASK              0xff000000
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_D_SHIFT             24
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_D_DEFAULT           0x00000004

/* D31DSMAC_A :: TC_ALLOC_LOW :: ALLOC_LOW_C [23:16] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_C_MASK              0x00ff0000
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_C_SHIFT             16
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_C_DEFAULT           0x00000004

/* D31DSMAC_A :: TC_ALLOC_LOW :: ALLOC_LOW_B [15:08] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_B_MASK              0x0000ff00
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_B_SHIFT             8
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_B_DEFAULT           0x00000004

/* D31DSMAC_A :: TC_ALLOC_LOW :: ALLOC_LOW_A [07:00] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_A_MASK              0x000000ff
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_A_SHIFT             0
#define BCHP_D31DSMAC_A_TC_ALLOC_LOW_ALLOC_LOW_A_DEFAULT           0x00000004

/***************************************************************************
 *TC_ALLOC_NOT_LOW - TC ALLOC NOT LOW
 ***************************************************************************/
/* D31DSMAC_A :: TC_ALLOC_NOT_LOW :: ALLOC_NOT_LOW_D [31:24] */
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_D_MASK      0xff000000
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_D_SHIFT     24
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_D_DEFAULT   0x00000008

/* D31DSMAC_A :: TC_ALLOC_NOT_LOW :: ALLOC_NOT_LOW_C [23:16] */
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_C_MASK      0x00ff0000
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_C_SHIFT     16
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_C_DEFAULT   0x00000008

/* D31DSMAC_A :: TC_ALLOC_NOT_LOW :: ALLOC_NOT_LOW_B [15:08] */
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_B_MASK      0x0000ff00
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_B_SHIFT     8
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_B_DEFAULT   0x00000008

/* D31DSMAC_A :: TC_ALLOC_NOT_LOW :: ALLOC_NOT_LOW_A [07:00] */
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_A_MASK      0x000000ff
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_A_SHIFT     0
#define BCHP_D31DSMAC_A_TC_ALLOC_NOT_LOW_ALLOC_NOT_LOW_A_DEFAULT   0x00000008

/***************************************************************************
 *TC_ALLOC_BOUND - TC ALLOC BOUND
 ***************************************************************************/
/* D31DSMAC_A :: TC_ALLOC_BOUND :: ALLOC_BOUND_3 [31:24] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_3_MASK          0xff000000
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_3_SHIFT         24
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_3_DEFAULT       0x00000080

/* D31DSMAC_A :: TC_ALLOC_BOUND :: ALLOC_BOUND_2 [23:16] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_2_MASK          0x00ff0000
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_2_SHIFT         16
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_2_DEFAULT       0x00000040

/* D31DSMAC_A :: TC_ALLOC_BOUND :: ALLOC_BOUND_1 [15:08] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_1_MASK          0x0000ff00
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_1_SHIFT         8
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_1_DEFAULT       0x00000020

/* D31DSMAC_A :: TC_ALLOC_BOUND :: ALLOC_BOUND_0 [07:00] */
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_0_MASK          0x000000ff
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_0_SHIFT         0
#define BCHP_D31DSMAC_A_TC_ALLOC_BOUND_ALLOC_BOUND_0_DEFAULT       0x00000010

/***************************************************************************
 *TC_FREE_CONTROL - TC FREE CONTROL
 ***************************************************************************/
/* D31DSMAC_A :: TC_FREE_CONTROL :: reserved0 [31:18] */
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_reserved0_MASK             0xfffc0000
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_reserved0_SHIFT            18

/* D31DSMAC_A :: TC_FREE_CONTROL :: FLUSH_CACHE [17:17] */
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FLUSH_CACHE_MASK           0x00020000
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FLUSH_CACHE_SHIFT          17
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FLUSH_CACHE_DEFAULT        0x00000000

/* D31DSMAC_A :: TC_FREE_CONTROL :: FREE_ENABLE [16:16] */
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_ENABLE_MASK           0x00010000
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_ENABLE_SHIFT          16
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_ENABLE_DEFAULT        0x00000000

/* D31DSMAC_A :: TC_FREE_CONTROL :: FREE_MAX_BURST [15:08] */
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_MAX_BURST_MASK        0x0000ff00
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_MAX_BURST_SHIFT       8
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_MAX_BURST_DEFAULT     0x00000001

/* D31DSMAC_A :: TC_FREE_CONTROL :: FREE_THREASHOLD [07:00] */
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_THREASHOLD_MASK       0x000000ff
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_THREASHOLD_SHIFT      0
#define BCHP_D31DSMAC_A_TC_FREE_CONTROL_FREE_THREASHOLD_DEFAULT    0x00000008

/***************************************************************************
 *TC_ALLOC_LEVEL - TC ALLOC LEVEL
 ***************************************************************************/
/* D31DSMAC_A :: TC_ALLOC_LEVEL :: ALLOC_LEVEL_D [31:24] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_D_MASK          0xff000000
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_D_SHIFT         24
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_D_DEFAULT       0x00000000

/* D31DSMAC_A :: TC_ALLOC_LEVEL :: ALLOC_LEVEL_C [23:16] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_C_MASK          0x00ff0000
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_C_SHIFT         16
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_C_DEFAULT       0x00000000

/* D31DSMAC_A :: TC_ALLOC_LEVEL :: ALLOC_LEVEL_B [15:08] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_B_MASK          0x0000ff00
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_B_SHIFT         8
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_B_DEFAULT       0x00000000

/* D31DSMAC_A :: TC_ALLOC_LEVEL :: ALLOC_LEVEL_A [07:00] */
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_A_MASK          0x000000ff
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_A_SHIFT         0
#define BCHP_D31DSMAC_A_TC_ALLOC_LEVEL_ALLOC_LEVEL_A_DEFAULT       0x00000000

/***************************************************************************
 *TC_STATUS - TC STATUS
 ***************************************************************************/
/* D31DSMAC_A :: TC_STATUS :: FREE_LEVEL [31:24] */
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_LEVEL_MASK                  0xff000000
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_LEVEL_SHIFT                 24
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_LEVEL_DEFAULT               0x00000000

/* D31DSMAC_A :: TC_STATUS :: reserved0 [23:23] */
#define BCHP_D31DSMAC_A_TC_STATUS_reserved0_MASK                   0x00800000
#define BCHP_D31DSMAC_A_TC_STATUS_reserved0_SHIFT                  23

/* D31DSMAC_A :: TC_STATUS :: INVALID_TOKEN_RCVD [22:22] */
#define BCHP_D31DSMAC_A_TC_STATUS_INVALID_TOKEN_RCVD_MASK          0x00400000
#define BCHP_D31DSMAC_A_TC_STATUS_INVALID_TOKEN_RCVD_SHIFT         22
#define BCHP_D31DSMAC_A_TC_STATUS_INVALID_TOKEN_RCVD_DEFAULT       0x00000000

/* D31DSMAC_A :: TC_STATUS :: FREE_FULL [21:21] */
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_FULL_MASK                   0x00200000
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_FULL_SHIFT                  21
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_FULL_DEFAULT                0x00000000

/* D31DSMAC_A :: TC_STATUS :: FREE_EMPTY [20:20] */
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_EMPTY_MASK                  0x00100000
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_EMPTY_SHIFT                 20
#define BCHP_D31DSMAC_A_TC_STATUS_FREE_EMPTY_DEFAULT               0x00000000

/* D31DSMAC_A :: TC_STATUS :: reserved1 [19:17] */
#define BCHP_D31DSMAC_A_TC_STATUS_reserved1_MASK                   0x000e0000
#define BCHP_D31DSMAC_A_TC_STATUS_reserved1_SHIFT                  17

/* D31DSMAC_A :: TC_STATUS :: ALLOC_TOKENS_LOW [16:16] */
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_TOKENS_LOW_MASK            0x00010000
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_TOKENS_LOW_SHIFT           16
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_TOKENS_LOW_DEFAULT         0x00000000

/* D31DSMAC_A :: TC_STATUS :: reserved2 [15:12] */
#define BCHP_D31DSMAC_A_TC_STATUS_reserved2_MASK                   0x0000f000
#define BCHP_D31DSMAC_A_TC_STATUS_reserved2_SHIFT                  12

/* D31DSMAC_A :: TC_STATUS :: ALLOC_FULL [11:08] */
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_FULL_MASK                  0x00000f00
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_FULL_SHIFT                 8
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_FULL_DEFAULT               0x00000000

/* D31DSMAC_A :: TC_STATUS :: reserved3 [07:04] */
#define BCHP_D31DSMAC_A_TC_STATUS_reserved3_MASK                   0x000000f0
#define BCHP_D31DSMAC_A_TC_STATUS_reserved3_SHIFT                  4

/* D31DSMAC_A :: TC_STATUS :: ALLOC_EMPTY [03:00] */
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_EMPTY_MASK                 0x0000000f
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_EMPTY_SHIFT                0
#define BCHP_D31DSMAC_A_TC_STATUS_ALLOC_EMPTY_DEFAULT              0x00000000

/***************************************************************************
 *TC_TOKEN_TIMER - TC TOKEN TIMER
 ***************************************************************************/
/* D31DSMAC_A :: TC_TOKEN_TIMER :: TOKEN_TIMER [31:00] */
#define BCHP_D31DSMAC_A_TC_TOKEN_TIMER_TOKEN_TIMER_MASK            0xffffffff
#define BCHP_D31DSMAC_A_TC_TOKEN_TIMER_TOKEN_TIMER_SHIFT           0
#define BCHP_D31DSMAC_A_TC_TOKEN_TIMER_TOKEN_TIMER_DEFAULT         0x00000000

/***************************************************************************
 *DISCARD_ON_THRESHOLD - DISCARD ON THRESHOLD
 ***************************************************************************/
/* D31DSMAC_A :: DISCARD_ON_THRESHOLD :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_DISCARD_ON_THRESHOLD_reserved0_MASK        0xffff0000
#define BCHP_D31DSMAC_A_DISCARD_ON_THRESHOLD_reserved0_SHIFT       16

/* D31DSMAC_A :: DISCARD_ON_THRESHOLD :: threshold [15:00] */
#define BCHP_D31DSMAC_A_DISCARD_ON_THRESHOLD_threshold_MASK        0x0000ffff
#define BCHP_D31DSMAC_A_DISCARD_ON_THRESHOLD_threshold_SHIFT       0
#define BCHP_D31DSMAC_A_DISCARD_ON_THRESHOLD_threshold_DEFAULT     0x00000100

/***************************************************************************
 *DISCARD_OFF_THRESHOLD - DISCARD OFF THRESHOLD
 ***************************************************************************/
/* D31DSMAC_A :: DISCARD_OFF_THRESHOLD :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_DISCARD_OFF_THRESHOLD_reserved0_MASK       0xffff0000
#define BCHP_D31DSMAC_A_DISCARD_OFF_THRESHOLD_reserved0_SHIFT      16

/* D31DSMAC_A :: DISCARD_OFF_THRESHOLD :: threshold [15:00] */
#define BCHP_D31DSMAC_A_DISCARD_OFF_THRESHOLD_threshold_MASK       0x0000ffff
#define BCHP_D31DSMAC_A_DISCARD_OFF_THRESHOLD_threshold_SHIFT      0
#define BCHP_D31DSMAC_A_DISCARD_OFF_THRESHOLD_threshold_DEFAULT    0x00000200

/***************************************************************************
 *DISCARD_CONTROL - DISCARD CONTROL
 ***************************************************************************/
/* D31DSMAC_A :: DISCARD_CONTROL :: reserved0 [31:03] */
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_reserved0_MASK             0xfffffff8
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_reserved0_SHIFT            3

/* D31DSMAC_A :: DISCARD_CONTROL :: PHY_plc_err_bit_en [02:02] */
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_PHY_plc_err_bit_en_MASK    0x00000004
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_PHY_plc_err_bit_en_SHIFT   2

/* D31DSMAC_A :: DISCARD_CONTROL :: PHY_main_err_bit_en [01:01] */
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_PHY_main_err_bit_en_MASK   0x00000002
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_PHY_main_err_bit_en_SHIFT  1

/* D31DSMAC_A :: DISCARD_CONTROL :: enable [00:00] */
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_enable_MASK                0x00000001
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_enable_SHIFT               0
#define BCHP_D31DSMAC_A_DISCARD_CONTROL_enable_DEFAULT             0x00000001

/***************************************************************************
 *DIAG_PORT_READBACK - DIAG PORT READBACK
 ***************************************************************************/
/* D31DSMAC_A :: DIAG_PORT_READBACK :: diag_port [31:00] */
#define BCHP_D31DSMAC_A_DIAG_PORT_READBACK_diag_port_MASK          0xffffffff
#define BCHP_D31DSMAC_A_DIAG_PORT_READBACK_diag_port_SHIFT         0

/***************************************************************************
 *PPEND_FIFO_SPACE_THRESH - PPEND FIFO SPACE THRESH
 ***************************************************************************/
/* D31DSMAC_A :: PPEND_FIFO_SPACE_THRESH :: reserved0 [31:18] */
#define BCHP_D31DSMAC_A_PPEND_FIFO_SPACE_THRESH_reserved0_MASK     0xfffc0000
#define BCHP_D31DSMAC_A_PPEND_FIFO_SPACE_THRESH_reserved0_SHIFT    18

/* D31DSMAC_A :: PPEND_FIFO_SPACE_THRESH :: threshold [17:00] */
#define BCHP_D31DSMAC_A_PPEND_FIFO_SPACE_THRESH_threshold_MASK     0x0003ffff
#define BCHP_D31DSMAC_A_PPEND_FIFO_SPACE_THRESH_threshold_SHIFT    0
#define BCHP_D31DSMAC_A_PPEND_FIFO_SPACE_THRESH_threshold_DEFAULT  0x0001c000

/***************************************************************************
 *FAST_CLOCK_THRESHOLD - FAST CLOCK THRESHOLD
 ***************************************************************************/
/* D31DSMAC_A :: FAST_CLOCK_THRESHOLD :: reserved0 [31:16] */
#define BCHP_D31DSMAC_A_FAST_CLOCK_THRESHOLD_reserved0_MASK        0xffff0000
#define BCHP_D31DSMAC_A_FAST_CLOCK_THRESHOLD_reserved0_SHIFT       16

/* D31DSMAC_A :: FAST_CLOCK_THRESHOLD :: threshold [15:00] */
#define BCHP_D31DSMAC_A_FAST_CLOCK_THRESHOLD_threshold_MASK        0x0000ffff
#define BCHP_D31DSMAC_A_FAST_CLOCK_THRESHOLD_threshold_SHIFT       0
#define BCHP_D31DSMAC_A_FAST_CLOCK_THRESHOLD_threshold_DEFAULT     0x00000400

/***************************************************************************
 *DS_CHANNEL_ID - DS CHANNEL ID
 ***************************************************************************/
/* D31DSMAC_A :: DS_CHANNEL_ID :: CHANID [07:00] */
#define BCHP_D31DSMAC_A_DS_CHANNEL_ID_CHANID_MASK                  0xff
#define BCHP_D31DSMAC_A_DS_CHANNEL_ID_CHANID_SHIFT                 0
#define BCHP_D31DSMAC_A_DS_CHANNEL_ID_CHANID_DEFAULT               0x00

/***************************************************************************
 *OUTCHAN_REG - OUTCHAN REG
 ***************************************************************************/
/* D31DSMAC_A :: OUTCHAN_REG :: profile_override [07:07] */
#define BCHP_D31DSMAC_A_OUTCHAN_REG_profile_override_MASK          0x80
#define BCHP_D31DSMAC_A_OUTCHAN_REG_profile_override_SHIFT         7

/* D31DSMAC_A :: OUTCHAN_REG :: reserved0 [06:06] */
#define BCHP_D31DSMAC_A_OUTCHAN_REG_reserved0_MASK                 0x40
#define BCHP_D31DSMAC_A_OUTCHAN_REG_reserved0_SHIFT                6

/* D31DSMAC_A :: OUTCHAN_REG :: channel [05:00] */
#define BCHP_D31DSMAC_A_OUTCHAN_REG_channel_MASK                   0x3f
#define BCHP_D31DSMAC_A_OUTCHAN_REG_channel_SHIFT                  0
#define BCHP_D31DSMAC_A_OUTCHAN_REG_channel_DEFAULT                0x00

/***************************************************************************
 *DPD_PROFILE_ID_0 - DPD Profile ID 0
 ***************************************************************************/
/* D31DSMAC_A :: DPD_PROFILE_ID_0 :: ID [07:00] */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_0_ID_MASK                   0xff
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_0_ID_SHIFT                  0
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_0_ID_DEFAULT                0x00

/***************************************************************************
 *DPD_PROFILE_ID_1 - DPD Profile ID 1
 ***************************************************************************/
/* D31DSMAC_A :: DPD_PROFILE_ID_1 :: ID [07:00] */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_1_ID_MASK                   0xff
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_1_ID_SHIFT                  0
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_1_ID_DEFAULT                0x00

/***************************************************************************
 *DPD_PROFILE_ID_2 - DPD Profile ID 2
 ***************************************************************************/
/* D31DSMAC_A :: DPD_PROFILE_ID_2 :: ID [07:00] */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_2_ID_MASK                   0xff
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_2_ID_SHIFT                  0
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_2_ID_DEFAULT                0x00

/***************************************************************************
 *DPD_PROFILE_ID_3 - DPD Profile ID 3
 ***************************************************************************/
/* D31DSMAC_A :: DPD_PROFILE_ID_3 :: ID [07:00] */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_3_ID_MASK                   0xff
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_3_ID_SHIFT                  0
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_3_ID_DEFAULT                0x00

/***************************************************************************
 *DPD_PROFILE_ID_4 - DPD Profile ID 4
 ***************************************************************************/
/* D31DSMAC_A :: DPD_PROFILE_ID_4 :: ID [07:00] */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_4_ID_MASK                   0xff
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_4_ID_SHIFT                  0
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_4_ID_DEFAULT                0x00

/***************************************************************************
 *DPD_PROFILE_ID_5 - DPD Profile ID 5
 ***************************************************************************/
/* D31DSMAC_A :: DPD_PROFILE_ID_5 :: ID [07:00] */
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_5_ID_MASK                   0xff
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_5_ID_SHIFT                  0
#define BCHP_D31DSMAC_A_DPD_PROFILE_ID_5_ID_DEFAULT                0x00

/***************************************************************************
 *LFSR_ENABLE - LFSR_ENABLE
 ***************************************************************************/
/* D31DSMAC_A :: LFSR_ENABLE :: ENABLE [31:00] */
#define BCHP_D31DSMAC_A_LFSR_ENABLE_ENABLE_MASK                    0xffffffff
#define BCHP_D31DSMAC_A_LFSR_ENABLE_ENABLE_SHIFT                   0
#define BCHP_D31DSMAC_A_LFSR_ENABLE_ENABLE_DEFAULT                 0x00000000

/***************************************************************************
 *LFSR_RESULT - LFSR_RESULT
 ***************************************************************************/
/* D31DSMAC_A :: LFSR_RESULT :: RESULT [31:00] */
#define BCHP_D31DSMAC_A_LFSR_RESULT_RESULT_MASK                    0xffffffff
#define BCHP_D31DSMAC_A_LFSR_RESULT_RESULT_SHIFT                   0

/***************************************************************************
 *DMA_BUFFER_BASE_ADDR1 - DMA BUFFER BASE ADDR1
 ***************************************************************************/
/* D31DSMAC_A :: DMA_BUFFER_BASE_ADDR1 :: BASE_ADDR [31:00] */
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR1_BASE_ADDR_MASK       0xffffffff
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR1_BASE_ADDR_SHIFT      0
#define BCHP_D31DSMAC_A_DMA_BUFFER_BASE_ADDR1_BASE_ADDR_DEFAULT    0x00000000

#endif /* #ifndef BCHP_D31DSMAC_A_H__ */

/* End of File */
