VPR FPGA Placement and Routing.
Version: 8.0.0-rc1+unkown
Revision: v8.0.0-rc1-978-g80ae77e
Compiled: 2019-09-25T16:06:48
Compiler: GNU 4.9.2 on Linux-3.10.0-1062.1.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml or1200 --route --analysis --circuit_file or1200.pre-vpr.blif --route_chan_width 132 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable


Architecture file: k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml
Circuit name: or1200

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 3.2 MiB, delta_rss +1.1 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 9.6 MiB, delta_rss +6.3 MiB)
# Load circuit
Found constant-one generator 'or1200_flat^icpu_sel_o~0'
Found constant-one generator 'or1200_flat^icpu_sel_o~1'
Found constant-one generator 'or1200_flat^icpu_sel_o~2'
Found constant-one generator 'or1200_flat^icpu_sel_o~3'
Found constant-one generator 'or1200_flat^icpu_tag_o~0'
Found constant-zero generator 'or1200_flat^icpu_tag_o~1'
Found constant-zero generator 'or1200_flat^icpu_tag_o~2'
Found constant-zero generator 'or1200_flat^icpu_tag_o~3'
Found constant-zero generator 'or1200_flat^du_except~2'
Found constant-zero generator 'or1200_flat^dcpu_tag_o~1'
Found constant-zero generator 'or1200_flat^dcpu_tag_o~2'
Found constant-zero generator 'or1200_flat^dcpu_tag_o~3'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'unconn'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11698'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11699'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11700'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11701'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11702'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11703'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11704'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11705'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11706'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11707'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11708'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11709'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11710'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11711'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11712'
Found constant-zero generator 'or1200_flat.or1200_genpc^nMUX~133^MUX_2~11713'
# Load circuit took 0.05 seconds (max_rss 19.5 MiB, delta_rss +9.9 MiB)
# Clean circuit
Absorbing 416 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   98 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 3
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 159
Swept block(s)      : 32
Constant Pins Marked: 98
# Clean circuit took 0.06 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4355
    .input       :     385
    .latch       :     671
    .output      :     394
    0-LUT        :      30
    6-LUT        :    2292
    adder        :     518
    dual_port_ram:      64
    multiply     :       1
  Nets  : 4506
    Avg Fanout:     3.1
    Max Fanout:   735.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 18692
  Timing Graph Edges: 33456
  Timing Graph Levels: 138
# Build Timing Graph took 0.02 seconds (max_rss 21.4 MiB, delta_rss +1.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'or1200_flat^clk' Fanout: 735 pins (3.9%), 735 blocks (16.9%)
# Load Timing Constraints

SDC file 'or1200.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'or1200_flat^clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'or1200_flat^clk' Source: 'or1200_flat^clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 21.6 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: or1200.net
Circuit placement file: or1200.place
Circuit routing file: or1200.route
Circuit SDC file: or1200.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 132
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 132
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'or1200.net'.
Detected 30 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.36 seconds).
Warning 2: Treated 45 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 0.38 seconds (max_rss 46.0 MiB, delta_rss +24.4 MiB)
Warning 3: Netlist contains 174 global net to non-global architecture pin connections
Warning 4: Logic block #1005 (or1200_flat^icpu_sel_o~0) has only 1 output pin 'or1200_flat^icpu_sel_o~0.O[2]'. It may be a constant generator.
Warning 5: Logic block #1006 (or1200_flat^icpu_sel_o~1) has only 1 output pin 'or1200_flat^icpu_sel_o~1.O[2]'. It may be a constant generator.
Warning 6: Logic block #1007 (or1200_flat^icpu_sel_o~2) has only 1 output pin 'or1200_flat^icpu_sel_o~2.O[2]'. It may be a constant generator.
Warning 7: Logic block #1008 (or1200_flat^icpu_sel_o~3) has only 1 output pin 'or1200_flat^icpu_sel_o~3.O[2]'. It may be a constant generator.
Warning 8: Logic block #1009 (or1200_flat^icpu_tag_o~0) has only 1 output pin 'or1200_flat^icpu_tag_o~0.O[2]'. It may be a constant generator.
Warning 9: Logic block #1010 (or1200_flat^icpu_tag_o~1) has only 1 output pin 'or1200_flat^icpu_tag_o~1.O[2]'. It may be a constant generator.
Warning 10: Logic block #1011 (or1200_flat^icpu_tag_o~2) has only 1 output pin 'or1200_flat^icpu_tag_o~2.O[2]'. It may be a constant generator.
Warning 11: Logic block #1012 (or1200_flat^icpu_tag_o~3) has only 1 output pin 'or1200_flat^icpu_tag_o~3.O[2]'. It may be a constant generator.
Warning 12: Logic block #1013 (or1200_flat^du_except~2) has only 1 output pin 'or1200_flat^du_except~2.O[2]'. It may be a constant generator.
Warning 13: Logic block #1014 (or1200_flat^dcpu_tag_o~1) has only 1 output pin 'or1200_flat^dcpu_tag_o~1.O[2]'. It may be a constant generator.
Warning 14: Logic block #1015 (or1200_flat^dcpu_tag_o~2) has only 1 output pin 'or1200_flat^dcpu_tag_o~2.O[2]'. It may be a constant generator.
Warning 15: Logic block #1016 (or1200_flat^dcpu_tag_o~3) has only 1 output pin 'or1200_flat^dcpu_tag_o~3.O[2]'. It may be a constant generator.

Netlist num_nets: 2412
Netlist num_blocks: 1017
Netlist EMPTY blocks: 0.
Netlist io blocks: 779.
Netlist clb blocks: 235.
Netlist mult_36 blocks: 1.
Netlist memory blocks: 2.
Netlist inputs pins: 385
Netlist output pins: 394

# Create Device
## Build Device Grid
FPGA sized to 27 x 27: 729 grid tiles (auto)

Resource usage...
	Netlist      0	blocks of type: EMPTY
	Architecture 0	blocks of type: EMPTY
	Netlist      779	blocks of type: io
	Architecture 800	blocks of type: io
	Netlist      235	blocks of type: clb
	Architecture 475	blocks of type: clb
	Netlist      1	blocks of type: mult_36
	Architecture 18	blocks of type: mult_36
	Netlist      2	blocks of type: memory
	Architecture 12	blocks of type: memory

Device Utilization: 0.48 (target 1.00)
	Block Utilization: 0.00 Type: EMPTY
	Block Utilization: 0.97 Type: io
	Block Utilization: 0.49 Type: clb
	Block Utilization: 0.06 Type: mult_36
	Block Utilization: 0.17 Type: memory

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 46.0 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 16: in check_rr_node: RR node: 3205 type: OPIN location: (1,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 17: in check_rr_node: RR node: 7148 type: OPIN location: (3,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 18: in check_rr_node: RR node: 9563 type: OPIN location: (4,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 19: in check_rr_node: RR node: 11978 type: OPIN location: (5,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 20: in check_rr_node: RR node: 16361 type: OPIN location: (7,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 21: in check_rr_node: RR node: 18776 type: OPIN location: (8,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 22: in check_rr_node: RR node: 21191 type: OPIN location: (9,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 23: in check_rr_node: RR node: 25134 type: OPIN location: (11,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 24: in check_rr_node: RR node: 27549 type: OPIN location: (12,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 25: in check_rr_node: RR node: 29964 type: OPIN location: (13,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 26: in check_rr_node: RR node: 34347 type: OPIN location: (15,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 27: in check_rr_node: RR node: 36762 type: OPIN location: (16,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 28: in check_rr_node: RR node: 39177 type: OPIN location: (17,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 29: in check_rr_node: RR node: 43120 type: OPIN location: (19,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 30: in check_rr_node: RR node: 45535 type: OPIN location: (20,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 31: in check_rr_node: RR node: 47950 type: OPIN location: (21,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 32: in check_rr_node: RR node: 52333 type: OPIN location: (23,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 33: in check_rr_node: RR node: 54748 type: OPIN location: (24,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 34: in check_rr_node: RR node: 57163 type: OPIN location: (25,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 35: in check_rr_graph: fringe node 24 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.53 seconds (max_rss 69.5 MiB, delta_rss +23.5 MiB)
  RR Graph Nodes: 110421
  RR Graph Edges: 981293
# Create Device took 0.54 seconds (max_rss 69.5 MiB, delta_rss +23.5 MiB)

# Load Placement
# Load Placement took 0.00 seconds (max_rss 69.5 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.2     0.0    0  777716    2366    6319    3593 ( 3.254%)   42163 (24.6%)    9.334 -1.075e+04     -9.334      0.000      0.000      N/A
   2    0.1     0.5   16  652244    1805    5526    1571 ( 1.423%)   40111 (23.4%)    9.333 -1.093e+04     -9.333      0.000      0.000      N/A
   3    0.1     0.6   11  483746    1233    4224    1296 ( 1.174%)   40430 (23.6%)    9.334 -1.088e+04     -9.334      0.000      0.000      N/A
   4    0.1     0.8    4  350870     996    3617    1047 ( 0.948%)   40872 (23.8%)    9.340 -1.079e+04     -9.340      0.000      0.000      N/A
   5    0.1     1.1    4  269934     810    3121     793 ( 0.718%)   41070 (23.9%)    9.340 -1.080e+04     -9.340      0.000      0.000      N/A
   6    0.1     1.4    3  296683     663    2720     561 ( 0.508%)   41443 (24.2%)    9.340 -1.082e+04     -9.340      0.000      0.000      N/A
   7    0.0     1.9    4  189864     516    2180     420 ( 0.380%)   41744 (24.3%)    9.340 -1.082e+04     -9.340      0.000      0.000      N/A
   8    0.0     2.4    5  124940     390    1715     245 ( 0.222%)   42071 (24.5%)    9.340 -1.082e+04     -9.340      0.000      0.000      N/A
   9    0.0     3.1    3   96372     255    1177     148 ( 0.134%)   42401 (24.7%)    9.340 -1.083e+04     -9.340      0.000      0.000      N/A
  10    0.0     4.1    2   55247     161     758      72 ( 0.065%)   42700 (24.9%)    9.340 -1.083e+04     -9.340      0.000      0.000       21
  11    0.0     5.3    0   30827      80     417      29 ( 0.026%)   42786 (24.9%)    9.340 -1.083e+04     -9.340      0.000      0.000       19
  12    0.0     6.9    0   10804      36     133       7 ( 0.006%)   42886 (25.0%)    9.340 -1.083e+04     -9.340      0.000      0.000       17
  13    0.0     9.0    1    3997       7      16       1 ( 0.001%)   42914 (25.0%)    9.340 -1.083e+04     -9.340      0.000      0.000       15
  14    0.0    11.6    0     139       1       3       0 ( 0.000%)   42914 (25.0%)    9.340 -1.083e+04     -9.340      0.000      0.000       14
Restoring best routing
Critical path: 9.33997 ns
Successfully routed after 14 routing iterations.
Router Stats: total_nets_routed: 9319 total_connections_routed: 31926 total_heap_pushes: 3343383 total_heap_pops: 709332
# Routing took 0.80 seconds (max_rss 71.3 MiB, delta_rss +1.8 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -697950958
Circuit successfully routed with a channel width factor of 132.

Average number of bends per net: 2.38250  Maximum # of bends: 68

Number of global nets: 46
Number of routed nets (nonglobal): 2366
Wire length results (in units of 1 clb segments)...
	Total wirelength: 42914, average net length: 18.1378
	Maximum net length: 360

Wire length results in terms of physical segments...
	Total wiring segments used: 10986, average wire segments per net: 4.64328
	Maximum segments used by a net: 91
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 ( 0.0%) |
[      0.9:        1)   0 ( 0.0%) |
[      0.8:      0.9)   0 ( 0.0%) |
[      0.7:      0.8) 114 ( 8.4%) |***********
[      0.5:      0.6)  96 ( 7.1%) |*********
[      0.4:      0.5) 114 ( 8.4%) |***********
[      0.3:      0.4) 150 (11.1%) |**************
[      0.2:      0.3) 162 (12.0%) |***************
[      0.1:      0.2) 210 (15.5%) |********************
[        0:      0.1) 506 (37.4%) |***********************************************
Maximum routing channel utilization:      0.74 at (12,14)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      53  31.778      132
                         1      11   5.889      132
                         2      22  10.852      132
                         3      45  20.778      132
                         4      49  22.815      132
                         5      56  25.667      132
                         6      60  25.926      132
                         7      58  25.037      132
                         8      73  33.926      132
                         9      85  39.000      132
                        10      89  38.889      132
                        11      95  41.111      132
                        12      88  46.000      132
                        13      89  44.704      132
                        14      98  48.926      132
                        15      87  46.185      132
                        16      95  49.852      132
                        17      92  48.444      132
                        18      82  39.852      132
                        19      92  39.185      132
                        20      63  29.593      132
                        21      63  28.259      132
                        22      42  17.259      132
                        23      22  10.667      132
                        24       7   2.704      132
                        25      52  34.333      132
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      47  29.889      132
                         1      10   4.407      132
                         2       4   1.963      132
                         3      28  12.185      132
                         4      67  25.259      132
                         5      53  22.778      132
                         6      59  27.926      132
                         7      91  48.296      132
                         8      99  52.259      132
                         9      95  47.481      132
                        10      95  55.704      132
                        11      99  64.481      132
                        12     103  66.037      132
                        13     102  45.148      132
                        14      93  46.852      132
                        15      98  58.889      132
                        16      91  56.741      132
                        17      68  34.593      132
                        18      61  25.556      132
                        19      63  19.185      132
                        20       7   2.889      132
                        21       5   1.667      132
                        22       6   2.259      132
                        23       5   0.963      132
                        24       3   0.778      132
                        25      41  27.593      132

Total tracks in x-direction: 3432, in y-direction: 3432

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.93038e+07
	Total used logic block area: 1.41571e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 5.81219e+06, per logic tile: 7972.82

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.229

Segment usage by length: length utilization
                         ------ -----------
                              4       0.229


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  2.9e-10:  5.3e-10) 612 (33.6%) |***********************************************
[  5.3e-10:  7.8e-10) 185 (10.2%) |**************
[  7.8e-10:    1e-09) 280 (15.4%) |**********************
[    1e-09:  1.3e-09) 382 (21.0%) |*****************************
[  1.3e-09:  1.5e-09) 160 ( 8.8%) |************
[  1.5e-09:  1.7e-09) 140 ( 7.7%) |***********
[  1.7e-09:    2e-09)  41 ( 2.3%) |***
[    2e-09:  2.2e-09)  13 ( 0.7%) |*
[  2.2e-09:  2.5e-09)   7 ( 0.4%) |*
[  2.5e-09:  2.7e-09)   1 ( 0.1%) |

Final critical path: 9.33997 ns, Fmax: 107.067 MHz
Setup Worst Negative Slack (sWNS): -9.33997 ns
Setup Total Negative Slack (sTNS): -10827.8 ns

Setup slack histogram:
[ -9.3e-09: -8.5e-09)  65 ( 3.6%) |******
[ -8.5e-09: -7.6e-09)  78 ( 4.3%) |*******
[ -7.6e-09: -6.7e-09) 551 (30.3%) |***********************************************
[ -6.7e-09: -5.8e-09) 540 (29.7%) |**********************************************
[ -5.8e-09: -4.9e-09) 244 (13.4%) |*********************
[ -4.9e-09: -4.1e-09)  78 ( 4.3%) |*******
[ -4.1e-09: -3.2e-09)  71 ( 3.9%) |******
[ -3.2e-09: -2.3e-09)  62 ( 3.4%) |*****
[ -2.3e-09: -1.4e-09)  57 ( 3.1%) |*****
[ -1.4e-09: -5.3e-10)  75 ( 4.1%) |******

Timing analysis took 0.401946 seconds (0.382599 STA, 0.0193469 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR suceeded
The entire flow of VPR took 2.15 seconds (max_rss 71.5 MiB)
