// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        gain_out_data240_dout,
        gain_out_data240_num_data_valid,
        gain_out_data240_fifo_cap,
        gain_out_data240_empty_n,
        gain_out_data240_read,
        demosaic_out_data241_din,
        demosaic_out_data241_num_data_valid,
        demosaic_out_data241_fifo_cap,
        demosaic_out_data241_full_n,
        demosaic_out_data241_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] p_read;
input  [10:0] p_read1;
input  [9:0] gain_out_data240_dout;
input  [1:0] gain_out_data240_num_data_valid;
input  [1:0] gain_out_data240_fifo_cap;
input   gain_out_data240_empty_n;
output   gain_out_data240_read;
output  [29:0] demosaic_out_data241_din;
input  [1:0] demosaic_out_data241_num_data_valid;
input  [1:0] demosaic_out_data241_fifo_cap;
input   demosaic_out_data241_full_n;
output   demosaic_out_data241_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gain_out_data240_read;
reg demosaic_out_data241_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [11:0] tmp_fu_374_p3;
reg   [11:0] tmp_reg_862;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln269_fu_385_p2;
reg   [0:0] icmp_ln269_reg_867;
wire    ap_CS_fsm_state4;
wire   [11:0] sub161_fu_393_p2;
reg   [11:0] sub161_reg_871;
wire   [11:0] sub219_fu_399_p2;
reg   [11:0] sub219_reg_876;
wire   [0:0] trunc_ln285_fu_412_p1;
reg   [0:0] trunc_ln285_reg_921;
wire    ap_CS_fsm_state5;
wire   [10:0] i_3_fu_421_p2;
reg   [10:0] i_3_reg_929;
wire   [0:0] cmp162_fu_443_p2;
reg   [0:0] cmp162_reg_946;
wire   [0:0] icmp_ln285_fu_416_p2;
wire   [31:0] lineStore_1_fu_470_p3;
reg   [31:0] lineStore_1_reg_951;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln1065_fu_478_p2;
reg   [0:0] icmp_ln1065_reg_957;
wire   [0:0] icmp_ln294_1_fu_490_p2;
reg   [0:0] icmp_ln294_1_reg_965;
wire   [0:0] or_ln294_fu_496_p2;
reg   [0:0] or_ln294_reg_973;
wire   [9:0] linebuffer_V_q1;
reg   [9:0] linebuffer_V_load_reg_981;
wire   [9:0] linebuffer_V_1_q1;
reg   [9:0] linebuffer_V_1_load_reg_989;
wire   [9:0] linebuffer_V_2_q1;
reg   [9:0] linebuffer_V_2_load_reg_997;
wire   [9:0] linebuffer_V_3_q1;
reg   [9:0] linebuffer_V_3_load_reg_1005;
wire   [9:0] linebuffer_V_q0;
reg   [9:0] linebuffer_V_load_1_reg_1013;
wire   [9:0] linebuffer_V_1_q0;
reg   [9:0] linebuffer_V_1_load_1_reg_1021;
wire   [9:0] linebuffer_V_2_q0;
reg   [9:0] linebuffer_V_2_load_1_reg_1029;
wire   [9:0] linebuffer_V_3_q0;
reg   [9:0] linebuffer_V_3_load_1_reg_1037;
wire   [1:0] line1_V_fu_539_p3;
reg   [1:0] line1_V_reg_1045;
wire    ap_CS_fsm_state7;
wire   [1:0] line0_V_1_fu_554_p3;
reg   [1:0] line0_V_1_reg_1050;
wire   [1:0] line2_V_fu_569_p3;
reg   [1:0] line2_V_reg_1056;
wire   [1:0] line3_V_fu_584_p3;
reg   [1:0] line3_V_reg_1061;
wire   [9:0] p_Val2_s_fu_608_p6;
reg   [9:0] p_Val2_s_reg_1078;
wire   [9:0] p_Val2_28_fu_619_p6;
reg   [9:0] p_Val2_28_reg_1083;
wire   [9:0] p_Val2_29_fu_630_p6;
reg   [9:0] p_Val2_29_reg_1088;
wire   [9:0] p_Val2_30_fu_641_p6;
reg   [9:0] p_Val2_30_reg_1093;
wire   [9:0] p_Val2_31_fu_652_p6;
reg   [9:0] p_Val2_31_reg_1098;
wire   [9:0] p_Val2_32_fu_663_p6;
reg   [9:0] p_Val2_32_reg_1103;
wire   [9:0] p_Val2_33_fu_674_p6;
reg   [9:0] p_Val2_33_reg_1108;
wire   [9:0] p_Val2_34_fu_685_p6;
reg   [9:0] p_Val2_34_reg_1113;
wire   [1:0] empty_107_fu_696_p1;
reg   [1:0] empty_107_reg_1118;
reg   [10:0] linebuffer_V_address0;
reg    linebuffer_V_ce0;
reg    linebuffer_V_we0;
reg   [9:0] linebuffer_V_d0;
reg   [10:0] linebuffer_V_address1;
reg    linebuffer_V_ce1;
reg   [10:0] linebuffer_V_1_address0;
reg    linebuffer_V_1_ce0;
reg    linebuffer_V_1_we0;
reg   [9:0] linebuffer_V_1_d0;
reg   [10:0] linebuffer_V_1_address1;
reg    linebuffer_V_1_ce1;
reg   [10:0] linebuffer_V_2_address0;
reg    linebuffer_V_2_ce0;
reg    linebuffer_V_2_we0;
reg   [9:0] linebuffer_V_2_d0;
reg   [10:0] linebuffer_V_2_address1;
reg    linebuffer_V_2_ce1;
reg   [10:0] linebuffer_V_3_address0;
reg    linebuffer_V_3_ce0;
reg    linebuffer_V_3_we0;
reg   [9:0] linebuffer_V_3_d0;
reg   [10:0] linebuffer_V_3_address1;
reg    linebuffer_V_3_ce1;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_idle;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_ready;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read;
wire   [10:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0;
wire   [9:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0;
wire   [10:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0;
wire   [9:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0;
wire   [10:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0;
wire   [9:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0;
wire   [10:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0;
wire    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0;
wire   [9:0] grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_idle;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_ready;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out_ap_vld;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out_ap_vld;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out_ap_vld;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out_ap_vld;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_idle;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_ready;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read;
wire   [29:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_din;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0;
wire   [10:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out_ap_vld;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out_ap_vld;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out_ap_vld;
wire   [9:0] grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out;
wire    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out_ap_vld;
reg   [9:0] ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4;
reg   [9:0] imgblock_V_17_4_reg_262;
wire    ap_CS_fsm_state9;
reg   [9:0] ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4;
reg   [9:0] imgblock_V_12_4_reg_271;
reg   [9:0] ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4;
reg   [9:0] imgblock_V_11_4_reg_280;
reg   [9:0] ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4;
reg   [9:0] imgblock_V_7_4_reg_289;
reg    grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg;
reg    grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [1:0] line0_V_fu_82;
reg    ap_block_state1;
reg   [10:0] i_fu_86;
reg   [31:0] lineStore_fu_90;
wire   [31:0] add_ln285_fu_716_p2;
reg   [9:0] imgblock_V_7_0_fu_94;
reg   [9:0] imgblock_V_11_0_fu_98;
reg   [9:0] imgblock_V_12_0_fu_102;
reg   [9:0] imgblock_V_17_0_fu_106;
wire   [11:0] src_mat_rows_load_cast11_fu_390_p1;
wire   [11:0] zext_ln265_fu_382_p1;
wire   [11:0] zext_ln285_fu_408_p1;
wire   [29:0] tmp_49_fu_454_p4;
wire   [0:0] icmp_ln291_fu_464_p2;
wire   [0:0] icmp_ln294_fu_484_p2;
wire   [0:0] xor_ln304_fu_502_p2;
wire   [1:0] select_ln294_fu_532_p3;
wire   [1:0] zext_ln304_fu_507_p1;
wire   [1:0] select_ln294_2_fu_547_p3;
wire   [1:0] select_ln304_2_fu_511_p3;
wire   [1:0] select_ln294_4_fu_562_p3;
wire   [1:0] select_ln304_fu_518_p3;
wire   [1:0] select_ln294_6_fu_577_p3;
wire   [1:0] select_ln304_1_fu_525_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg = 1'b0;
#0 grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg = 1'b0;
#0 grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg = 1'b0;
end

ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_address0),
    .ce0(linebuffer_V_ce0),
    .we0(linebuffer_V_we0),
    .d0(linebuffer_V_d0),
    .q0(linebuffer_V_q0),
    .address1(linebuffer_V_address1),
    .ce1(linebuffer_V_ce1),
    .q1(linebuffer_V_q1)
);

ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_1_address0),
    .ce0(linebuffer_V_1_ce0),
    .we0(linebuffer_V_1_we0),
    .d0(linebuffer_V_1_d0),
    .q0(linebuffer_V_1_q0),
    .address1(linebuffer_V_1_address1),
    .ce1(linebuffer_V_1_ce1),
    .q1(linebuffer_V_1_q1)
);

ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_2_address0),
    .ce0(linebuffer_V_2_ce0),
    .we0(linebuffer_V_2_we0),
    .d0(linebuffer_V_2_d0),
    .q0(linebuffer_V_2_q0),
    .address1(linebuffer_V_2_address1),
    .ce1(linebuffer_V_2_ce1),
    .q1(linebuffer_V_2_q1)
);

ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s_linebuffer_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
linebuffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_V_3_address0),
    .ce0(linebuffer_V_3_ce0),
    .we0(linebuffer_V_3_we0),
    .d0(linebuffer_V_3_d0),
    .q0(linebuffer_V_3_q0),
    .address1(linebuffer_V_3_address1),
    .ce1(linebuffer_V_3_ce1),
    .q1(linebuffer_V_3_q1)
);

ISPPipeline_accel_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1 grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start),
    .ap_done(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done),
    .ap_idle(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_idle),
    .ap_ready(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_ready),
    .gain_out_data240_dout(gain_out_data240_dout),
    .gain_out_data240_num_data_valid(2'd0),
    .gain_out_data240_fifo_cap(2'd0),
    .gain_out_data240_empty_n(gain_out_data240_empty_n),
    .gain_out_data240_read(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read),
    .bound(tmp_reg_862),
    .p_read1(p_read1),
    .linebuffer_V_3_address0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0),
    .linebuffer_V_3_ce0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0),
    .linebuffer_V_3_we0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0),
    .linebuffer_V_3_d0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0),
    .linebuffer_V_2_address0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0),
    .linebuffer_V_2_ce0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0),
    .linebuffer_V_2_we0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0),
    .linebuffer_V_2_d0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0),
    .linebuffer_V_1_address0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0),
    .linebuffer_V_1_ce0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0),
    .linebuffer_V_1_we0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0),
    .linebuffer_V_1_d0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0),
    .linebuffer_V_address0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0),
    .linebuffer_V_ce0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0),
    .linebuffer_V_we0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0),
    .linebuffer_V_d0(grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0)
);

ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start),
    .ap_done(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done),
    .ap_idle(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_idle),
    .ap_ready(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_ready),
    .imgblock_V_17_0(imgblock_V_17_0_fu_106),
    .imgblock_V_12_0(imgblock_V_12_0_fu_102),
    .imgblock_V_11_0(imgblock_V_11_0_fu_98),
    .imgblock_V_7_0(imgblock_V_7_0_fu_94),
    .imgblock_V_17_1_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out),
    .imgblock_V_17_1_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out_ap_vld),
    .imgblock_V_12_1_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out),
    .imgblock_V_12_1_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out_ap_vld),
    .imgblock_V_11_1_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out),
    .imgblock_V_11_1_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out_ap_vld),
    .imgblock_V_7_1_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out),
    .imgblock_V_7_1_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out_ap_vld)
);

ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start),
    .ap_done(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done),
    .ap_idle(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_idle),
    .ap_ready(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_ready),
    .gain_out_data240_dout(gain_out_data240_dout),
    .gain_out_data240_num_data_valid(2'd0),
    .gain_out_data240_fifo_cap(2'd0),
    .gain_out_data240_empty_n(gain_out_data240_empty_n),
    .gain_out_data240_read(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read),
    .demosaic_out_data241_din(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_din),
    .demosaic_out_data241_num_data_valid(2'd0),
    .demosaic_out_data241_fifo_cap(2'd0),
    .demosaic_out_data241_full_n(demosaic_out_data241_full_n),
    .demosaic_out_data241_write(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write),
    .p_Val2_18(p_Val2_30_reg_1093),
    .imgblock_V_17_1_reload(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out),
    .p_Val2_21(p_Val2_33_reg_1108),
    .p_Val2_17(p_Val2_29_reg_1088),
    .imgblock_V_12_1_reload(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out),
    .imgblock_V_11_1_reload(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out),
    .p_Val2_16(p_Val2_28_reg_1083),
    .imgblock_V_7_1_reload(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out),
    .p_Val2_22(p_Val2_34_reg_1113),
    .p_Val2_20(p_Val2_32_reg_1103),
    .p_Val2_19(p_Val2_31_reg_1098),
    .p_Val2_s(p_Val2_s_reg_1078),
    .p_read1(p_read1),
    .trunc_ln(trunc_ln285_reg_921),
    .linebuffer_V_address0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0),
    .linebuffer_V_ce0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0),
    .linebuffer_V_we0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0),
    .linebuffer_V_d0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0),
    .linebuffer_V_address1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1),
    .linebuffer_V_ce1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1),
    .linebuffer_V_q1(linebuffer_V_q1),
    .linebuffer_V_1_address0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0),
    .linebuffer_V_1_ce0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0),
    .linebuffer_V_1_we0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0),
    .linebuffer_V_1_d0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0),
    .linebuffer_V_1_address1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1),
    .linebuffer_V_1_ce1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1),
    .linebuffer_V_1_q1(linebuffer_V_1_q1),
    .linebuffer_V_2_address0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0),
    .linebuffer_V_2_ce0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0),
    .linebuffer_V_2_we0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0),
    .linebuffer_V_2_d0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0),
    .linebuffer_V_2_address1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1),
    .linebuffer_V_2_ce1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1),
    .linebuffer_V_2_q1(linebuffer_V_2_q1),
    .linebuffer_V_3_address0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0),
    .linebuffer_V_3_ce0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0),
    .linebuffer_V_3_we0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0),
    .linebuffer_V_3_d0(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0),
    .linebuffer_V_3_address1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1),
    .linebuffer_V_3_ce1(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1),
    .linebuffer_V_3_q1(linebuffer_V_3_q1),
    .line0_V_1(line0_V_1_reg_1050),
    .line1_V(line1_V_reg_1045),
    .line2_V(line2_V_reg_1056),
    .line3_V(line3_V_reg_1061),
    .lineStore_1_cast(empty_107_reg_1118),
    .sub219(sub219_reg_876),
    .cmp162(cmp162_reg_946),
    .imgblock_V_12_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out),
    .imgblock_V_12_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out_ap_vld),
    .imgblock_V_9_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out),
    .imgblock_V_9_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out_ap_vld),
    .imgblock_V_8_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out),
    .imgblock_V_8_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out_ap_vld),
    .imgblock_V_5_out(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out),
    .imgblock_V_5_out_ap_vld(grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out_ap_vld)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U176(
    .din0(linebuffer_V_load_reg_981),
    .din1(linebuffer_V_1_load_reg_989),
    .din2(linebuffer_V_2_load_reg_997),
    .din3(linebuffer_V_3_load_reg_1005),
    .din4(line0_V_1_fu_554_p3),
    .dout(p_Val2_s_fu_608_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U177(
    .din0(linebuffer_V_load_reg_981),
    .din1(linebuffer_V_1_load_reg_989),
    .din2(linebuffer_V_2_load_reg_997),
    .din3(linebuffer_V_3_load_reg_1005),
    .din4(line1_V_fu_539_p3),
    .dout(p_Val2_28_fu_619_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U178(
    .din0(linebuffer_V_load_reg_981),
    .din1(linebuffer_V_1_load_reg_989),
    .din2(linebuffer_V_2_load_reg_997),
    .din3(linebuffer_V_3_load_reg_1005),
    .din4(line2_V_fu_569_p3),
    .dout(p_Val2_29_fu_630_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U179(
    .din0(linebuffer_V_load_reg_981),
    .din1(linebuffer_V_1_load_reg_989),
    .din2(linebuffer_V_2_load_reg_997),
    .din3(linebuffer_V_3_load_reg_1005),
    .din4(line3_V_fu_584_p3),
    .dout(p_Val2_30_fu_641_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U180(
    .din0(linebuffer_V_load_1_reg_1013),
    .din1(linebuffer_V_1_load_1_reg_1021),
    .din2(linebuffer_V_2_load_1_reg_1029),
    .din3(linebuffer_V_3_load_1_reg_1037),
    .din4(line0_V_1_fu_554_p3),
    .dout(p_Val2_31_fu_652_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U181(
    .din0(linebuffer_V_load_1_reg_1013),
    .din1(linebuffer_V_1_load_1_reg_1021),
    .din2(linebuffer_V_2_load_1_reg_1029),
    .din3(linebuffer_V_3_load_1_reg_1037),
    .din4(line1_V_fu_539_p3),
    .dout(p_Val2_32_fu_663_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U182(
    .din0(linebuffer_V_load_1_reg_1013),
    .din1(linebuffer_V_1_load_1_reg_1021),
    .din2(linebuffer_V_2_load_1_reg_1029),
    .din3(linebuffer_V_3_load_1_reg_1037),
    .din4(line2_V_fu_569_p3),
    .dout(p_Val2_33_fu_674_p6)
);

ISPPipeline_accel_mux_42_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_42_10_1_1_U183(
    .din0(linebuffer_V_load_1_reg_1013),
    .din1(linebuffer_V_1_load_1_reg_1021),
    .din2(linebuffer_V_2_load_1_reg_1029),
    .din3(linebuffer_V_3_load_1_reg_1037),
    .din4(line3_V_fu_584_p3),
    .dout(p_Val2_34_fu_685_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln285_fu_416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg <= 1'b1;
        end else if ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_ready == 1'b1)) begin
            grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln285_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_ready == 1'b1)) begin
            grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_ready == 1'b1)) begin
            grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_86 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_fu_86 <= i_3_reg_929;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln269_reg_867 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        imgblock_V_11_4_reg_280 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_11_1_out;
    end else if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        imgblock_V_11_4_reg_280 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln269_reg_867 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        imgblock_V_12_4_reg_271 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_12_1_out;
    end else if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        imgblock_V_12_4_reg_271 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln269_reg_867 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        imgblock_V_17_4_reg_262 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_17_1_out;
    end else if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        imgblock_V_17_4_reg_262 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln269_reg_867 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        imgblock_V_7_4_reg_289 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_imgblock_V_7_1_out;
    end else if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        imgblock_V_7_4_reg_289 <= grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        line0_V_fu_82 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line0_V_fu_82 <= line0_V_1_reg_1050;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lineStore_fu_90 <= 32'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineStore_fu_90 <= add_ln285_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        cmp162_reg_946 <= cmp162_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_107_reg_1118 <= empty_107_fu_696_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_3_reg_929 <= i_3_fu_421_p2;
        trunc_ln285_reg_921 <= trunc_ln285_fu_412_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln1065_reg_957 <= icmp_ln1065_fu_478_p2;
        icmp_ln294_1_reg_965 <= icmp_ln294_1_fu_490_p2;
        lineStore_1_reg_951 <= lineStore_1_fu_470_p3;
        linebuffer_V_1_load_1_reg_1021 <= linebuffer_V_1_q0;
        linebuffer_V_1_load_reg_989 <= linebuffer_V_1_q1;
        linebuffer_V_2_load_1_reg_1029 <= linebuffer_V_2_q0;
        linebuffer_V_2_load_reg_997 <= linebuffer_V_2_q1;
        linebuffer_V_3_load_1_reg_1037 <= linebuffer_V_3_q0;
        linebuffer_V_3_load_reg_1005 <= linebuffer_V_3_q1;
        linebuffer_V_load_1_reg_1013 <= linebuffer_V_q0;
        linebuffer_V_load_reg_981 <= linebuffer_V_q1;
        or_ln294_reg_973 <= or_ln294_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln269_reg_867 <= icmp_ln269_fu_385_p2;
        sub161_reg_871 <= sub161_fu_393_p2;
        sub219_reg_876 <= sub219_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgblock_V_11_0_fu_98 <= ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4;
        imgblock_V_12_0_fu_102 <= ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4;
        imgblock_V_17_0_fu_106 <= ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4;
        imgblock_V_7_0_fu_94 <= ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        line0_V_1_reg_1050 <= line0_V_1_fu_554_p3;
        line1_V_reg_1045 <= line1_V_fu_539_p3;
        line2_V_reg_1056 <= line2_V_fu_569_p3;
        line3_V_reg_1061 <= line3_V_fu_584_p3;
        p_Val2_28_reg_1083 <= p_Val2_28_fu_619_p6;
        p_Val2_29_reg_1088 <= p_Val2_29_fu_630_p6;
        p_Val2_30_reg_1093 <= p_Val2_30_fu_641_p6;
        p_Val2_31_reg_1098 <= p_Val2_31_fu_652_p6;
        p_Val2_32_reg_1103 <= p_Val2_32_fu_663_p6;
        p_Val2_33_reg_1108 <= p_Val2_33_fu_674_p6;
        p_Val2_34_reg_1113 <= p_Val2_34_fu_685_p6;
        p_Val2_s_reg_1078 <= p_Val2_s_fu_608_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_reg_862[11 : 1] <= tmp_fu_374_p3[11 : 1];
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln285_fu_416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_8_out;
    end else begin
        ap_phi_mux_imgblock_V_11_4_phi_fu_283_p4 = imgblock_V_11_4_reg_280;
    end
end

always @ (*) begin
    if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_9_out;
    end else begin
        ap_phi_mux_imgblock_V_12_4_phi_fu_274_p4 = imgblock_V_12_4_reg_271;
    end
end

always @ (*) begin
    if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_12_out;
    end else begin
        ap_phi_mux_imgblock_V_17_4_phi_fu_265_p4 = imgblock_V_17_4_reg_262;
    end
end

always @ (*) begin
    if (((icmp_ln269_reg_867 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_imgblock_V_5_out;
    end else begin
        ap_phi_mux_imgblock_V_7_4_phi_fu_292_p4 = imgblock_V_7_4_reg_289;
    end
end

always @ (*) begin
    if (((icmp_ln285_fu_416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        demosaic_out_data241_write = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_write;
    end else begin
        demosaic_out_data241_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gain_out_data240_read = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_gain_out_data240_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        gain_out_data240_read = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_gain_out_data240_read;
    end else begin
        gain_out_data240_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_address0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_address0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_address0;
    end else begin
        linebuffer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_address1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_address1;
    end else begin
        linebuffer_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_ce0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_ce0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_ce0;
    end else begin
        linebuffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_ce1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_ce1;
    end else begin
        linebuffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_d0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_d0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_d0;
    end else begin
        linebuffer_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_1_we0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_1_we0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_1_we0;
    end else begin
        linebuffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_address0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_address0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_address0;
    end else begin
        linebuffer_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_2_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_address1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_address1;
    end else begin
        linebuffer_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_ce0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_ce0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_ce0;
    end else begin
        linebuffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_ce1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_ce1;
    end else begin
        linebuffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_d0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_d0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_d0;
    end else begin
        linebuffer_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_2_we0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_2_we0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_2_we0;
    end else begin
        linebuffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_3_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_address0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_address0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_address0;
    end else begin
        linebuffer_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_3_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_address1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_address1;
    end else begin
        linebuffer_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_ce0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_ce0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_ce0;
    end else begin
        linebuffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_ce1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_ce1;
    end else begin
        linebuffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_d0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_d0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_d0;
    end else begin
        linebuffer_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_3_we0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_3_we0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_3_we0;
    end else begin
        linebuffer_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_address0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_address0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_address0;
    end else begin
        linebuffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_address1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_address1;
    end else begin
        linebuffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_ce0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_ce0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_ce0;
    end else begin
        linebuffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        linebuffer_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_ce1 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_ce1;
    end else begin
        linebuffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_d0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_d0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_d0;
    end else begin
        linebuffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        linebuffer_V_we0 = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_linebuffer_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        linebuffer_V_we0 = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_linebuffer_V_we0;
    end else begin
        linebuffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln285_fu_416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln269_reg_867 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_716_p2 = (lineStore_1_reg_951 + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign cmp162_fu_443_p2 = (($signed(zext_ln285_fu_408_p1) < $signed(sub161_reg_871)) ? 1'b1 : 1'b0);

assign demosaic_out_data241_din = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_demosaic_out_data241_din;

assign empty_107_fu_696_p1 = lineStore_1_reg_951[1:0];

assign grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322_ap_start_reg;

assign grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start = grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310_ap_start_reg;

assign grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start = grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298_ap_start_reg;

assign i_3_fu_421_p2 = (i_fu_86 + 11'd1);

assign icmp_ln1065_fu_478_p2 = ((line0_V_fu_82 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_385_p2 = ((p_read1 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln285_fu_416_p2 = ((i_fu_86 == p_read) ? 1'b1 : 1'b0);

assign icmp_ln291_fu_464_p2 = (($signed(tmp_49_fu_454_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_1_fu_490_p2 = ((line0_V_fu_82 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_fu_484_p2 = ((line0_V_fu_82 == 2'd1) ? 1'b1 : 1'b0);

assign line0_V_1_fu_554_p3 = ((or_ln294_reg_973[0:0] == 1'b1) ? select_ln294_2_fu_547_p3 : select_ln304_2_fu_511_p3);

assign line1_V_fu_539_p3 = ((or_ln294_reg_973[0:0] == 1'b1) ? select_ln294_fu_532_p3 : zext_ln304_fu_507_p1);

assign line2_V_fu_569_p3 = ((or_ln294_reg_973[0:0] == 1'b1) ? select_ln294_4_fu_562_p3 : select_ln304_fu_518_p3);

assign line3_V_fu_584_p3 = ((or_ln294_reg_973[0:0] == 1'b1) ? select_ln294_6_fu_577_p3 : select_ln304_1_fu_525_p3);

assign lineStore_1_fu_470_p3 = ((icmp_ln291_fu_464_p2[0:0] == 1'b1) ? 32'd0 : lineStore_fu_90);

assign or_ln294_fu_496_p2 = (icmp_ln294_fu_484_p2 | icmp_ln294_1_fu_490_p2);

assign select_ln294_2_fu_547_p3 = ((icmp_ln294_1_reg_965[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln294_4_fu_562_p3 = ((icmp_ln294_1_reg_965[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln294_6_fu_577_p3 = ((icmp_ln294_1_reg_965[0:0] == 1'b1) ? 2'd0 : 2'd1);

assign select_ln294_fu_532_p3 = ((icmp_ln294_1_reg_965[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln304_1_fu_525_p3 = ((icmp_ln1065_reg_957[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln304_2_fu_511_p3 = ((icmp_ln1065_reg_957[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln304_fu_518_p3 = ((icmp_ln1065_reg_957[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign src_mat_rows_load_cast11_fu_390_p1 = p_read;

assign sub161_fu_393_p2 = ($signed(src_mat_rows_load_cast11_fu_390_p1) + $signed(12'd4094));

assign sub219_fu_399_p2 = ($signed(zext_ln265_fu_382_p1) + $signed(12'd4094));

assign tmp_49_fu_454_p4 = {{lineStore_fu_90[31:2]}};

assign tmp_fu_374_p3 = {{p_read1}, {1'd0}};

assign trunc_ln285_fu_412_p1 = i_fu_86[0:0];

assign xor_ln304_fu_502_p2 = (icmp_ln1065_reg_957 ^ 1'd1);

assign zext_ln265_fu_382_p1 = p_read1;

assign zext_ln285_fu_408_p1 = i_fu_86;

assign zext_ln304_fu_507_p1 = xor_ln304_fu_502_p2;

always @ (posedge ap_clk) begin
    tmp_reg_862[0] <= 1'b0;
end

endmodule //ISPPipeline_accel_demosaicing_3_13_17_1080_1920_1_false_s
