Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May  2 17:43:07 2025
| Host         : EQI07359 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.180ns  (logic 3.122ns (20.566%)  route 12.058ns (79.434%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 14.033 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.712    -0.980    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y25         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.462 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, routed)          0.615     0.153    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X66Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.277 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21/O
                         net (fo=3, routed)           1.030     1.307    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_21_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.431 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, routed)          0.495     1.926    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_13/O
                         net (fo=5, routed)           0.611     2.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[7]
    SLICE_X66Y25         LUT2 (Prop_lut2_I0_O)        0.124     2.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_6/O
                         net (fo=1, routed)           0.603     3.388    i_ariane/i_cva6/csr_regfile_i/i___101_i_6
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, routed)           0.335     3.847    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.971 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, routed)          0.568     4.539    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.663 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, routed)           0.310     4.972    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.096 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, routed)           0.407     5.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
    SLICE_X67Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.628 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, routed)          0.457     6.085    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.209 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, routed)           0.550     6.759    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X69Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, routed)           0.445     7.327    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
    SLICE_X68Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.451 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, routed)          0.789     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
    SLICE_X74Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50/O
                         net (fo=2, routed)           0.798     9.163    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_50_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.287 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33/O
                         net (fo=2, routed)           0.818    10.106    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_33_n_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.230 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, routed)           0.303    10.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, routed)           0.434    11.091    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.215 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, routed)           0.173    11.388    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.512 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, routed)           0.436    11.948    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.072 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, routed)          0.513    12.586    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=12, routed)          0.383    13.092    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_0
    SLICE_X66Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.216 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.984    14.200    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X71Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.553    14.033    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X71Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]/C
                         clock pessimism              0.567    14.601    
                         clock uncertainty           -0.076    14.524    
    SLICE_X71Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.319    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][16]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.541ns  (logic 4.015ns (72.468%)  route 1.526ns (27.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.459     7.780 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.306    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.862 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.862    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.718ns (20.042%)  route 2.864ns (79.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 14.166 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.864    -0.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y99        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDPE (Prop_fdpe_C_Q)         0.419    -0.409 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.433     1.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y100       LUT3 (Prop_lut3_I2_O)        0.299     1.323 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.432     2.754    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X110Y96        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.191    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    10.377 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    12.389    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.480 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16258, routed)       1.686    14.166    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y96        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    14.733    
                         clock uncertainty           -0.076    14.656    
    SLICE_X110Y96        FDCE (Recov_fdce_C_CLR)     -0.405    14.251    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 11.497    




