
 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    227 K    0.28    0.59    0.00    0.00     1792      659      487     57
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1512      660      402     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1064      662      422     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1792      662      470     53
   4    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      662      463     51
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1400      663      342     50
   6    0     0.02   0.02   1.31    1.31     175 K    225 K    0.28    0.59    0.00    0.00     1288      658      401     53
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      662      381     51
   8    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     2072      663      547     52
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      665      435     52
  10    0     0.02   0.02   1.31    1.31     177 K    223 K    0.27    0.59    0.00    0.00     1400      660      482     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2128      661      589     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1792      660      387     54
  13    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1176      660      299     54
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1288      691      331     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1456      659      387     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1568      698      541     53
  17    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     2464      666      747     50
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      676      543     52
  19    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1456      671      478     54
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1288      668      517     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1736      675      626     54
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1456      591      454     53
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      664      614     54
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1680      675      494     53
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1512      664      496     53
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      664      514     53
  27    0     0.02   0.02   1.31    1.31     177 K    224 K    0.27    0.59    0.00    0.00     1792      660      584     54
  28    1     0.00   0.26   0.00    0.31    3996       47 K    0.91    0.09    0.00    0.02      112        0        0     70
  29    1     0.00   0.32   0.01    0.31    7621       66 K    0.88    0.17    0.00    0.01      448        0        0     71
  30    1     0.00   0.40   0.00    0.31    1311       21 K    0.94    0.22    0.00    0.01      168        0        0     73
  31    1     0.00   0.50   0.00    0.31     111     4018      0.97    0.08    0.00    0.02        0        0        0     70
  32    1     0.00   0.29   0.00    0.31    2741       23 K    0.87    0.11    0.00    0.01      112        0        3     69
  33    1     0.00   0.43   0.00    0.31      79     3422      0.97    0.09    0.00    0.02        0        0        0     71
  34    1     0.00   0.49   0.00    0.31      84     3880      0.98    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.48   0.00    0.31      82     4074      0.98    0.08    0.00    0.02        0        0        0     69
  36    1     0.00   0.20   0.00    0.31     446     8764      0.94    0.12    0.00    0.02      560        0        0     71
  37    1     0.00   0.47   0.00    0.31      70     3857      0.98    0.09    0.00    0.02        0        0        0     71
  38    1     0.00   0.45   0.00    0.31     100     4054      0.97    0.08    0.00    0.02       56        0        0     69
  39    1     0.00   0.45   0.00    0.31     109     3984      0.97    0.09    0.00    0.02        0        0        0     71
  40    1     0.00   0.41   0.00    0.31     367     4742      0.91    0.08    0.00    0.02      112        0        0     72
  41    1     0.00   0.43   0.00    0.31     432     5031      0.90    0.08    0.00    0.02      336        0        0     72
  42    1     0.00   0.49   0.00    0.31     179     4249      0.95    0.08    0.00    0.02      112        0        0     68
  43    1     0.00   0.51   0.00    0.31      97     4035      0.97    0.10    0.00    0.02        0        0        0     69
  44    1     0.00   0.46   0.00    0.31      94     4175      0.97    0.08    0.00    0.02       56        0        0     69
  45    1     0.00   0.45   0.00    0.31      88     4104      0.98    0.09    0.00    0.02        0        0        0     71
  46    1     0.00   0.52   0.00    0.31     110     4445      0.97    0.11    0.00    0.02       56        0        0     73
  47    1     0.00   0.47   0.00    0.31      91     4717      0.98    0.09    0.00    0.02       56        0        0     69
  48    1     0.00   0.45   0.00    0.31     103     4661      0.98    0.09    0.00    0.02        0        0        0     72
  49    1     0.00   0.48   0.00    0.31      98     4489      0.98    0.08    0.00    0.02      112        0        0     70
  50    1     0.00   0.48   0.00    0.31     170     4706      0.96    0.09    0.00    0.02       56        0        0     71
  51    1     0.00   0.49   0.00    0.31      85     4647      0.98    0.09    0.00    0.02        0        0        0     69
  52    1     0.00   0.49   0.00    0.31      88     4746      0.98    0.09    0.00    0.02       56        0        0     72
  53    1     0.00   0.45   0.00    0.31      94     4419      0.98    0.07    0.00    0.02        0        0        0     71
  54    1     0.00   0.48   0.00    0.31      88     4076      0.98    0.09    0.00    0.02        0        0        0     70
  55    1     0.00   0.51   0.00    0.31    5255       15 K    0.60    0.42    0.00    0.00    28224        1        1     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4948 K   6304 K    0.28    0.59    0.00    0.00    45192    18579    13433     50
 SKT    1     0.00   0.36   0.00    0.31      24 K    277 K    0.90    0.15    0.00    0.01    30688        1        4     64
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4972 K   6582 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1521 M ; Active cycles:   95 G ; Time (TSC): 2597 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2370 M   2366 M   2368 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7627 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6390 M   6397 M   6483 M   |   25%    25%    25%   
 SKT    1     4800 M   4560 M   4573 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.62      56.86         1341.18 2.20
 SKT   1     7.12    14.22    0 %      0.00      0.00      88.46      37.42         131.96 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.18    14.23   71 %     19.35      0.00     284.08      94.27         1372.19 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      657      575     56
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      660      355     54
   2    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1456      662      339     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1512      659      532     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      663      472     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1456      662      360     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1344      659      415     53
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      660      364     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2296      663      570     52
   9    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2016      663      536     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1400      659      460     53
  11    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     2072      661      538     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1792      660      332     54
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1232      659      302     54
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1008      695      322     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1400      659      505     53
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1176      688      536     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      666      783     50
  18    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1288      673      551     52
  19    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1400      669      433     54
  20    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1176      667      542     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1512      668      620     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1120      591      463     52
  23    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1512      664      669     54
  24    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      673      565     53
  25    0     0.02   0.02   1.31    1.31     175 K    225 K    0.29    0.59    0.00    0.00     1568      664      553     53
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      663      525     54
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1512      661      605     54
  28    1     0.00   0.26   0.00    0.31    4162       48 K    0.91    0.09    0.00    0.02      112        0        0     70
  29    1     0.00   0.34   0.01    0.31    8307       68 K    0.87    0.17    0.00    0.01      448        0        0     70
  30    1     0.00   0.39   0.00    0.31    1041       19 K    0.95    0.23    0.00    0.01      168        0        0     72
  31    1     0.00   0.47   0.00    0.31      18     3432      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    2131       17 K    0.86    0.12    0.00    0.01      112        0        3     70
  33    1     0.00   0.48   0.00    0.31      17     3323      0.99    0.11    0.00    0.02        0        0        0     71
  34    1     0.00   0.47   0.00    0.31      16     3379      0.99    0.10    0.00    0.02       56        0        0     68
  35    1     0.00   0.45   0.00    0.31      15     3503      1.00    0.10    0.00    0.02       56        0        0     69
  36    1     0.00   0.42   0.00    0.31     163     3996      0.95    0.10    0.00    0.02      616        1        0     71
  37    1     0.00   0.46   0.00    0.31      23     3135      0.99    0.09    0.00    0.02        0        0        0     71
  38    1     0.00   0.48   0.00    0.31      19     3270      0.99    0.09    0.00    0.02       56        0        0     69
  39    1     0.00   0.45   0.00    0.31      20     2615      0.99    0.10    0.00    0.02        0        0        0     71
  40    1     0.00   0.37   0.00    0.31      51     3063      0.98    0.10    0.00    0.01      112        0        0     72
  41    1     0.00   0.46   0.00    0.31     270     5277      0.94    0.09    0.00    0.02      392        0        0     73
  42    1     0.00   0.45   0.00    0.31      20     3420      0.99    0.08    0.00    0.02      112        0        0     69
  43    1     0.00   0.41   0.00    0.31     115     2792      0.95    0.10    0.00    0.02        0        0        0     69
  44    1     0.00   0.43   0.00    0.31     143     2930      0.94    0.14    0.00    0.02      168        0        1     69
  45    1     0.00   0.44   0.00    0.31      19     2733      0.99    0.09    0.00    0.02        0        0        0     71
  46    1     0.00   0.44   0.00    0.31      19     3106      0.99    0.08    0.00    0.02       56        0        0     73
  47    1     0.00   0.42   0.00    0.31      17     3586      0.99    0.09    0.00    0.02       56        0        0     69
  48    1     0.00   0.46   0.00    0.31      19     3142      0.99    0.08    0.00    0.02        0        0        0     72
  49    1     0.00   0.45   0.00    0.31     128     3216      0.95    0.08    0.00    0.02      112        0        0     71
  50    1     0.00   0.48   0.00    0.31      18     3572      0.99    0.07    0.00    0.02       56        0        0     70
  51    1     0.00   0.46   0.00    0.31      18     2808      0.99    0.09    0.00    0.02        0        0        0     68
  52    1     0.00   0.41   0.00    0.31     150     3434      0.95    0.11    0.00    0.02      112        0        0     72
  53    1     0.00   0.48   0.00    0.31      20     3359      0.99    0.08    0.00    0.02        0        0        0     70
  54    1     0.00   0.44   0.00    0.31      20     2785      0.99    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.53   0.00    0.31    1930       15 K    0.84    0.44    0.00    0.00    28280        0        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4941 K   6305 K    0.28    0.59    0.00    0.00    42392    18548    13822     50
 SKT    1     0.00   0.36   0.00    0.31      18 K    244 K    0.92    0.16    0.00    0.01    31080        1        3     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4960 K   6549 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1522 M ; Active cycles:   95 G ; Time (TSC): 2594 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2352 M   2351 M   2355 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7581 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6368 M   6373 M   6455 M   |   25%    25%    25%   
 SKT    1     4785 M   4548 M   4562 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.58      56.88         1341.18 2.20
 SKT   1     7.07    14.12    0 %      0.00      0.00      88.36      37.25         139.37 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.13    14.14   71 %     19.35      0.00     283.95      94.13         1372.24 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1680      656      583     56
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1736      661      364     53
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1176      662      364     51
   3    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      661      477     53
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      661      529     50
   5    0     0.02   0.02   1.31    1.31     177 K    229 K    0.29    0.59    0.00    0.00     1512      663      308     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1288      659      379     53
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      661      363     52
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2128      663      542     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      665      485     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1680      659      527     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2240      659      577     52
  12    0     0.02   0.02   1.31    1.31     180 K    230 K    0.28    0.59    0.00    0.00     1400      660      373     54
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      659      256     54
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1064      691      425     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1512      658      457     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1120      691      541     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      667      796     49
  18    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      675      554     52
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      670      434     54
  20    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      666      582     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1904      668      679     53
  22    0     0.02   0.01   1.31    1.31     155 K    199 K    0.29    0.44    0.00    0.00     1064      591      464     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1736      664      605     54
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1456      673      491     53
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1848      663      512     53
  26    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      662      600     53
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     2072      661      588     54
  28    1     0.00   0.26   0.00    0.31    3906       47 K    0.91    0.09    0.00    0.02      112        0        0     70
  29    1     0.00   0.32   0.01    0.31    7518       65 K    0.88    0.17    0.00    0.01      504        0        0     71
  30    1     0.00   0.40   0.00    0.31    1015       19 K    0.95    0.23    0.00    0.01      168        0        0     72
  31    1     0.00   0.47   0.00    0.31      13     4411      1.00    0.07    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1773       19 K    0.90    0.12    0.00    0.01      168        0        3     70
  33    1     0.00   0.49   0.00    0.31      15     3782      1.00    0.07    0.00    0.02        0        0        0     72
  34    1     0.00   0.45   0.00    0.31     116     3788      0.97    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.48   0.00    0.31      15     4421      1.00    0.07    0.00    0.02       56        0        0     69
  36    1     0.00   0.63   0.00    0.31    5484       18 K    0.68    0.53    0.00    0.01     1568        0        1     71
  37    1     0.00   0.57   0.00    0.31      16     4313      1.00    0.08    0.00    0.02        0        0        0     71
  38    1     0.00   0.44   0.00    0.31      18     3857      0.99    0.07    0.00    0.02       56        0        0     69
  39    1     0.00   0.55   0.00    0.31      16     4259      1.00    0.09    0.00    0.02        0        0        0     71
  40    1     0.00   0.40   0.00    0.31      33     3853      0.99    0.08    0.00    0.02      112        0        0     72
  41    1     0.00   0.45   0.00    0.31     138     5456      0.97    0.08    0.00    0.02      448        0        0     72
  42    1     0.00   0.55   0.00    0.31      16     4376      1.00    0.09    0.00    0.02      168        0        0     68
  43    1     0.00   0.57   0.00    0.31      16     4165      1.00    0.07    0.00    0.02        0        0        0     69
  44    1     0.00   0.48   0.00    0.31      16     3741      1.00    0.07    0.00    0.02      112        0        0     69
  45    1     0.00   0.46   0.00    0.31      18     3900      0.99    0.08    0.00    0.02        0        0        0     71
  46    1     0.00   0.50   0.00    0.31      29     4457      0.99    0.07    0.00    0.02       56        0        0     73
  47    1     0.00   0.49   0.00    0.31      15     4433      1.00    0.07    0.00    0.02       56        0        0     69
  48    1     0.00   0.49   0.00    0.31      14     3993      1.00    0.07    0.00    0.02        0        0        0     72
  49    1     0.00   0.44   0.00    0.31      88     4736      0.98    0.09    0.00    0.02      112        0        0     71
  50    1     0.00   0.48   0.00    0.31      37     3583      0.99    0.07    0.00    0.02       56        0        0     70
  51    1     0.00   0.51   0.00    0.31      18     4546      1.00    0.09    0.00    0.02        0        0        0     68
  52    1     0.00   0.56   0.00    0.31     116     4165      0.97    0.07    0.00    0.02      112        0        0     72
  53    1     0.00   0.57   0.00    0.31      20     4570      1.00    0.08    0.00    0.02        0        0        0     70
  54    1     0.00   0.49   0.00    0.31      25     3925      0.99    0.06    0.00    0.02        0        0        0     70
  55    1     0.00   0.51   0.00    0.31    1780       13 K    0.83    0.43    0.00    0.00    28168        1        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4951 K   6305 K    0.28    0.59    0.00    0.00    44520    18549    13855     49
 SKT    1     0.00   0.39   0.00    0.31      22 K    275 K    0.91    0.19    0.00    0.01    32088        1        4     64
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4974 K   6580 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1525 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2371 M   2374 M   2372 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7640 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6393 M   6407 M   6483 M   |   25%    25%    25%   
 SKT    1     4798 M   4564 M   4573 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.34      0.00     195.95      56.93         1340.00 2.20
 SKT   1     7.13    14.24    0 %      0.00      0.00      88.22      37.43         141.27 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.19    14.26   71 %     19.34      0.00     284.17      94.36         1370.90 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    229 K    0.28    0.59    0.00    0.00     1904      656      473     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1344      661      349     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1288      662      332     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1736      660      509     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1960      663      477     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1792      663      286     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1176      658      416     51
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      661      400     51
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2240      662      520     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1680      663      515     52
  10    0     0.02   0.02   1.31    1.31     178 K    223 K    0.27    0.59    0.00    0.00     1904      658      458     52
  11    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      660      596     52
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1456      659      352     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1120      658      283     54
  14    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1344      696      291     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1288      658      462     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     2016      699      558     52
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     2352      666      676     49
  18    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1344      672      524     52
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      672      450     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1680      667      511     51
  21    0     0.02   0.02   1.31    1.31     177 K    228 K    0.29    0.59    0.00    0.00     1568      667      658     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1288      591      485     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1232      664      638     54
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1288      672      470     52
  25    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1344      665      521     53
  26    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      663      547     53
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1680      662      584     54
  28    1     0.00   0.26   0.00    0.31    3702       47 K    0.91    0.09    0.00    0.02       56        0        0     69
  29    1     0.00   0.32   0.01    0.31    7375       66 K    0.88    0.17    0.00    0.01      448        0        0     71
  30    1     0.00   0.41   0.00    0.31    1600       23 K    0.93    0.21    0.00    0.01      224        0        0     73
  31    1     0.00   0.55   0.00    0.31     142     3869      0.96    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    2582       20 K    0.86    0.12    0.00    0.01      168        1        3     70
  33    1     0.00   0.50   0.00    0.31      87     3633      0.97    0.09    0.00    0.02       56        0        0     71
  34    1     0.00   0.46   0.00    0.31      32     2980      0.99    0.08    0.00    0.02       56        0        0     68
  35    1     0.00   0.44   0.00    0.31      67     3851      0.98    0.09    0.00    0.02       56        0        0     69
  36    1     0.00   0.20   0.00    0.31     323     8029      0.95    0.13    0.00    0.01     1568        0        0     71
  37    1     0.00   0.40   0.00    0.31     195     3824      0.94    0.11    0.00    0.02      112        0        0     70
  38    1     0.00   0.40   0.00    0.31      74     3196      0.97    0.10    0.00    0.02       56        0        0     69
  39    1     0.00   0.37   0.00    0.31     327     4046      0.90    0.14    0.00    0.01      168        0        0     70
  40    1     0.00   0.34   0.00    0.31      79     2801      0.97    0.11    0.00    0.01      112        0        0     72
  41    1     0.00   0.39   0.00    0.31     235     3843      0.93    0.10    0.00    0.02      504        0        1     73
  42    1     0.00   0.41   0.00    0.31      30     2570      0.99    0.09    0.00    0.02      112        0        0     68
  43    1     0.00   0.38   0.00    0.31      48     2652      0.98    0.10    0.00    0.02        0        0        0     69
  44    1     0.00   0.44   0.00    0.31      58     4033      0.98    0.09    0.00    0.02      168        0        0     69
  45    1     0.00   0.39   0.00    0.31      57     2906      0.98    0.10    0.00    0.02       56        0        0     71
  46    1     0.00   0.47   0.00    0.31      40     3038      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.43   0.00    0.31      77     3241      0.97    0.10    0.00    0.02       56        0        0     69
  48    1     0.00   0.52   0.00    0.31      64     4094      0.98    0.08    0.00    0.02       56        0        0     71
  49    1     0.00   0.33   0.00    0.31      43     1587      0.97    0.12    0.00    0.01      168        0        0     71
  50    1     0.00   0.44   0.00    0.31     246     4250      0.94    0.13    0.00    0.01      280        1        0     70
  51    1     0.00   0.44   0.00    0.31      64     2711      0.97    0.09    0.00    0.02        0        0        0     68
  52    1     0.00   0.43   0.00    0.31      38     3162      0.99    0.09    0.00    0.02      112        0        0     73
  53    1     0.00   0.54   0.00    0.31     338     4547      0.92    0.08    0.00    0.01       56        0        1     70
  54    1     0.00   0.59   0.00    0.31      69     4694      0.98    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.55   0.00    0.31    2037       14 K    0.81    0.40    0.00    0.00    28000        0        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4951 K   6310 K    0.28    0.59    0.00    0.00    44240    18558    13341     49
 SKT    1     0.00   0.35   0.00    0.31      20 K    255 K    0.91    0.15    0.00    0.01    32704        2        5     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4971 K   6566 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.08 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2372 M   2367 M   2372 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7636 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6392 M   6396 M   6484 M   |   25%    25%    25%   
 SKT    1     4799 M   4559 M   4573 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.33      0.00     195.55      56.82         1341.25 2.20
 SKT   1     7.13    14.23    0 %      0.00      0.00      88.30      38.13         140.91 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.19    14.24   71 %     19.33      0.00     283.85      94.95         1372.23 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1120      662      542     55
   1    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1792      661      373     54
   2    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1400      661      374     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1848      661      474     52
   4    0     0.02   0.02   1.31    1.31     177 K    227 K    0.29    0.59    0.00    0.00     1344      663      477     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1400      662      319     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1120      658      389     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      661      318     51
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2128      664      566     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1904      665      495     51
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1904      659      425     53
  11    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      661      629     52
  12    0     0.02   0.02   1.31    1.31     180 K    230 K    0.28    0.59    0.00    0.00     1512      660      356     54
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      659      344     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1232      691      391     52
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1680      660      419     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1512      703      498     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      666      718     50
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      674      533     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1176      669      460     54
  20    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1400      668      510     50
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     2072      668      656     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1176      591      471     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      666      651     54
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1400      676      510     53
  25    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1624      664      542     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1568      664      544     54
  27    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      661      577     54
  28    1     0.00   0.27   0.00    0.31    3939       45 K    0.91    0.09    0.00    0.02      112        1        0     70
  29    1     0.00   0.33   0.01    0.31    7895       63 K    0.87    0.17    0.00    0.01      504        0        0     70
  30    1     0.00   0.40   0.00    0.31    1337       21 K    0.94    0.22    0.00    0.01      224        0        0     72
  31    1     0.00   0.44   0.00    0.31      13     2669      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1612       15 K    0.88    0.12    0.00    0.01      168        0        4     70
  33    1     0.00   0.42   0.00    0.31      14     1671      0.99    0.10    0.00    0.01       56        0        0     71
  34    1     0.00   0.43   0.00    0.31      18     2505      0.99    0.08    0.00    0.02       56        0        0     68
  35    1     0.00   0.43   0.00    0.31      12     3069      1.00    0.09    0.00    0.02       56        0        0     69
  36    1     0.00   0.43   0.00    0.31      16     2362      0.99    0.09    0.00    0.02     1568        0        0     71
  37    1     0.00   0.46   0.00    0.31     122     2533      0.94    0.09    0.00    0.02      112        0        0     71
  38    1     0.00   0.44   0.00    0.31      14     3163      0.99    0.08    0.00    0.02       56        0        0     69
  39    1     0.00   0.34   0.00    0.31      86     4876      0.98    0.09    0.00    0.02      168        0        0     70
  40    1     0.00   0.38   0.00    0.31      31     3246      0.99    0.09    0.00    0.02      112        0        0     73
  41    1     0.00   0.41   0.00    0.31     145     3986      0.96    0.10    0.00    0.02      504        0        0     72
  42    1     0.00   0.45   0.00    0.31      13     2459      0.99    0.09    0.00    0.02      112        0        0     67
  43    1     0.00   0.48   0.00    0.31      12     3035      1.00    0.09    0.00    0.02        0        0        0     69
  44    1     0.00   0.39   0.00    0.31      21     2055      0.99    0.09    0.00    0.02      112        0        0     69
  45    1     0.00   0.39   0.00    0.31      14     2006      0.99    0.10    0.00    0.02       56        0        0     71
  46    1     0.00   0.52   0.00    0.31      28     4137      0.99    0.08    0.00    0.02       56        0        0     73
  47    1     0.00   0.42   0.00    0.31      19     2262      0.99    0.09    0.00    0.02        0        0        0     69
  48    1     0.00   0.44   0.00    0.31      17     2281      0.99    0.08    0.00    0.02       56        0        0     72
  49    1     0.00   0.38   0.00    0.31      15     1537      0.99    0.09    0.00    0.02      168        0        0     71
  50    1     0.00   0.37   0.00    0.31      66     3961      0.98    0.08    0.00    0.02      280        0        0     71
  51    1     0.00   0.55   0.00    0.31      18     4051      1.00    0.08    0.00    0.02        0        0        0     69
  52    1     0.00   0.48   0.00    0.31      16     3039      0.99    0.09    0.00    0.02      112        0        0     72
  53    1     0.00   0.47   0.00    0.31      35     3640      0.99    0.07    0.00    0.02       56        0        0     70
  54    1     0.00   0.47   0.00    0.31      17     3228      0.99    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    9069       24 K    0.58    0.43    0.00    0.00    29792        3        1     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4949 K   6310 K    0.28    0.59    0.00    0.00    43568    18578    13561     50
 SKT    1     0.00   0.39   0.00    0.31      24 K    239 K    0.89    0.18    0.00    0.01    34496        4        5     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4974 K   6549 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1525 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.09 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2370 M   2366 M   2366 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7624 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6385 M   6397 M   6482 M   |   25%    25%    25%   
 SKT    1     4799 M   4560 M   4570 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.36      0.00     195.72      56.91         1338.38 2.20
 SKT   1     7.12    14.21    0 %      0.00      0.00      88.44      38.75         129.66 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.18    14.23   71 %     19.36      0.00     284.16      95.67         1369.31 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1456      656      559     56
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      660      313     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1344      660      301     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1736      660      424     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     2016      661      506     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1344      662      313     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.59    0.00    0.00     1176      656      422     51
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1736      661      415     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2072      661      516     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      663      526     51
  10    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1960      659      515     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1736      660      580     53
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1736      660      393     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1064      658      298     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1400      693      384     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1680      658      432     54
  16    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1456      686      525     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2072      666      690     50
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1960      677      549     52
  19    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1624      670      522     54
  20    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1400      666      568     50
  21    0     0.02   0.02   1.31    1.31     177 K    228 K    0.29    0.59    0.00    0.00     1736      668      607     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00      952      590      523     52
  23    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1344      664      696     54
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      675      517     53
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1512      665      522     53
  26    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1624      663      542     54
  27    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1904      660      589     54
  28    1     0.00   0.28   0.00    0.31    3797       51 K    0.92    0.09    0.00    0.02      168        0        0     70
  29    1     0.00   0.33   0.01    0.31    7249       62 K    0.88    0.18    0.00    0.01      504        0        0     71
  30    1     0.00   0.40   0.00    0.31    1477       22 K    0.93    0.23    0.00    0.01      224        0        0     72
  31    1     0.00   0.43   0.00    0.31      18     1921      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    1850       17 K    0.89    0.11    0.00    0.01      112        0        3     70
  33    1     0.00   0.44   0.00    0.31     120     2223      0.93    0.09    0.00    0.02       56        0        0     71
  34    1     0.00   0.44   0.00    0.31      18     2460      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.44   0.00    0.31      16     3139      0.99    0.09    0.00    0.02       56        0        0     69
  36    1     0.00   1.02   0.00    0.31     195     5744      0.96    0.57    0.00    0.00     1568        0        0     71
  37    1     0.00   0.45   0.00    0.31      20     2451      0.99    0.09    0.00    0.02      112        0        0     70
  38    1     0.00   0.42   0.00    0.31      20     2461      0.99    0.08    0.00    0.02       56        0        0     69
  39    1     0.00   0.40   0.00    0.31      26     2750      0.99    0.08    0.00    0.02      168        0        0     71
  40    1     0.00   0.34   0.00    0.31      46     2331      0.98    0.10    0.00    0.02      112        0        0     72
  41    1     0.00   0.46   0.00    0.31     240     4135      0.93    0.09    0.00    0.02      504        0        0     72
  42    1     0.00   0.41   0.00    0.31      17     1923      0.99    0.09    0.00    0.02      112        0        0     68
  43    1     0.00   0.47   0.00    0.31      17     3130      0.99    0.08    0.00    0.02        0        0        0     69
  44    1     0.00   0.38   0.00    0.31      25     2211      0.99    0.11    0.00    0.01      112        0        0     69
  45    1     0.00   0.38   0.00    0.31      18     1986      0.99    0.10    0.00    0.02       56        0        0     71
  46    1     0.00   0.47   0.00    0.31      17     3132      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.43   0.00    0.31      28     1803      0.98    0.09    0.00    0.02      112        0        0     69
  48    1     0.00   0.39   0.00    0.31      17     1923      0.99    0.09    0.00    0.02      112        0        0     71
  49    1     0.00   0.51   0.00    0.31      18     2371      0.99    0.08    0.00    0.02      112        0        0     71
  50    1     0.00   0.37   0.00    0.31      21     1256      0.98    0.11    0.00    0.01      336        0        0     71
  51    1     0.00   0.45   0.00    0.31      17     2507      0.99    0.09    0.00    0.02        0        0        0     69
  52    1     0.00   0.38   0.00    0.31      20     2378      0.99    0.11    0.00    0.01      112        0        0     72
  53    1     0.00   0.42   0.00    0.31      23     1843      0.98    0.10    0.00    0.02       56        0        0     71
  54    1     0.00   0.50   0.00    0.31      19     3075      0.99    0.06    0.00    0.02        0        0        0     70
  55    1     0.00   0.50   0.00    0.31    2023       13 K    0.81    0.40    0.00    0.00    29904        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4938 K   6300 K    0.28    0.59    0.00    0.00    45024    18538    13747     50
 SKT    1     0.00   0.38   0.00    0.31      17 K    227 K    0.92    0.18    0.00    0.01    34776        1        2     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4956 K   6527 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1521 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.10 %; C3 core residency: 0.00 %; C6 core residency: 49.78 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2358 M   2359 M   2361 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7601 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6374 M   6381 M   6461 M   |   25%    25%    25%   
 SKT    1     4786 M   4551 M   4563 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.33      0.00     195.34      56.79         1341.23 2.20
 SKT   1     7.09    14.16    0 %      0.00      0.00      88.29      38.63         138.49 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.15    14.18   71 %     19.33      0.00     283.63      95.42         1372.22 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    227 K    0.28    0.59    0.00    0.00     1736      654      604     55
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1624      661      330     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1008      660      341     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1512      658      498     52
   4    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1904      660      431     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1344      660      327     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.59    0.00    0.00     1344      657      375     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      660      359     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2184      661      544     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      662      552     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1792      657      487     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.27    0.59    0.00    0.00     2296      659      635     52
  12    0     0.02   0.02   1.31    1.31     180 K    231 K    0.28    0.59    0.00    0.00     1176      658      379     54
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      658      272     53
  14    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1568      685      361     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1680      657      440     53
  16    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1120      694      546     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2352      664      801     50
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      674      473     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00      896      669      436     54
  20    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      666      476     51
  21    0     0.02   0.02   1.31    1.31     177 K    228 K    0.29    0.59    0.00    0.00     2016      666      620     53
  22    0     0.02   0.01   1.31    1.31     153 K    198 K    0.29    0.44    0.00    0.00     1176      589      497     52
  23    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      662      649     54
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1792      673      495     53
  25    0     0.02   0.02   1.31    1.31     175 K    225 K    0.29    0.59    0.00    0.00     1568      663      530     53
  26    0     0.02   0.02   1.31    1.31     176 K    223 K    0.28    0.59    0.00    0.00     1344      661      507     53
  27    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1848      661      556     54
  28    1     0.00   0.28   0.00    0.31    3107       49 K    0.93    0.09    0.00    0.02      168        0        0     69
  29    1     0.00   0.32   0.01    0.31    7381       63 K    0.88    0.18    0.00    0.01      504        0        0     70
  30    1     0.00   0.39   0.00    0.31    1016       18 K    0.94    0.23    0.00    0.01      224        0        0     72
  31    1     0.00   0.58   0.00    0.31      13     4072      1.00    0.07    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    2407       19 K    0.86    0.12    0.00    0.01      112        0        3     70
  33    1     0.00   0.49   0.00    0.31      13     2862      0.99    0.07    0.00    0.02       56        0        0     71
  34    1     0.00   0.52   0.00    0.31      19     3493      0.99    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.48   0.00    0.31      11     2965      1.00    0.08    0.00    0.02       56        0        0     69
  36    1     0.00   0.21   0.00    0.31     248     6191      0.95    0.13    0.00    0.01     1568        0        0     71
  37    1     0.00   0.41   0.00    0.31      29     3196      0.99    0.09    0.00    0.02      112        0        0     70
  38    1     0.00   0.42   0.00    0.31      12     2148      0.99    0.09    0.00    0.02       56        0        0     69
  39    1     0.00   0.41   0.00    0.31      14     1965      0.99    0.10    0.00    0.01      168        0        0     71
  40    1     0.00   0.33   0.00    0.31      33     2578      0.99    0.10    0.00    0.02      112        0        0     73
  41    1     0.00   0.34   0.00    0.31      20     2173      0.99    0.11    0.00    0.01      504        0        0     72
  42    1     0.00   0.44   0.00    0.31      14     2380      0.99    0.09    0.00    0.02      112        0        0     67
  43    1     0.00   0.39   0.00    0.31      13     1832      0.99    0.10    0.00    0.02        0        0        0     69
  44    1     0.00   0.38   0.00    0.31     117     1922      0.93    0.11    0.00    0.02      112        0        0     69
  45    1     0.00   0.40   0.00    0.31      12     1977      0.99    0.10    0.00    0.02       56        0        0     72
  46    1     0.00   0.44   0.00    0.31      14     2537      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.39   0.00    0.31      12     1820      0.99    0.09    0.00    0.02       56        0        0     69
  48    1     0.00   0.34   0.00    0.31      14     1371      0.99    0.10    0.00    0.01      112        0        0     72
  49    1     0.00   0.46   0.00    0.31      12     2422      0.99    0.09    0.00    0.02      168        0        0     71
  50    1     0.00   0.33   0.00    0.31      16      750      0.97    0.14    0.00    0.01      336        0        0     70
  51    1     0.00   0.49   0.00    0.31      29     2666      0.99    0.08    0.00    0.02        0        0        0     68
  52    1     0.00   0.45   0.00    0.31      16     3123      0.99    0.09    0.00    0.02      112        0        0     72
  53    1     0.00   0.48   0.00    0.31     123     2358      0.94    0.08    0.00    0.02       56        0        0     71
  54    1     0.00   0.44   0.00    0.31      16     2477      0.99    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.52   0.00    0.31    1992       15 K    0.84    0.36    0.00    0.00    29960        0        1     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4938 K   6298 K    0.28    0.59    0.00    0.00    44128    18509    13521     50
 SKT    1     0.00   0.35   0.00    0.31      16 K    225 K    0.92    0.16    0.00    0.01    34832        0        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4954 K   6524 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1518 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2366 M   2360 M   2368 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7618 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6383 M   6382 M   6470 M   |   25%    25%    25%   
 SKT    1     4790 M   4550 M   4567 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.31      0.00     195.47      56.80         1342.25 2.20
 SKT   1     7.11    14.20    0 %      0.00      0.00      88.10      38.60         136.51 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.17    14.21   71 %     19.31      0.00     283.57      95.39         1373.20 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1456      664      577     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1344      661      313     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      660      315     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1848      659      475     53
   4    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      662      499     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1568      662      330     50
   6    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      658      376     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      661      313     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2016      661      551     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      663      508     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     2184      659      521     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2016      659      565     52
  12    0     0.02   0.02   1.31    1.31     180 K    231 K    0.28    0.59    0.00    0.00     1400      659      383     53
  13    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1120      658      307     54
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      684      305     51
  15    0     0.02   0.02   1.31    1.31     176 K    223 K    0.28    0.59    0.00    0.00     1568      656      504     53
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1568      699      546     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2296      666      709     50
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1344      681      503     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      670      450     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1064      666      473     52
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1736      667      587     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1008      591      487     51
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      664      682     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      673      481     53
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      663      562     52
  26    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1512      662      544     54
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1792      659      593     54
  28    1     0.00   0.30   0.00    0.31    3716       56 K    0.93    0.09    0.00    0.02       56        0        0     70
  29    1     0.00   0.33   0.01    0.31    7124       64 K    0.88    0.18    0.00    0.01      504        0        0     71
  30    1     0.00   0.40   0.00    0.31    1615       21 K    0.92    0.22    0.00    0.01      168        0        0     73
  31    1     0.00   0.47   0.00    0.31      17     3824      0.99    0.07    0.00    0.02        0        0        0     71
  32    1     0.00   0.26   0.00    0.31    1833       18 K    0.89    0.12    0.00    0.01      168        0        4     70
  33    1     0.00   0.54   0.00    0.31     126     3875      0.96    0.07    0.00    0.02       56        0        0     71
  34    1     0.00   0.45   0.00    0.31      16     3802      1.00    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.50   0.00    0.31      21     4688      0.99    0.07    0.00    0.02       56        0        0     69
  36    1     0.00   0.47   0.00    0.31     865       17 K    0.95    0.43    0.00    0.01     1624        0        0     71
  37    1     0.00   0.51   0.00    0.31     121     4630      0.97    0.08    0.00    0.02      112        0        0     71
  38    1     0.00   0.48   0.00    0.31      22     4219      0.99    0.08    0.00    0.02       56        0        0     69
  39    1     0.00   0.43   0.00    0.31      24     3090      0.99    0.08    0.00    0.02      168        0        0     71
  40    1     0.00   0.35   0.00    0.31     114     3878      0.97    0.08    0.00    0.02      168        0        0     73
  41    1     0.00   0.35   0.00    0.31     133     2692      0.94    0.10    0.00    0.02      504        0        0     72
  42    1     0.00   0.46   0.00    0.31      28     3587      0.99    0.08    0.00    0.02      112        0        0     67
  43    1     0.00   0.41   0.00    0.31      32     3737      0.99    0.08    0.00    0.02        0        0        0     69
  44    1     0.00   0.34   0.00    0.31      26     2742      0.99    0.10    0.00    0.02      112        0        1     69
  45    1     0.00   0.46   0.00    0.31      74     3990      0.98    0.08    0.00    0.02       56        0        0     72
  46    1     0.00   0.38   0.00    0.31      19     1970      0.99    0.09    0.00    0.02       56        0        0     74
  47    1     0.00   0.39   0.00    0.31      18     2559      0.99    0.09    0.00    0.02      112        0        0     69
  48    1     0.00   0.36   0.00    0.31      23     2022      0.99    0.10    0.00    0.02      112        0        0     71
  49    1     0.00   0.40   0.00    0.31      28     2572      0.99    0.10    0.00    0.02      168        0        0     72
  50    1     0.00   0.42   0.00    0.31      40     2433      0.98    0.10    0.00    0.02      336        0        0     71
  51    1     0.00   0.37   0.00    0.31      18     1950      0.99    0.11    0.00    0.01        0        0        0     69
  52    1     0.00   0.40   0.00    0.31      68     3522      0.98    0.08    0.00    0.02      112        0        0     72
  53    1     0.00   0.38   0.00    0.31      31     1997      0.98    0.10    0.00    0.02       56        0        0     71
  54    1     0.00   0.48   0.00    0.31      18     2238      0.99    0.08    0.00    0.02        0        0        0     69
  55    1     0.00   0.55   0.00    0.31    1800       14 K    0.83    0.38    0.00    0.00    29848        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4943 K   6302 K    0.28    0.59    0.00    0.00    45080    18547    13459     50
 SKT    1     0.00   0.37   0.00    0.31      17 K    261 K    0.93    0.18    0.00    0.01    34776        1        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4961 K   6564 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.08 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2358 M   2356 M   2362 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7600 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6376 M   6377 M   6461 M   |   25%    25%    25%   
 SKT    1     4786 M   4549 M   4564 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.32      0.00     195.47      56.90         1341.74 2.20
 SKT   1     7.09    14.16    0 %      0.00      0.00      88.39      38.08         139.47 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.15    14.18   71 %     19.32      0.00     283.86      94.98         1372.82 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1624      656      533     55
   1    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1736      661      312     54
   2    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1624      661      368     52
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      660      492     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      662      409     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1176      663      296     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00      784      658      434     52
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      662      337     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2240      663      637     52
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1960      665      456     53
  10    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1848      660      554     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2352      661      515     51
  12    0     0.02   0.02   1.31    1.31     180 K    231 K    0.28    0.59    0.00    0.00     1400      660      352     54
  13    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1344      659      343     53
  14    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1400      696      362     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1344      659      446     54
  16    0     0.02   0.02   1.31    1.31     175 K    225 K    0.28    0.59    0.00    0.00     1456      698      528     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2408      667      688     49
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      678      561     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1400      670      417     54
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1176      669      515     50
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1680      668      675     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1288      591      524     52
  23    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1792      666      621     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1400      674      445     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1904      665      617     52
  26    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1288      664      487     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     2184      662      634     53
  28    1     0.00   0.32   0.00    0.31    3180       56 K    0.94    0.09    0.00    0.02       56        0        0     70
  29    1     0.00   0.32   0.01    0.31    7836       64 K    0.87    0.17    0.00    0.01      448        0        1     71
  30    1     0.00   0.39   0.00    0.31    1124       18 K    0.94    0.24    0.00    0.01      168        0        0     73
  31    1     0.00   0.38   0.00    0.31       9     1806      0.99    0.10    0.00    0.02        0        0        0     72
  32    1     0.00   0.26   0.00    0.31    2156       17 K    0.86    0.13    0.00    0.01      112        0        4     70
  33    1     0.00   0.36   0.00    0.31      12     1217      0.99    0.12    0.00    0.01       56        0        0     71
  34    1     0.00   0.43   0.00    0.31      13     2418      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.48   0.00    0.31      15     2949      0.99    0.09    0.00    0.02       56        0        0     69
  36    1     0.00   1.09   0.00    0.31      71     4811      0.98    0.62    0.00    0.00     1288        0        0     71
  37    1     0.00   0.44   0.00    0.31     119     2370      0.94    0.08    0.00    0.02      112        0        0     70
  38    1     0.00   0.41   0.00    0.31      14     1698      0.99    0.10    0.00    0.02       56        0        0     69
  39    1     0.00   0.42   0.00    0.31      12     2352      0.99    0.09    0.00    0.02      168        0        0     71
  40    1     0.00   0.33   0.00    0.31      33     2009      0.98    0.10    0.00    0.01      168        0        0     72
  41    1     0.00   0.31   0.00    0.31      17     1532      0.99    0.12    0.00    0.01      504        0        0     72
  42    1     0.00   0.32   0.00    0.31      15     1191      0.98    0.11    0.00    0.01      112        0        0     67
  43    1     0.00   0.39   0.00    0.31      15     1837      0.99    0.10    0.00    0.02        0        0        0     69
  44    1     0.00   0.39   0.00    0.31      18     1927      0.99    0.09    0.00    0.02      112        0        0     69
  45    1     0.00   0.47   0.00    0.31     114     3148      0.96    0.08    0.00    0.02       56        0        0     71
  46    1     0.00   0.41   0.00    0.31      17     1933      0.99    0.10    0.00    0.02       56        0        0     73
  47    1     0.00   0.34   0.00    0.31      23     1265      0.98    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.41   0.00    0.31      15     1671      0.99    0.09    0.00    0.02       56        0        0     71
  49    1     0.00   0.43   0.00    0.31      15     1757      0.99    0.09    0.00    0.02      168        0        0     72
  50    1     0.00   0.41   0.00    0.31      15     1678      0.99    0.09    0.00    0.02      280        0        0     70
  51    1     0.00   0.34   0.00    0.31      14     1176      0.99    0.12    0.00    0.01        0        0        0     68
  52    1     0.00   0.41   0.00    0.31      16     1933      0.99    0.10    0.00    0.02      112        0        0     72
  53    1     0.00   0.41   0.00    0.31      18     1666      0.99    0.10    0.00    0.02       56        0        0     70
  54    1     0.00   0.49   0.00    0.31      15     2861      0.99    0.07    0.00    0.02        0        0        0     70
  55    1     0.00   0.53   0.00    0.31    1943       16 K    0.85    0.34    0.00    0.00    29848        0        1     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4941 K   6309 K    0.28    0.59    0.00    0.00    45528    18578    13558     49
 SKT    1     0.00   0.38   0.00    0.31      16 K    220 K    0.92    0.18    0.00    0.01    34160        0        6     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4958 K   6530 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    173 M   |    0%     0%     0%   
 SKT    1     2346 M   2346 M   2348 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7563 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6359 M   6366 M   6446 M   |   25%    25%    25%   
 SKT    1     4780 M   4546 M   4559 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.85      56.98         1341.14 2.20
 SKT   1     7.06    14.09    0 %      0.00      0.00      88.30      37.75         137.59 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.11    14.10   71 %     19.35      0.00     284.15      94.74         1372.21 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.28    0.59    0.00    0.00     1792      656      505     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      660      360     54
   2    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      660      312     52
   3    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1624      660      434     52
   4    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1176      661      529     50
   5    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1512      662      306     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1120      658      373     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      663      399     51
   8    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     2016      663      568     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1624      663      531     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1624      658      477     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1960      660      579     51
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1680      658      415     54
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      658      283     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      692      307     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1680      658      430     54
  16    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1344      694      548     53
  17    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1512      666      721     49
  18    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1232      674      588     51
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      670      415     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      666      541     50
  21    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1792      667      625     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1176      591      488     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      664      601     53
  24    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1288      674      421     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1568      665      490     52
  26    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1680      662      593     53
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1904      660      576     54
  28    1     0.00   0.33   0.00    0.31    3301       61 K    0.94    0.09    0.00    0.02      112        1        0     70
  29    1     0.00   0.28   0.01    0.31    5227       51 K    0.89    0.18    0.00    0.01      504        0        0     70
  30    1     0.00   0.39   0.00    0.31    3351       34 K    0.90    0.20    0.00    0.01      168        0        0     73
  31    1     0.00   0.53   0.00    0.31      15     3384      1.00    0.06    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    2820       24 K    0.88    0.11    0.00    0.01       56        0        5     70
  33    1     0.00   0.51   0.00    0.31      22     2783      0.99    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.54   0.00    0.31      20     3375      0.99    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.54   0.00    0.31      18     3462      0.99    0.07    0.00    0.02       56        0        0     69
  36    1     0.00   0.20   0.00    0.31     332     8309      0.95    0.13    0.00    0.01     1624        0        0     71
  37    1     0.00   0.44   0.00    0.31      23     3002      0.99    0.07    0.00    0.02      112        0        0     71
  38    1     0.00   0.47   0.00    0.31      19     2846      0.99    0.07    0.00    0.02        0        0        0     69
  39    1     0.00   0.36   0.00    0.31     202     5152      0.96    0.16    0.00    0.02      168        0        0     71
  40    1     0.00   0.42   0.00    0.31     157     4569      0.96    0.07    0.00    0.02      168        0        0     72
  41    1     0.00   0.35   0.00    0.31     139     3609      0.96    0.10    0.00    0.02      504        0        0     72
  42    1     0.00   0.44   0.00    0.31      19     2317      0.99    0.08    0.00    0.02      112        0        0     67
  43    1     0.00   0.52   0.00    0.31      15     3508      0.99    0.07    0.00    0.02        0        0        0     69
  44    1     0.00   0.42   0.00    0.31      21     2546      0.99    0.10    0.00    0.02      112        0        0     69
  45    1     0.00   0.43   0.00    0.31      17     2488      0.99    0.08    0.00    0.02       56        0        0     71
  46    1     0.00   0.39   0.00    0.31      17     1828      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.39   0.00    0.31      16     1747      0.99    0.10    0.00    0.02       56        0        0     69
  48    1     0.01   2.23   0.00    0.31    3276       14 K    0.76    0.74    0.00    0.00     1456        1        0     72
  49    1     0.00   0.39   0.00    0.31     132     1988      0.92    0.10    0.00    0.01      168        0        0     72
  50    1     0.00   0.38   0.00    0.31      16     1263      0.98    0.11    0.00    0.01      280        0        0     70
  51    1     0.00   0.31   0.00    0.31      16      688      0.97    0.16    0.00    0.01        0        0        0     69
  52    1     0.00   0.38   0.00    0.31      20     1935      0.99    0.11    0.00    0.01      168        0        0     72
  53    1     0.00   0.43   0.00    0.31      17     1738      0.99    0.10    0.00    0.02       56        0        0     71
  54    1     0.00   0.53   0.00    0.31      16     2360      0.99    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.58   0.00    0.31    2069       16 K    0.83    0.34    0.00    0.00    29792        0        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4948 K   6305 K    0.28    0.59    0.00    0.00    43624    18543    13415     49
 SKT    1     0.00   0.58   0.00    0.31      21 K    268 K    0.91    0.24    0.00    0.01    35896        2        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4969 K   6573 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1538 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.14 %

 C1 core residency: 0.09 %; C3 core residency: 0.00 %; C6 core residency: 49.77 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2356 M   2352 M   2356 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7586 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6368 M   6373 M   6459 M   |   25%    25%    25%   
 SKT    1     4786 M   4547 M   4561 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.33      0.00     195.71      56.90         1341.12 2.20
 SKT   1     7.08    14.14    0 %      0.00      0.00      88.44      38.63         143.09 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.14    14.15   71 %     19.33      0.00     284.15      95.53         1372.13 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1512      656      566     55
   1    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1288      660      367     54
   2    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1456      661      352     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1624      660      439     52
   4    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1512      662      511     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1232      661      297     50
   6    0     0.02   0.02   1.31    1.31     174 K    224 K    0.29    0.59    0.00    0.00     1456      657      409     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      661      383     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2184      662      527     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      663      487     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1736      659      457     53
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2352      659      589     52
  12    0     0.02   0.02   1.31    1.31     180 K    231 K    0.28    0.59    0.00    0.00     1288      659      327     54
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1232      658      312     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1064      688      362     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1848      656      461     54
  16    0     0.02   0.02   1.31    1.31     175 K    225 K    0.28    0.59    0.00    0.00     1568      688      507     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2352      665      759     49
  18    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      673      564     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1008      669      486     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1120      667      473     50
  21    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1400      666      672     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00      952      591      475     52
  23    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1344      664      608     53
  24    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1120      673      482     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1792      664      571     52
  26    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1568      661      574     52
  27    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      661      612     53
  28    1     0.00   0.32   0.00    0.31    3237       61 K    0.94    0.09    0.00    0.02      168        0        1     70
  29    1     0.00   0.26   0.00    0.31    2672       36 K    0.92    0.20    0.00    0.01      448        0        0     70
  30    1     0.00   0.38   0.00    0.31    6141       49 K    0.87    0.17    0.00    0.01      168        0        0     72
  31    1     0.00   0.49   0.00    0.31      13     2926      1.00    0.07    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    1982       17 K    0.87    0.12    0.00    0.01      112        0        3     70
  33    1     0.00   0.52   0.00    0.31      15     2842      0.99    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.45   0.00    0.31      22     2222      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.42   0.00    0.31      16     2299      0.99    0.08    0.00    0.02       56        0        0     69
  36    1     0.00   0.47   0.00    0.31      22     2366      0.99    0.07    0.00    0.02     1624        0        0     72
  37    1     0.00   0.45   0.00    0.31      15     2188      0.99    0.09    0.00    0.02      112        0        0     71
  38    1     0.00   0.48   0.00    0.31      14     2667      0.99    0.08    0.00    0.02        0        0        0     69
  39    1     0.00   0.40   0.00    0.31      14     1674      0.99    0.10    0.00    0.01      168        0        0     70
  40    1     0.00   0.41   0.00    0.31     139     3335      0.95    0.09    0.00    0.02      168        0        0     72
  41    1     0.00   0.34   0.00    0.31     121     2668      0.95    0.10    0.00    0.02      504        0        0     72
  42    1     0.00   0.46   0.00    0.31      16     2306      0.99    0.08    0.00    0.02      112        0        0     67
  43    1     0.00   0.45   0.00    0.31      12     2325      0.99    0.09    0.00    0.02        0        0        0     69
  44    1     0.00   0.43   0.00    0.31      19     2240      0.99    0.09    0.00    0.02      112        0        0     69
  45    1     0.00   0.50   0.00    0.31      18     3418      0.99    0.08    0.00    0.02       56        0        0     71
  46    1     0.00   0.49   0.00    0.31      24     2673      0.99    0.08    0.00    0.02       56        0        0     73
  47    1     0.00   0.34   0.00    0.31      14     1251      0.99    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.38   0.00    0.31      33     1865      0.98    0.10    0.00    0.01     1456        0        0     71
  49    1     0.00   0.40   0.00    0.31     121     1797      0.92    0.08    0.00    0.02      168        0        0     71
  50    1     0.00   0.44   0.00    0.31      13     2359      0.99    0.09    0.00    0.02      280        0        0     71
  51    1     0.00   0.32   0.00    0.31      16      680      0.97    0.16    0.00    0.01        0        0        0     68
  52    1     0.00   0.36   0.00    0.31      18     1184      0.98    0.11    0.00    0.01      112        0        0     72
  53    1     0.00   0.42   0.00    0.31      17     1708      0.99    0.09    0.00    0.01       56        0        0     71
  54    1     0.00   0.49   0.00    0.31      18     2347      0.99    0.07    0.00    0.02        0        0        0     69
  55    1     0.00   0.64   0.00    0.31    3842       26 K    0.83    0.41    0.00    0.00    29960        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4936 K   6306 K    0.28    0.59    0.00    0.00    42448    18524    13629     49
 SKT    1     0.00   0.40   0.00    0.31      18 K    241 K    0.92    0.17    0.00    0.01    36064        1        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4955 K   6547 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.08 %; C3 core residency: 0.00 %; C6 core residency: 49.80 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2353 M   2354 M   2356 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7584 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6367 M   6375 M   6454 M   |   25%    25%    25%   
 SKT    1     4782 M   4547 M   4560 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.33      0.00     195.63      56.92         1342.09 2.20
 SKT   1     7.08    14.13    0 %      0.00      0.00      88.09      38.69         137.20 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.14    14.15   71 %     19.33      0.00     283.73      95.61         1373.16 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     182 K    229 K    0.27    0.59    0.00    0.00     1736      658      548     56
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      662      345     54
   2    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1456      663      326     51
   3    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1960      660      418     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1792      663      476     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1736      663      316     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1232      658      415     52
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1512      664      369     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2408      662      472     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1736      664      551     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1960      658      509     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2016      660      521     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1456      660      380     54
  13    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1008      659      326     54
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      691      326     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1624      659      453     54
  16    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1512      699      531     52
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     2128      667      774     49
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      680      604     52
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      670      426     54
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00      896      667      569     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1624      670      679     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00      728      591      484     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      665      653     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1512      676      469     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1680      664      502     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1792      664      491     54
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     2072      661      544     54
  28    1     0.00   0.33   0.00    0.31    3608       63 K    0.94    0.09    0.00    0.02      112        0        0     69
  29    1     0.00   0.26   0.00    0.31    2745       35 K    0.92    0.20    0.00    0.01      504        0        0     70
  30    1     0.00   0.39   0.00    0.31    6302       49 K    0.87    0.17    0.00    0.01      224        0        1     73
  31    1     0.00   0.45   0.00    0.31      17     3099      0.99    0.07    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    2211       19 K    0.88    0.12    0.00    0.01      112        0        4     70
  33    1     0.00   0.50   0.00    0.31     136     4490      0.96    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.49   0.00    0.31      15     3560      1.00    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.48   0.00    0.31      27     3230      0.99    0.07    0.00    0.02       56        0        0     69
  36    1     0.00   0.50   0.00    0.31     185     5026      0.96    0.08    0.00    0.02     1680        0        0     71
  37    1     0.00   0.49   0.00    0.31      19     3390      0.99    0.07    0.00    0.02      112        0        0     71
  38    1     0.00   0.52   0.00    0.31      27     3340      0.99    0.07    0.00    0.02       56        0        0     69
  39    1     0.00   0.43   0.00    0.31      17     2477      0.99    0.08    0.00    0.02      168        0        0     71
  40    1     0.00   0.43   0.00    0.31      45     4058      0.99    0.08    0.00    0.02      168        0        0     72
  41    1     0.00   0.36   0.00    0.31      31     2991      0.99    0.09    0.00    0.02      504        0        0     72
  42    1     0.00   0.43   0.00    0.31     133     2883      0.95    0.08    0.00    0.02      112        0        0     68
  43    1     0.00   0.37   0.00    0.31      31     1868      0.98    0.10    0.00    0.01        0        0        0     69
  44    1     0.00   0.32   0.00    0.31      18     1988      0.99    0.11    0.00    0.02       56        0        0     68
  45    1     0.00   0.50   0.00    0.31      17     3451      0.99    0.09    0.00    0.02       56        0        0     71
  46    1     0.00   0.38   0.00    0.31      19     1911      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.35   0.00    0.31      17     1870      0.99    0.11    0.00    0.02      112        0        0     69
  48    1     0.00   0.41   0.00    0.31      16     1980      0.99    0.10    0.00    0.02     1456        0        0     71
  49    1     0.00   0.37   0.00    0.31      35     1768      0.98    0.11    0.00    0.02      168        0        0     72
  50    1     0.00   0.44   0.00    0.31      14     2497      0.99    0.09    0.00    0.02      280        0        0     70
  51    1     0.00   0.33   0.00    0.31      28     1900      0.98    0.11    0.00    0.02        0        0        0     68
  52    1     0.00   0.40   0.00    0.31      19     1885      0.99    0.11    0.00    0.01      112        0        0     72
  53    1     0.00   0.41   0.00    0.31      18     1823      0.99    0.10    0.00    0.02       56        0        0     71
  54    1     0.00   0.46   0.00    0.31      19     2996      0.99    0.07    0.00    0.02        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    1958       17 K    0.85    0.32    0.00    0.00    30072        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4951 K   6313 K    0.28    0.59    0.00    0.00    45304    18578    13477     49
 SKT    1     0.00   0.37   0.00    0.31      17 K    249 K    0.92    0.14    0.00    0.01    36344        1        5     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4969 K   6563 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.07 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2361 M   2363 M   2365 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7614 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6383 M   6393 M   6469 M   |   25%    25%    25%   
 SKT    1     4792 M   4558 M   4570 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.52      56.86         1340.14 2.20
 SKT   1     7.10    14.19    0 %      0.00      0.00      88.38      38.69         139.04 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.16    14.20   71 %     19.35      0.00     283.90      95.55         1371.16 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.28    0.59    0.00    0.00     1736      656      516     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      659      339     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      659      372     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1568      659      454     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1736      660      479     50
   5    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1680      662      266     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1176      657      380     52
   7    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      661      396     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      662      523     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      663      477     51
  10    0     0.02   0.02   1.31    1.31     177 K    224 K    0.27    0.59    0.00    0.00     2016      657      500     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2016      660      564     52
  12    0     0.02   0.02   1.31    1.31     180 K    230 K    0.28    0.59    0.00    0.00     1624      659      358     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00      840      658      316     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1512      690      378     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1848      657      452     54
  16    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1512      694      469     52
  17    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1680      665      808     49
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      676      484     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1344      670      424     54
  20    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1344      666      559     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1400      667      646     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1176      590      482     51
  23    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1232      664      682     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      674      445     52
  25    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1400      664      532     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1792      663      535     53
  27    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1960      661      543     54
  28    1     0.00   0.33   0.00    0.31    3193       61 K    0.95    0.09    0.00    0.02      168        0        0     70
  29    1     0.00   0.34   0.01    0.31    9040       86 K    0.89    0.19    0.00    0.01      504        0        0     70
  30    1     0.00   0.41   0.00    0.31      22     1777      0.98    0.09    0.00    0.02      224        0        0     72
  31    1     0.00   0.42   0.00    0.31      11     1775      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.25   0.00    0.31    2022       18 K    0.88    0.13    0.00    0.01      112        0        4     70
  33    1     0.00   0.45   0.00    0.31      12     2351      0.99    0.10    0.00    0.02       56        0        0     71
  34    1     0.00   0.39   0.00    0.31      15     1796      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.37   0.00    0.31      12     1186      0.99    0.11    0.00    0.01       56        0        0     69
  36    1     0.00   0.60   0.00    0.31     922       19 K    0.95    0.51    0.00    0.01     1680        0        0     71
  37    1     0.00   0.41   0.00    0.31      16     1779      0.99    0.09    0.00    0.02      112        0        0     71
  38    1     0.00   0.45   0.00    0.31      14     2355      0.99    0.09    0.00    0.02       56        0        0     70
  39    1     0.00   0.40   0.00    0.31      17     1289      0.98    0.11    0.00    0.01      168        0        0     71
  40    1     0.00   0.31   0.00    0.31      31     1897      0.98    0.09    0.00    0.01      168        0        0     72
  41    1     0.00   0.35   0.00    0.31     123     2100      0.93    0.12    0.00    0.01      448        0        0     72
  42    1     0.00   0.33   0.00    0.31      14     1206      0.99    0.11    0.00    0.01      112        0        0     67
  43    1     0.00   0.38   0.00    0.31      14     1955      0.99    0.09    0.00    0.02        0        0        0     69
  44    1     0.00   0.37   0.00    0.31      17     1271      0.98    0.12    0.00    0.01      112        0        0     69
  45    1     0.00   0.36   0.00    0.31      15     1292      0.99    0.10    0.00    0.01       56        0        0     71
  46    1     0.00   0.42   0.00    0.31      12     1748      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.38   0.00    0.31      14     1914      0.99    0.10    0.00    0.02      112        0        0     69
  48    1     0.00   0.45   0.00    0.31      19     2626      0.99    0.08    0.00    0.02     1456        0        0     71
  49    1     0.00   0.42   0.00    0.31      24     2190      0.99    0.08    0.00    0.02      112        0        0     71
  50    1     0.00   0.52   0.00    0.31      17     3206      0.99    0.07    0.00    0.02      280        0        0     71
  51    1     0.00   0.43   0.00    0.31      17     2051      0.99    0.09    0.00    0.02        0        0        0     68
  52    1     0.00   0.43   0.00    0.31      16     2306      0.99    0.09    0.00    0.02      168        0        0     72
  53    1     0.00   0.48   0.00    0.31      17     2981      0.99    0.08    0.00    0.02       56        0        0     70
  54    1     0.00   0.56   0.00    0.31      17     3242      0.99    0.06    0.00    0.02        0        0        0     69
  55    1     0.00   0.54   0.00    0.31    1893       15 K    0.84    0.35    0.00    0.00    30016        0        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4939 K   6299 K    0.28    0.59    0.00    0.00    44184    18533    13379     49
 SKT    1     0.00   0.39   0.00    0.31      17 K    248 K    0.92    0.20    0.00    0.01    36344        0        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4956 K   6548 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1522 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.07 %; C3 core residency: 0.00 %; C6 core residency: 49.80 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2353 M   2347 M   2354 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7576 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6364 M   6364 M   6452 M   |   25%    25%    25%   
 SKT    1     4781 M   4542 M   4558 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.32      0.00     195.48      56.82         1341.09 2.20
 SKT   1     7.07    14.12    0 %      0.00      0.00      88.22      38.34         138.18 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.13    14.13   71 %     19.32      0.00     283.70      95.16         1372.15 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1736      655      516     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      661      391     54
   2    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1792      662      373     50
   3    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     2072      659      485     53
   4    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1904      661      467     50
   5    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1176      661      325     49
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1232      658      421     52
   7    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1400      661      379     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2072      661      588     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1344      664      529     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1792      658      448     52
  11    0     0.02   0.02   1.31    1.31     177 K    223 K    0.27    0.59    0.00    0.00     1848      659      603     51
  12    0     0.02   0.02   1.31    1.31     180 K    230 K    0.28    0.59    0.00    0.00     1568      658      410     53
  13    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00      840      658      298     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1064      689      435     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1232      657      414     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1624      695      508     53
  17    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1400      666      804     49
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     2352      676      497     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      669      506     53
  20    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      667      536     51
  21    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1792      667      677     53
  22    0     0.02   0.01   1.31    1.31     153 K    198 K    0.29    0.44    0.00    0.00      784      589      464     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      664      663     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      675      535     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     2184      663      500     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1792      662      492     53
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1736      660      615     54
  28    1     0.00   0.35   0.00    0.31    3308       64 K    0.95    0.09    0.00    0.02      112        0        0     70
  29    1     0.00   0.35   0.01    0.31    8664       82 K    0.89    0.19    0.00    0.01      560        0        0     70
  30    1     0.00   0.41   0.00    0.31     133     1683      0.91    0.09    0.00    0.02      168        0        0     73
  31    1     0.00   0.32   0.00    0.31      17      757      0.97    0.13    0.00    0.01        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1874       14 K    0.86    0.12    0.00    0.01      112        0        3     70
  33    1     0.00   0.51   0.00    0.31      16     2689      0.99    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.43   0.00    0.31      15     1769      0.99    0.10    0.00    0.01       56        0        0     68
  35    1     0.00   0.37   0.00    0.31      18     1206      0.98    0.12    0.00    0.01       56        0        0     69
  36    1     0.00   0.35   0.00    0.31      18     1577      0.99    0.11    0.00    0.01     1680        0        0     71
  37    1     0.00   0.50   0.00    0.31      12     2269      0.99    0.10    0.00    0.02      112        0        0     71
  38    1     0.00   0.41   0.00    0.31      18     1695      0.99    0.10    0.00    0.02       56        0        0     70
  39    1     0.00   0.44   0.00    0.31      15     2349      0.99    0.09    0.00    0.02      168        0        0     71
  40    1     0.00   0.32   0.00    0.31      47     2687      0.98    0.10    0.00    0.01      168        0        0     72
  41    1     0.00   0.38   0.00    0.31     126     2804      0.94    0.11    0.00    0.02      448        0        0     72
  42    1     0.00   0.42   0.00    0.31     129     2321      0.93    0.08    0.00    0.02      112        0        0     67
  43    1     0.00   0.30   0.00    0.31      15      692      0.97    0.15    0.00    0.01        0        0        0     69
  44    1     0.00   0.36   0.00    0.31      23     1539      0.98    0.14    0.00    0.01      112        0        1     69
  45    1     0.00   0.42   0.00    0.31      17     1638      0.99    0.10    0.00    0.02       56        0        0     72
  46    1     0.00   0.42   0.00    0.31     133     1753      0.91    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.37   0.00    0.31      18     1903      0.99    0.10    0.00    0.02       56        0        0     69
  48    1     0.00   0.46   0.00    0.31      16     2303      0.99    0.08    0.00    0.02     1512        0        0     71
  49    1     0.00   0.31   0.00    0.31      16      693      0.97    0.15    0.00    0.01      168        0        0     71
  50    1     0.00   0.46   0.00    0.31      29     2619      0.99    0.07    0.00    0.02      336        0        0     71
  51    1     0.00   0.35   0.00    0.31      18     1268      0.98    0.11    0.00    0.01        0        0        0     69
  52    1     0.00   0.33   0.00    0.31      23     1542      0.98    0.13    0.00    0.01      112        0        0     72
  53    1     0.00   0.41   0.00    0.31      20     1656      0.98    0.10    0.00    0.02       56        0        0     70
  54    1     0.00   0.42   0.00    0.31      18     1659      0.99    0.09    0.00    0.02        0        0        0     70
  55    1     0.00   0.55   0.00    0.31    1900       15 K    0.83    0.35    0.00    0.00    29960        0        1     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4943 K   6297 K    0.28    0.59    0.00    0.00    44016    18535    13879     49
 SKT    1     0.00   0.37   0.00    0.31      16 K    219 K    0.92    0.16    0.00    0.01    36288        0        5     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4959 K   6517 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1519 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2371 M   2370 M   2372 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7636 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6390 M   6397 M   6480 M   |   25%    25%    25%   
 SKT    1     4795 M   4558 M   4570 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.32      0.00     195.31      56.79         1340.54 2.20
 SKT   1     7.13    14.23    0 %      0.00      0.00      88.39      37.66         137.43 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.19    14.25   71 %     19.32      0.00     283.70      94.45         1371.60 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.27    0.59    0.00    0.00     1624      658      548     54
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      660      334     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1344      661      378     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      660      495     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1960      661      500     50
   5    0     0.02   0.02   1.31    1.31     175 K    227 K    0.29    0.59    0.00    0.00     1288      662      350     49
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1232      658      445     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      661      367     50
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2016      661      587     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      663      547     52
  10    0     0.02   0.02   1.31    1.31     177 K    224 K    0.27    0.59    0.00    0.00     1624      659      432     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1960      660      582     52
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1512      660      382     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1120      659      276     53
  14    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1456      692      335     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1680      658      463     54
  16    0     0.02   0.02   1.31    1.31     175 K    225 K    0.29    0.59    0.00    0.00     1344      688      542     53
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1904      668      801     49
  18    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1848      672      580     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00      896      668      480     54
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1680      667      500     51
  21    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1568      671      653     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1176      591      514     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      665      639     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      672      455     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1568      664      522     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      662      563     53
  27    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1736      660      585     54
  28    1     0.00   0.37   0.00    0.31    3313       69 K    0.95    0.09    0.00    0.02      168        0        0     69
  29    1     0.00   0.35   0.01    0.31    8635       81 K    0.89    0.19    0.00    0.01      504        0        1     70
  30    1     0.00   0.31   0.00    0.31      13      690      0.98    0.16    0.00    0.01      168        0        0     72
  31    1     0.00   0.33   0.00    0.31      15      748      0.97    0.14    0.00    0.01        0        0        0     71
  32    1     0.00   0.26   0.00    0.31    1607       13 K    0.87    0.13    0.00    0.01      168        1        2     70
  33    1     0.00   0.48   0.00    0.31      11     2228      0.99    0.09    0.00    0.02       56        0        0     71
  34    1     0.00   0.41   0.00    0.31      14     1852      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.38   0.00    0.31      12     1217      0.99    0.12    0.00    0.01       56        0        0     69
  36    1     0.00   0.41   0.00    0.31      15     1277      0.99    0.10    0.00    0.01     1680        0        0     71
  37    1     0.00   0.44   0.00    0.31      14     1758      0.99    0.10    0.00    0.01      112        0        0     70
  38    1     0.00   0.35   0.00    0.31      14     1239      0.99    0.12    0.00    0.01       56        0        0     70
  39    1     0.00   0.35   0.00    0.31      83     2984      0.97    0.13    0.00    0.01      168        0        1     71
  40    1     0.00   0.32   0.00    0.31      34     1882      0.98    0.10    0.00    0.01      168        0        0     72
  41    1     0.00   0.36   0.00    0.31     132     2691      0.94    0.11    0.00    0.01      448        0        0     72
  42    1     0.00   0.43   0.00    0.31      14     1699      0.99    0.10    0.00    0.01      112        0        0     67
  43    1     0.00   0.36   0.00    0.31      14     1171      0.98    0.11    0.00    0.01        0        0        0     69
  44    1     0.00   0.34   0.00    0.31      19     1210      0.98    0.11    0.00    0.01      112        0        0     69
  45    1     0.00   0.35   0.00    0.31      13     1189      0.99    0.12    0.00    0.01       56        0        0     71
  46    1     0.00   0.49   0.00    0.31      24     3108      0.99    0.08    0.00    0.02       56        0        0     73
  47    1     0.00   0.42   0.00    0.31     127     2733      0.94    0.08    0.00    0.02       56        0        0     69
  48    1     0.00   0.47   0.00    0.31      14     2644      0.99    0.07    0.00    0.02     1456        0        0     71
  49    1     0.00   0.38   0.00    0.31      13     1566      0.99    0.09    0.00    0.02      168        0        0     71
  50    1     0.00   0.42   0.00    0.31     110     2073      0.94    0.08    0.00    0.02      336        0        0     71
  51    1     0.00   0.42   0.00    0.31      16     2044      0.99    0.09    0.00    0.02        0        0        0     68
  52    1     0.00   0.49   0.00    0.31      17     2710      0.99    0.08    0.00    0.02      112        0        0     72
  53    1     0.00   0.38   0.00    0.31      15     1570      0.99    0.09    0.00    0.01       56        0        0     70
  54    1     0.00   0.43   0.00    0.31      19     2070      0.99    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.56   0.00    0.31    1893       15 K    0.84    0.34    0.00    0.00    29960        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4942 K   6305 K    0.28    0.59    0.00    0.00    44296    18541    13855     49
 SKT    1     0.00   0.38   0.00    0.31      16 K    225 K    0.92    0.16    0.00    0.01    36288        2        3     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4958 K   6530 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1520 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    172 M    173 M   |    0%     0%     0%   
 SKT    1     2368 M   2361 M   2366 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7616 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6384 M   6386 M   6477 M   |   25%    25%    25%   
 SKT    1     4794 M   4553 M   4568 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.34      0.00     195.76      56.85         1340.68 2.20
 SKT   1     7.11    14.20    0 %      0.00      0.00      88.22      37.55         137.85 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.17    14.21   71 %     19.34      0.00     283.97      94.39         1371.67 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    229 K    0.28    0.59    0.00    0.00     1736      657      511     56
   1    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1512      662      386     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      661      391     51
   3    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1792      660      455     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      663      452     50
   5    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1680      662      288     49
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00      896      657      435     52
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      662      403     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      662      570     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1400      664      519     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1904      659      457     53
  11    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     2072      660      564     51
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1456      660      386     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      659      313     53
  14    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1120      697      350     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1512      658      517     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1624      701      547     53
  17    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     2128      668      769     49
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      673      574     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      669      460     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      666      506     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1792      668      669     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1008      590      477     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      664      580     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1736      675      483     53
  25    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      664      523     52
  26    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     2016      664      568     54
  27    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      661      599     53
  28    1     0.00   0.36   0.00    0.31    3513       70 K    0.95    0.09    0.00    0.02      168        0        0     70
  29    1     0.00   0.34   0.01    0.31    8526       81 K    0.89    0.19    0.00    0.01      504        0        0     71
  30    1     0.00   0.46   0.00    0.31      45     2890      0.98    0.07    0.00    0.02      168        0        0     72
  31    1     0.00   0.42   0.00    0.31      17     2443      0.99    0.08    0.00    0.02        0        0        0     70
  32    1     0.00   0.28   0.00    0.31    2894       25 K    0.87    0.11    0.00    0.01      168        0        5     70
  33    1     0.00   0.42   0.00    0.31      16     3569      0.99    0.07    0.00    0.02       56        0        0     70
  34    1     0.00   0.45   0.00    0.31      41     3497      0.99    0.08    0.00    0.02       56        0        0     68
  35    1     0.00   0.50   0.00    0.31      17     2794      0.99    0.07    0.00    0.02       56        0        0     69
  36    1     0.00   0.49   0.00    0.31     545       10 K    0.94    0.44    0.00    0.01     1680        0        0     71
  37    1     0.00   0.43   0.00    0.31      19     2514      0.99    0.08    0.00    0.02      112        0        0     70
  38    1     0.00   0.44   0.00    0.31      22     2922      0.99    0.08    0.00    0.02       56        0        0     69
  39    1     0.00   0.46   0.00    0.31     113     3248      0.96    0.08    0.00    0.02      168        0        0     70
  40    1     0.00   0.37   0.00    0.31      48     3159      0.98    0.08    0.00    0.02      168        0        0     72
  41    1     0.00   0.37   0.00    0.31     198     3344      0.93    0.09    0.00    0.02      448        0        0     72
  42    1     0.00   0.42   0.00    0.31      28     2939      0.99    0.08    0.00    0.02      112        0        0     68
  43    1     0.00   0.41   0.00    0.31      19     2544      0.99    0.08    0.00    0.02        0        0        0     69
  44    1     0.00   0.41   0.00    0.31      24     3124      0.99    0.08    0.00    0.02       56        0        0     69
  45    1     0.00   0.41   0.00    0.31      20     2358      0.99    0.08    0.00    0.02       56        0        0     71
  46    1     0.00   0.35   0.00    0.31      17     1958      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.38   0.00    0.31      31     2339      0.98    0.10    0.00    0.02        0        0        0     69
  48    1     0.00   0.40   0.00    0.31      17     1867      0.99    0.09    0.00    0.02     1456        0        0     72
  49    1     0.00   0.33   0.00    0.31      16     1388      0.99    0.11    0.00    0.01      168        0        0     71
  50    1     0.00   0.51   0.00    0.31      21     2578      0.99    0.07    0.00    0.02      280        0        0     70
  51    1     0.00   0.40   0.00    0.31      35     2095      0.98    0.10    0.00    0.02        0        0        0     68
  52    1     0.00   0.40   0.00    0.31      22     2154      0.99    0.09    0.00    0.02      112        0        0     72
  53    1     0.00   0.50   0.00    0.31      18     2700      0.99    0.08    0.00    0.02       56        0        0     70
  54    1     0.00   0.35   0.00    0.31      20     1398      0.98    0.11    0.00    0.01        0        0        0     69
  55    1     0.00   0.64   0.00    0.31    3489       26 K    0.84    0.40    0.00    0.00    29960        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4953 K   6312 K    0.28    0.59    0.00    0.00    45528    18566    13752     49
 SKT    1     0.00   0.41   0.00    0.31      19 K    274 K    0.92    0.18    0.00    0.01    36120        1        5     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4973 K   6586 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1528 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.11 %; C3 core residency: 0.00 %; C6 core residency: 49.75 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2371 M   2368 M   2371 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7633 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6391 M   6399 M   6482 M   |   25%    25%    25%   
 SKT    1     4798 M   4560 M   4573 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.56      56.86         1340.02 2.20
 SKT   1     7.13    14.23    0 %      0.00      0.00      88.27      38.66         138.14 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.18    14.24   71 %     19.35      0.00     283.83      95.52         1371.02 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    227 K    0.28    0.59    0.00    0.00     1288      657      474     55
   1    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1736      663      393     54
   2    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1848      663      349     51
   3    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1624      662      436     52
   4    0     0.02   0.02   1.31    1.31     177 K    227 K    0.29    0.59    0.00    0.00     1848      664      482     50
   5    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1176      664      303     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1288      660      442     52
   7    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1344      664      363     50
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2240      663      525     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1736      666      531     51
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1400      660      457     52
  11    0     0.02   0.02   1.31    1.31     178 K    224 K    0.28    0.59    0.00    0.00     1624      662      548     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1456      661      388     53
  13    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00      784      660      330     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      691      348     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1624      659      448     54
  16    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1288      693      487     53
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.29    0.59    0.00    0.00     2016      667      739     48
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      672      590     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      672      458     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      668      504     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1176      669      723     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1176      592      460     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1232      666      736     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1232      674      475     53
  25    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1288      666      517     53
  26    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      664      491     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1904      663      557     53
  28    1     0.00   0.36   0.00    0.31    3492       74 K    0.95    0.10    0.00    0.02      168        0        0     70
  29    1     0.00   0.30   0.00    0.31    4159       47 K    0.91    0.20    0.00    0.01      504        0        0     71
  30    1     0.00   0.38   0.00    0.31    4560       35 K    0.87    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.45   0.00    0.31      14     1764      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.25   0.00    0.31    1552       12 K    0.86    0.13    0.00    0.01      224        0        3     69
  33    1     0.00   0.41   0.00    0.31      10     1641      0.99    0.10    0.00    0.02       56        0        0     71
  34    1     0.00   0.42   0.00    0.31      13     1701      0.99    0.10    0.00    0.02       56        0        0     68
  35    1     0.00   0.40   0.00    0.31      15     1766      0.99    0.10    0.00    0.02       56        0        0     69
  36    1     0.00   0.38   0.00    0.31     126     1551      0.90    0.11    0.00    0.01     1680        0        0     71
  37    1     0.00   0.41   0.00    0.31      20     1985      0.99    0.11    0.00    0.01      112        0        0     71
  38    1     0.00   0.37   0.00    0.31      15     1233      0.98    0.11    0.00    0.01        0        0        0     69
  39    1     0.00   0.41   0.00    0.31      12     1606      0.99    0.10    0.00    0.01      168        0        0     71
  40    1     0.00   0.33   0.00    0.31      31     1896      0.98    0.09    0.00    0.01      168        0        0     72
  41    1     0.00   0.33   0.00    0.31      19     1290      0.98    0.14    0.00    0.01      448        0        0     72
  42    1     0.00   0.40   0.00    0.31      13     1659      0.99    0.10    0.00    0.02      112        0        0     67
  43    1     0.00   0.30   0.00    0.31      16      692      0.97    0.15    0.00    0.01        0        0        0     69
  44    1     0.00   0.36   0.00    0.31      16     1176      0.98    0.11    0.00    0.01       56        0        0     69
  45    1     0.00   0.34   0.00    0.31      14     1268      0.99    0.11    0.00    0.01       56        0        0     71
  46    1     0.00   0.37   0.00    0.31      15     1853      0.99    0.09    0.00    0.02       56        0        0     74
  47    1     0.00   0.46   0.00    0.31      24     2536      0.99    0.08    0.00    0.02       56        0        0     69
  48    1     0.00   0.42   0.00    0.31      13     1761      0.99    0.09    0.00    0.02     1456        0        0     71
  49    1     0.00   0.42   0.00    0.31      16     1642      0.99    0.09    0.00    0.02      112        0        0     71
  50    1     0.00   0.40   0.00    0.31      15     1768      0.99    0.08    0.00    0.02      280        0        0     71
  51    1     0.00   0.36   0.00    0.31      25     1193      0.97    0.12    0.00    0.01        0        0        0     68
  52    1     0.00   0.44   0.00    0.31     118     1718      0.92    0.10    0.00    0.01      112        0        0     72
  53    1     0.00   0.36   0.00    0.31      16     1174      0.98    0.11    0.00    0.01       56        0        0     71
  54    1     0.00   0.42   0.00    0.31      16     1763      0.99    0.09    0.00    0.02        0        0        0     70
  55    1     0.00   0.59   0.00    0.31    1968       13 K    0.80    0.37    0.00    0.00    30016        0        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4952 K   6315 K    0.28    0.59    0.00    0.00    42224    18585    13554     48
 SKT    1     0.00   0.37   0.00    0.31      16 K    220 K    0.92    0.16    0.00    0.01    36176        0        3     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4968 K   6535 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1524 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2379 M   2375 M   2380 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7658 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6409 M   6412 M   6498 M   |   25%    25%    25%   
 SKT    1     4808 M   4567 M   4582 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.38      0.00     195.70      56.86         1337.74 2.20
 SKT   1     7.15    14.28    0 %      0.00      0.00      88.50      38.78         137.96 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.21    14.29   71 %     19.38      0.00     284.20      95.64         1368.72 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.28    0.59    0.00    0.00     1232      655      594     55
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1624      662      366     53
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1232      661      316     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1904      659      433     52
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1848      663      468     49
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1456      662      274     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1400      658      377     52
   7    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1680      662      345     51
   8    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     2296      663      497     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1736      664      494     52
  10    0     0.02   0.02   1.31    1.31     178 K    225 K    0.27    0.59    0.00    0.00     1680      659      502     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2352      660      601     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1344      660      423     53
  13    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1120      659      337     54
  14    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1568      693      345     50
  15    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      660      457     54
  16    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      698      630     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      666      704     48
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2240      675      524     51
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1120      670      465     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      668      508     51
  21    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1792      669      692     52
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00      952      591      480     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1064      665      673     52
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1232      674      485     52
  25    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1960      665      493     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1232      664      573     52
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      662      667     54
  28    1     0.00   0.38   0.00    0.31    4006       71 K    0.94    0.09    0.00    0.02      168        1        0     70
  29    1     0.00   0.27   0.00    0.31    3167       38 K    0.91    0.20    0.00    0.01      504        0        0     71
  30    1     0.00   0.38   0.00    0.31    5857       46 K    0.87    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.42   0.00    0.31      15     1698      0.99    0.08    0.00    0.02        0        0        0     70
  32    1     0.00   0.25   0.00    0.31    1739       14 K    0.87    0.14    0.00    0.01      112        0        3     70
  33    1     0.00   0.38   0.00    0.31      17     1789      0.99    0.09    0.00    0.02       56        0        0     71
  34    1     0.00   0.42   0.00    0.31      46     1671      0.97    0.10    0.00    0.02       56        0        0     68
  35    1     0.00   0.41   0.00    0.31      92     1496      0.93    0.11    0.00    0.01       56        0        0     70
  36    1     0.00   0.56   0.00    0.31     477       13 K    0.96    0.48    0.00    0.01     1792        0        0     71
  37    1     0.00   0.39   0.00    0.31      18     1257      0.98    0.11    0.00    0.01      112        0        1     70
  38    1     0.00   0.40   0.00    0.31      19     1651      0.98    0.09    0.00    0.01       56        0        0     69
  39    1     0.00   0.44   0.00    0.31     115     2256      0.94    0.10    0.00    0.02      168        0        0     71
  40    1     0.00   0.28   0.00    0.31      47     1716      0.97    0.11    0.00    0.01      168        0        0     72
  41    1     0.00   0.35   0.00    0.31      70     1944      0.96    0.13    0.00    0.01      448        0        0     72
  42    1     0.00   0.33   0.00    0.31      17     1177      0.98    0.12    0.00    0.01      112        0        0     67
  43    1     0.00   0.31   0.00    0.31      17      689      0.97    0.16    0.00    0.01        0        0        0     69
  44    1     0.00   0.43   0.00    0.31      23     2467      0.99    0.10    0.00    0.02      112        0        0     69
  45    1     0.00   0.43   0.00    0.31      16     1631      0.99    0.10    0.00    0.01       56        0        0     71
  46    1     0.00   0.37   0.00    0.31      16     1892      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.44   0.00    0.31      19     2259      0.99    0.09    0.00    0.02       56        0        0     69
  48    1     0.00   0.42   0.00    0.31      28     1718      0.98    0.10    0.00    0.02     1400        0        0     70
  49    1     0.00   0.30   0.00    0.31      40      904      0.95    0.16    0.00    0.01      168        0        0     71
  50    1     0.00   0.31   0.00    0.31      17      687      0.97    0.15    0.00    0.01      280        0        0     70
  51    1     0.00   0.36   0.00    0.31      17     1148      0.98    0.12    0.00    0.01        0        0        0     68
  52    1     0.00   0.35   0.00    0.31      18     1475      0.99    0.12    0.00    0.01      112        0        0     72
  53    1     0.00   0.31   0.00    0.31      34      702      0.94    0.16    0.00    0.01       56        0        0     71
  54    1     0.00   0.50   0.00    0.31      17     2675      0.99    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.55   0.00    0.31    1874       14 K    0.83    0.35    0.00    0.00    30016        0        1     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4955 K   6313 K    0.28    0.59    0.00    0.00    44016    18567    13723     48
 SKT    1     0.00   0.38   0.00    0.31      17 K    235 K    0.92    0.19    0.00    0.01    36288        1        5     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4973 K   6548 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1524 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2374 M   2369 M   2368 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7634 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6389 M   6401 M   6489 M   |   25%    25%    25%   
 SKT    1     4802 M   4562 M   4572 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.36      0.00     195.83      56.97         1339.33 2.20
 SKT   1     7.13    14.23    0 %      0.00      0.00      88.16      38.69         138.76 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.19    14.25   71 %     19.36      0.00     283.99      95.66         1370.36 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    227 K    0.28    0.59    0.00    0.00     1064      655      541     55
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1568      663      341     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      661      338     52
   3    0     0.02   0.02   1.31    1.31     177 K    227 K    0.29    0.59    0.00    0.00     1848      661      456     53
   4    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1736      662      520     49
   5    0     0.02   0.02   1.31    1.31     177 K    228 K    0.29    0.59    0.00    0.00     1232      663      330     49
   6    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00      952      659      393     52
   7    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1568      663      319     51
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2184      663      512     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1736      664      491     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1792      660      509     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1904      661      509     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1232      660      377     53
  13    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1288      660      324     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      684      336     51
  15    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1288      658      480     54
  16    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      694      506     52
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     2128      667      748     49
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      677      573     52
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      670      481     54
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      668      513     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1344      669      645     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1232      592      472     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      665      631     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1512      675      505     53
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1568      665      566     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1232      663      567     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1512      662      593     54
  28    1     0.00   0.37   0.00    0.31    3660       73 K    0.95    0.09    0.00    0.02      224        0        0     70
  29    1     0.00   0.26   0.00    0.31    2410       33 K    0.92    0.21    0.00    0.01      504        0        0     70
  30    1     0.00   0.38   0.00    0.31    5857       47 K    0.88    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.51   0.00    0.31      13     2821      0.99    0.06    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1833       15 K    0.87    0.12    0.00    0.01      112        0        3     70
  33    1     0.00   0.43   0.00    0.31      12     2381      0.99    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.49   0.00    0.31      11     2700      1.00    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.51   0.00    0.31     116     2835      0.95    0.07    0.00    0.02       56        0        0     70
  36    1     0.00   0.59   0.00    0.31     498     8836      0.94    0.48    0.00    0.01     1792        0        0     70
  37    1     0.00   0.48   0.00    0.31      26     2303      0.99    0.07    0.00    0.02      112        0        0     70
  38    1     0.00   0.42   0.00    0.31      71     2341      0.96    0.07    0.00    0.02        0        0        0     69
  39    1     0.00   0.48   0.00    0.31      13     2803      0.99    0.07    0.00    0.02      168        0        0     71
  40    1     0.00   0.36   0.00    0.31      27     2957      0.99    0.07    0.00    0.02      168        0        0     72
  41    1     0.00   0.43   0.00    0.31     129     3528      0.96    0.09    0.00    0.02      448        0        0     72
  42    1     0.00   0.42   0.00    0.31      17     2359      0.99    0.08    0.00    0.02      112        0        0     67
  43    1     0.00   0.43   0.00    0.31      25     2047      0.99    0.09    0.00    0.02        0        0        0     69
  44    1     0.00   0.30   0.00    0.31      16      700      0.97    0.16    0.00    0.01       56        0        0     69
  45    1     0.00   0.41   0.00    0.31      15     1706      0.99    0.10    0.00    0.02       56        0        0     71
  46    1     0.00   0.45   0.00    0.31      13     2376      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.35   0.00    0.31      23     1516      0.98    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.40   0.00    0.31      15     1793      0.99    0.09    0.00    0.02     1400        0        0     70
  49    1     0.00   0.32   0.00    0.31      11      686      0.98    0.15    0.00    0.01      168        0        0     71
  50    1     0.00   0.31   0.00    0.31      14      694      0.97    0.16    0.00    0.01      336        0        0     71
  51    1     0.00   0.32   0.00    0.31      17      687      0.97    0.17    0.00    0.01        0        0        0     68
  52    1     0.00   0.29   0.00    0.31      17      779      0.97    0.16    0.00    0.01      112        0        0     72
  53    1     0.00   0.31   0.00    0.31      18      696      0.97    0.16    0.00    0.01       56        0        0     71
  54    1     0.00   0.35   0.00    0.31      15     1111      0.98    0.11    0.00    0.01        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    1776       15 K    0.85    0.33    0.00    0.00    29960        1        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4953 K   6314 K    0.28    0.59    0.00    0.00    43288    18564    13576     49
 SKT    1     0.00   0.38   0.00    0.31      16 K    237 K    0.92    0.17    0.00    0.01    36232        1        2     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4969 K   6552 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2390 M   2386 M   2388 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7689 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6418 M   6426 M   6513 M   |   25%    25%    26%   
 SKT    1     4815 M   4574 M   4586 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.36      0.00     195.90      56.99         1338.27 2.20
 SKT   1     7.18    14.34    0 %      0.00      0.00      88.28      38.56         137.48 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.24    14.35   71 %     19.36      0.00     284.19      95.55         1369.25 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     181 K    229 K    0.27    0.59    0.00    0.00     1960      658      542     55
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1568      660      370     54
   2    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1344      661      338     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1512      658      516     52
   4    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      661      440     49
   5    0     0.02   0.02   1.31    1.31     175 K    228 K    0.29    0.59    0.00    0.00     1568      662      308     49
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1120      658      371     52
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      662      311     50
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1848      663      513     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      662      554     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     2072      658      427     52
  11    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1904      660      559     51
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1512      659      370     53
  13    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1064      659      318     54
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00      952      686      318     51
  15    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1568      656      468     53
  16    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      697      577     53
  17    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1568      667      687     49
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      676      525     52
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      668      438     54
  20    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1344      667      534     50
  21    0     0.02   0.02   1.31    1.31     178 K    229 K    0.28    0.59    0.00    0.00     1736      667      668     53
  22    0     0.02   0.01   1.31    1.31     155 K    199 K    0.29    0.44    0.00    0.00     1232      592      491     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1288      665      686     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1568      673      490     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1736      663      534     51
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      664      563     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1792      661      635     54
  28    1     0.00   0.40   0.00    0.31    3310       78 K    0.96    0.10    0.00    0.02      224        0        0     70
  29    1     0.00   0.26   0.00    0.31    2718       38 K    0.92    0.20    0.00    0.01      504        0        0     71
  30    1     0.00   0.39   0.00    0.31    6242       47 K    0.87    0.18    0.00    0.01      168        0        0     73
  31    1     0.00   0.38   0.00    0.31      16     1814      0.99    0.08    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    3145       22 K    0.85    0.12    0.00    0.01      112        0        5     69
  33    1     0.00   0.35   0.00    0.31      17     1840      0.99    0.11    0.00    0.01       56        0        0     70
  34    1     0.00   0.35   0.00    0.31      14     1752      0.99    0.11    0.00    0.01       56        0        0     68
  35    1     0.00   0.37   0.00    0.31     115     1657      0.92    0.11    0.00    0.01       56        0        0     69
  36    1     0.00   0.41   0.00    0.31      29     1955      0.98    0.11    0.00    0.01     1792        0        0     71
  37    1     0.00   0.32   0.00    0.31      18     1455      0.99    0.12    0.00    0.01      112        0        0     70
  38    1     0.00   0.33   0.00    0.31      19     1223      0.98    0.13    0.00    0.01       56        0        0     69
  39    1     0.00   0.32   0.00    0.31     147     2695      0.93    0.15    0.00    0.01      280        0        0     71
  40    1     0.00   0.32   0.00    0.31     142     2598      0.94    0.10    0.00    0.01      168        0        0     72
  41    1     0.00   0.32   0.00    0.31     174     2699      0.92    0.13    0.00    0.01      504        0        0     72
  42    1     0.00   0.34   0.00    0.31      15     1292      0.99    0.10    0.00    0.01      112        0        0     67
  43    1     0.00   0.37   0.00    0.31     124     1724      0.92    0.10    0.00    0.01        0        0        0     69
  44    1     0.00   0.38   0.00    0.31      22     1746      0.98    0.10    0.00    0.01      112        0        0     69
  45    1     0.00   0.34   0.00    0.31      21     1342      0.98    0.12    0.00    0.01       56        0        0     71
  46    1     0.00   0.37   0.00    0.31      25     1727      0.98    0.10    0.00    0.01       56        0        0     73
  47    1     0.00   0.32   0.00    0.31      61     1265      0.94    0.13    0.00    0.01       56        0        0     69
  48    1     0.01   2.28   0.00    0.31     521       12 K    0.96    0.77    0.00    0.00     1568        0        0     72
  49    1     0.00   0.34   0.00    0.31      17      655      0.97    0.14    0.00    0.01      168        0        0     71
  50    1     0.00   0.40   0.00    0.31      15     1677      0.99    0.09    0.00    0.01      280        0        0     70
  51    1     0.00   0.38   0.00    0.31      35     1666      0.97    0.11    0.00    0.01        0        0        0     69
  52    1     0.00   0.28   0.00    0.31      17      857      0.98    0.17    0.00    0.01      112        0        0     71
  53    1     0.00   0.33   0.00    0.31      17     1223      0.98    0.13    0.00    0.01       56        0        0     70
  54    1     0.00   0.37   0.00    0.31      15     1907      0.99    0.10    0.00    0.01        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    2072       16 K    0.84    0.33    0.00    0.00    29680        0        1     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4954 K   6309 K    0.28    0.59    0.00    0.00    43400    18543    13551     49
 SKT    1     0.00   0.60   0.00    0.31      19 K    253 K    0.92    0.26    0.00    0.01    36344        0        6     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.30    4973 K   6563 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1540 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.14 %

 C1 core residency: 0.07 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2373 M   2375 M   2374 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7647 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6395 M   6407 M   6485 M   |   25%    25%    25%   
 SKT    1     4799 M   4564 M   4574 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.34      0.00     195.41      56.82         1339.84 2.20
 SKT   1     7.14    14.25    0 %      0.00      0.00      88.36      38.39         140.20 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.20    14.27   71 %     19.34      0.00     283.77      95.21         1370.86 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    227 K    0.28    0.59    0.00    0.00     1680      656      503     55
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1680      660      379     54
   2    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      660      350     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1848      659      491     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1624      659      489     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1456      662      268     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1344      658      447     51
   7    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      660      437     51
   8    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     2128      661      553     50
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      663      503     51
  10    0     0.02   0.02   1.31    1.31     177 K    224 K    0.27    0.59    0.00    0.00     1904      658      437     51
  11    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      660      599     51
  12    0     0.02   0.02   1.31    1.31     180 K    231 K    0.28    0.59    0.00    0.00     1568      660      303     53
  13    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00      896      658      325     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1232      683      425     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1624      658      444     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1456      693      457     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     2184      665      766     50
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1736      673      565     52
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      671      469     53
  20    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1176      667      536     51
  21    0     0.02   0.02   1.31    1.31     177 K    227 K    0.29    0.59    0.00    0.00     1792      667      655     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1008      591      471     51
  23    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1288      664      641     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      674      463     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1736      664      526     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      661      472     53
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1960      661      629     53
  28    1     0.00   0.38   0.00    0.31    3623       79 K    0.95    0.10    0.00    0.02      112        0        0     69
  29    1     0.00   0.26   0.00    0.31    2592       34 K    0.92    0.21    0.00    0.01      504        0        0     70
  30    1     0.00   0.39   0.00    0.31    6086       48 K    0.87    0.17    0.00    0.01      168        0        0     72
  31    1     0.00   0.46   0.00    0.31      12     2097      0.99    0.07    0.00    0.02        0        0        0     72
  32    1     0.00   0.27   0.00    0.31    1693       15 K    0.88    0.12    0.00    0.01      112        0        3     70
  33    1     0.00   0.46   0.00    0.31      16     2109      0.99    0.09    0.00    0.02       56        0        0     71
  34    1     0.00   0.46   0.00    0.31      14     2513      0.99    0.08    0.00    0.02       56        0        0     68
  35    1     0.00   0.42   0.00    0.31     113     1929      0.93    0.09    0.00    0.02       56        0        0     70
  36    1     0.00   0.44   0.00    0.31      25     2852      0.99    0.09    0.00    0.02     1792        0        0     71
  37    1     0.00   0.50   0.00    0.31      18     2766      0.99    0.07    0.00    0.02      112        0        0     71
  38    1     0.00   0.36   0.00    0.31      15     1512      0.99    0.09    0.00    0.02       56        0        0     69
  39    1     0.00   0.49   0.00    0.31     134     4488      0.97    0.14    0.00    0.02      280        0        0     72
  40    1     0.00   0.40   0.00    0.31      36     3209      0.99    0.08    0.00    0.02      168        0        0     72
  41    1     0.00   0.37   0.00    0.31      18     2536      0.99    0.10    0.00    0.02      448        0        0     72
  42    1     0.00   0.35   0.00    0.31      17     1181      0.98    0.12    0.00    0.01      112        0        0     67
  43    1     0.00   0.45   0.00    0.31      14     2449      0.99    0.08    0.00    0.02        0        0        0     69
  44    1     0.00   0.50   0.00    0.31      21     2761      0.99    0.08    0.00    0.02      112        0        1     69
  45    1     0.00   0.42   0.00    0.31      15     1706      0.99    0.10    0.00    0.02       56        0        0     71
  46    1     0.00   0.42   0.00    0.31      16     1686      0.99    0.09    0.00    0.02       56        0        0     73
  47    1     0.00   0.36   0.00    0.31     118     1202      0.87    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.37   0.00    0.31      19     1325      0.98    0.12    0.00    0.01     1568        0        0     70
  49    1     0.00   0.43   0.00    0.31      13     1695      0.99    0.09    0.00    0.02      168        0        0     71
  50    1     0.00   0.42   0.00    0.31      13     1710      0.99    0.10    0.00    0.02      280        0        0     70
  51    1     0.00   0.36   0.00    0.31      12     1161      0.99    0.12    0.00    0.01        0        0        0     68
  52    1     0.00   0.28   0.00    0.31      16      770      0.98    0.16    0.00    0.01      112        0        0     72
  53    1     0.00   0.41   0.00    0.31      16     1650      0.99    0.10    0.00    0.02       56        0        0     71
  54    1     0.00   0.36   0.00    0.31      15     1114      0.98    0.11    0.00    0.01        0        0        0     70
  55    1     0.00   0.58   0.00    0.31    1895       16 K    0.85    0.33    0.00    0.00    29736        0        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4937 K   6301 K    0.28    0.59    0.00    0.00    44408    18526    13603     49
 SKT    1     0.00   0.38   0.00    0.31      16 K    241 K    0.93    0.15    0.00    0.01    36232        0        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4953 K   6542 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1520 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.05 %; C3 core residency: 0.00 %; C6 core residency: 49.84 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2355 M   2355 M   2354 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7586 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6363 M   6375 M   6456 M   |   25%    25%    25%   
 SKT    1     4782 M   4547 M   4557 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.32      0.00     195.36      56.85         1340.81 2.20
 SKT   1     7.08    14.14    0 %      0.00      0.00      88.09      38.24         139.16 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.14    14.15   71 %     19.32      0.00     283.45      95.09         1371.88 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.28    0.59    0.00    0.00     1400      657      524     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      661      371     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      663      391     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      661      454     52
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2016      662      442     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1680      661      322     49
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00      952      658      434     51
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1848      661      352     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2296      662      576     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1792      664      533     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1456      659      425     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1848      661      538     51
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1792      660      425     52
  13    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00      840      658      265     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1288      691      417     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1400      658      409     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1120      703      549     53
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2128      665      769     49
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1232      676      539     52
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      670      409     53
  20    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1456      668      522     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     2016      669      695     53
  22    0     0.02   0.01   1.31    1.31     154 K    198 K    0.29    0.44    0.00    0.00     1512      591      465     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      664      694     54
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1456      674      410     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      665      474     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1792      664      583     52
  27    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      661      618     53
  28    1     0.00   0.37   0.00    0.31    3136       72 K    0.95    0.10    0.00    0.02      112        1        0     69
  29    1     0.00   0.26   0.00    0.31    2787       36 K    0.92    0.20    0.00    0.01      504        0        0     71
  30    1     0.00   0.39   0.00    0.31    6124       48 K    0.87    0.18    0.00    0.01      168        0        0     73
  31    1     0.00   0.45   0.00    0.31      13     2229      0.99    0.08    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    2283       19 K    0.87    0.12    0.00    0.01      112        1        3     70
  33    1     0.00   0.43   0.00    0.31      18     2350      0.99    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.44   0.00    0.31      18     2191      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.38   0.00    0.31      20     1617      0.99    0.10    0.00    0.02       56        0        0     69
  36    1     0.00   0.49   0.00    0.31     531       10 K    0.94    0.45    0.00    0.01     1792        0        0     71
  37    1     0.00   0.52   0.00    0.31     129     2759      0.95    0.07    0.00    0.02      112        0        0     70
  38    1     0.00   0.34   0.00    0.31      17     1200      0.98    0.11    0.00    0.01        0        0        0     70
  39    1     0.00   0.42   0.00    0.31      18     2232      0.99    0.10    0.00    0.02      280        0        0     72
  40    1     0.00   0.36   0.00    0.31      38     2541      0.98    0.07    0.00    0.02      168        0        0     72
  41    1     0.00   0.39   0.00    0.31      76     3037      0.97    0.12    0.00    0.01      560        0        0     72
  42    1     0.00   0.40   0.00    0.31      29     1699      0.98    0.10    0.00    0.02      112        0        0     67
  43    1     0.00   0.47   0.00    0.31      27     2506      0.99    0.08    0.00    0.02        0        0        0     69
  44    1     0.00   0.36   0.00    0.31      22     1526      0.98    0.14    0.00    0.01       56        0        0     69
  45    1     0.00   0.35   0.00    0.31      17     1150      0.98    0.12    0.00    0.01       56        0        0     71
  46    1     0.00   0.40   0.00    0.31      20     1796      0.99    0.10    0.00    0.02       56        0        0     73
  47    1     0.00   0.38   0.00    0.31     122     1298      0.88    0.12    0.00    0.01      112        0        0     69
  48    1     0.00   0.41   0.00    0.31      73     1935      0.95    0.12    0.00    0.01     1512        0        0     72
  49    1     0.00   0.43   0.00    0.31      16     1671      0.99    0.09    0.00    0.02      168        0        0     71
  50    1     0.00   0.38   0.00    0.31     125     1964      0.92    0.08    0.00    0.02      336        0        0     70
  51    1     0.00   0.36   0.00    0.31      15     1145      0.98    0.13    0.00    0.01        0        0        0     69
  52    1     0.00   0.29   0.00    0.31      20     1068      0.98    0.16    0.00    0.01      168        0        0     72
  53    1     0.00   0.41   0.00    0.31      17     1632      0.99    0.09    0.00    0.02       56        0        0     70
  54    1     0.00   0.39   0.00    0.31      19     1742      0.99    0.09    0.00    0.02        0        0        0     70
  55    1     0.00   0.62   0.00    0.31    3447       28 K    0.86    0.39    0.00    0.00    29680        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4949 K   6308 K    0.28    0.59    0.00    0.00    44464    18567    13605     49
 SKT    1     0.00   0.40   0.00    0.31      19 K    256 K    0.92    0.19    0.00    0.01    36288        3        2     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4969 K   6564 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1527 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.08 %; C3 core residency: 0.00 %; C6 core residency: 49.78 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    174 M    174 M   |    0%     0%     0%   
 SKT    1     2375 M   2371 M   2376 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7646 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6399 M   6403 M   6489 M   |   25%    25%    25%   
 SKT    1     4802 M   4563 M   4577 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.70      56.84         1339.95 2.20
 SKT   1     7.14    14.25    0 %      0.00      0.00      88.46      38.65         138.97 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.20    14.27   71 %     19.35      0.00     284.16      95.49         1370.97 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.28    0.59    0.00    0.00     1904      656      460     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2016      661      291     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      660      384     51
   3    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      660      452     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      661      420     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1232      663      286     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1568      658      356     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      661      380     51
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2240      662      511     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1624      664      558     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1904      659      439     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1960      660      615     51
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1512      659      357     53
  13    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1456      659      348     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1400      691      351     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1456      657      528     54
  16    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      696      512     52
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     2072      666      779     49
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      674      550     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      668      402     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      666      499     51
  21    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     2016      666      707     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00      896      591      450     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      665      653     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1792      674      471     52
  25    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      665      537     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      662      540     52
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1848      661      575     53
  28    1     0.00   0.41   0.00    0.31    3899       77 K    0.95    0.10    0.00    0.02      112        0        1     70
  29    1     0.00   0.26   0.00    0.31    2308       34 K    0.93    0.21    0.00    0.01      504        0        0     70
  30    1     0.00   0.39   0.00    0.31    6001       48 K    0.87    0.17    0.00    0.01      168        0        0     72
  31    1     0.00   0.48   0.00    0.31      15     2358      0.99    0.06    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    2225       18 K    0.87    0.12    0.00    0.01      112        0        4     70
  33    1     0.00   0.44   0.00    0.31      17     2252      0.99    0.08    0.00    0.02       56        0        0     70
  34    1     0.00   0.53   0.00    0.31      17     3121      0.99    0.07    0.00    0.02       56        0        0     67
  35    1     0.00   0.45   0.00    0.31      14     2276      0.99    0.08    0.00    0.02       56        0        0     69
  36    1     0.00   0.49   0.00    0.31     591       15 K    0.96    0.45    0.00    0.01     1792        0        0     71
  37    1     0.00   0.50   0.00    0.31     118     2851      0.95    0.07    0.00    0.02      112        0        0     71
  38    1     0.00   0.44   0.00    0.31      18     2270      0.99    0.08    0.00    0.02       56        0        0     69
  39    1     0.00   0.50   0.00    0.31      14     2739      0.99    0.08    0.00    0.02      280        0        0     70
  40    1     0.00   0.33   0.00    0.31      35     2425      0.98    0.08    0.00    0.02      168        0        0     72
  41    1     0.00   0.34   0.00    0.31      38     2312      0.98    0.09    0.00    0.01      560        0        0     73
  42    1     0.00   0.50   0.00    0.31      16     2929      0.99    0.07    0.00    0.02      112        0        0     68
  43    1     0.00   0.46   0.00    0.31      21     2858      0.99    0.07    0.00    0.02        0        0        0     69
  44    1     0.00   0.44   0.00    0.31      16     2232      0.99    0.08    0.00    0.02       56        0        0     69
  45    1     0.00   0.45   0.00    0.31      15     2311      0.99    0.07    0.00    0.02       56        0        0     70
  46    1     0.00   0.43   0.00    0.31      30     2309      0.98    0.08    0.00    0.02       56        0        0     73
  47    1     0.00   0.37   0.00    0.31      16     1218      0.98    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.45   0.00    0.31      21     2426      0.99    0.07    0.00    0.02     1568        0        0     70
  49    1     0.00   0.42   0.00    0.31      12     1672      0.99    0.09    0.00    0.02      112        0        0     71
  50    1     0.00   0.41   0.00    0.31      16     1694      0.99    0.10    0.00    0.02      280        0        0     70
  51    1     0.00   0.36   0.00    0.31      12     1163      0.99    0.13    0.00    0.01        0        0        0     69
  52    1     0.00   0.33   0.00    0.31      16     1234      0.98    0.13    0.00    0.01      112        0        0     72
  53    1     0.00   0.42   0.00    0.31     121     1649      0.91    0.10    0.00    0.02       56        0        0     70
  54    1     0.00   0.51   0.00    0.31      20     3389      0.99    0.06    0.00    0.02        0        0        0     70
  55    1     0.00   0.56   0.00    0.31    1838       16 K    0.85    0.32    0.00    0.00    29792        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4948 K   6304 K    0.28    0.59    0.00    0.00    46704    18545    13411     49
 SKT    1     0.00   0.39   0.00    0.31      17 K    260 K    0.93    0.18    0.00    0.01    36288        1        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4966 K   6565 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1522 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      174 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2387 M   2383 M   2388 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7681 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6416 M   6420 M   6506 M   |   25%    25%    25%   
 SKT    1     4810 M   4569 M   4583 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.33      0.00     195.55      56.81         1340.60 2.20
 SKT   1     7.17    14.33    0 %      0.00      0.00      88.29      38.62         139.29 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.23    14.34   71 %     19.33      0.00     283.84      95.44         1371.56 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.28    0.59    0.00    0.00     1400      659      539     55
   1    0     0.02   0.02   1.31    1.31     178 K    227 K    0.28    0.59    0.00    0.00     1736      662      323     54
   2    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1344      662      347     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1568      660      502     52
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      662      387     50
   5    0     0.02   0.02   1.31    1.31     175 K    227 K    0.29    0.59    0.00    0.00     1624      662      297     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1064      657      449     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      661      415     50
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2352      663      554     50
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      663      587     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     2016      660      436     52
  11    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      661      517     51
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1792      659      310     54
  13    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1232      659      318     53
  14    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1624      694      354     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1232      659      464     53
  16    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1792      699      504     52
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     2184      667      697     48
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      674      548     51
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1064      670      430     53
  20    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1120      668      528     50
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1456      669      717     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1120      591      478     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1680      664      654     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1456      675      472     52
  25    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1736      665      493     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      663      492     52
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     2128      661      571     53
  28    1     0.00   0.41   0.00    0.31    3578       85 K    0.96    0.10    0.00    0.02      168        0        0     70
  29    1     0.00   0.28   0.00    0.31    3220       37 K    0.91    0.20    0.00    0.01      336        0        1     70
  30    1     0.00   0.38   0.00    0.31    6076       47 K    0.87    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.42   0.00    0.31      28     2351      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    1869       19 K    0.89    0.13    0.00    0.01      112        0        4     70
  33    1     0.00   0.33   0.00    0.31      19     1953      0.99    0.11    0.00    0.01       56        0        0     71
  34    1     0.00   0.40   0.00    0.31      19     2966      0.99    0.08    0.00    0.02       56        0        0     68
  35    1     0.00   0.39   0.00    0.31     116     2367      0.95    0.09    0.00    0.02       56        0        0     69
  36    1     0.00   0.29   0.00    0.31     466     7245      0.93    0.30    0.00    0.01     1792        0        0     70
  37    1     0.00   0.37   0.00    0.31      32     1986      0.98    0.10    0.00    0.01      112        0        0     71
  38    1     0.00   0.34   0.00    0.31      16     1620      0.99    0.11    0.00    0.01       56        0        0     69
  39    1     0.00   0.41   0.00    0.31      19     2424      0.99    0.10    0.00    0.02      280        0        0     70
  40    1     0.00   0.28   0.00    0.31      46     2156      0.98    0.11    0.00    0.01      168        0        0     72
  41    1     0.00   0.39   0.00    0.31     298     4125      0.92    0.08    0.00    0.02      560        0        0     72
  42    1     0.00   0.40   0.00    0.31      21     1981      0.99    0.10    0.00    0.02       56        0        0     68
  43    1     0.00   0.49   0.00    0.31      23     3284      0.99    0.07    0.00    0.02        0        0        0     69
  44    1     0.00   0.33   0.00    0.31      18     1711      0.99    0.11    0.00    0.01       56        0        0     68
  45    1     0.00   0.42   0.00    0.31      25     2516      0.99    0.08    0.00    0.02       56        0        0     71
  46    1     0.00   0.40   0.00    0.31      17     2477      0.99    0.08    0.00    0.02       56        0        0     73
  47    1     0.00   0.40   0.00    0.31      31     2701      0.99    0.10    0.00    0.02      112        0        0     69
  48    1     0.00   0.34   0.00    0.31      19     1409      0.98    0.13    0.00    0.01     1624        0        0     71
  49    1     0.00   0.45   0.00    0.31      47     2483      0.98    0.10    0.00    0.02      112        0        0     71
  50    1     0.00   0.37   0.00    0.31      19     2435      0.99    0.09    0.00    0.02      280        0        0     70
  51    1     0.00   0.32   0.00    0.31      18     1356      0.98    0.13    0.00    0.01        0        0        0     68
  52    1     0.00   0.32   0.00    0.31      16     1363      0.98    0.14    0.00    0.01      168        0        0     71
  53    1     0.00   0.33   0.00    0.31     114     1357      0.90    0.14    0.00    0.01       56        0        0     70
  54    1     0.00   0.36   0.00    0.31      16     1776      0.99    0.11    0.00    0.01        0        0        0     70
  55    1     0.00   0.58   0.00    0.31    1856       16 K    0.85    0.33    0.00    0.00    29792        0        1     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4952 K   6312 K    0.28    0.59    0.00    0.00    44576    18569    13383     48
 SKT    1     0.00   0.38   0.00    0.31      18 K    263 K    0.93    0.16    0.00    0.01    36288        0        6     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4970 K   6575 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1524 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2352 M   2353 M   2356 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7583 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6370 M   6375 M   6455 M   |   25%    25%    25%   
 SKT    1     4783 M   4549 M   4562 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.91      56.91         1339.79 2.20
 SKT   1     7.08    14.13    0 %      0.00      0.00      88.54      38.68         139.46 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.14    14.15   71 %     19.35      0.00     284.45      95.59         1370.81 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1288      657      604     54
   1    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1624      659      368     54
   2    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      661      322     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1680      660      434     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1624      661      490     50
   5    0     0.02   0.02   1.31    1.31     175 K    228 K    0.29    0.59    0.00    0.00     1456      661      318     49
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1288      658      415     51
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1512      660      422     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1848      662      588     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1736      663      499     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1960      657      427     53
  11    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     2072      659      576     52
  12    0     0.02   0.02   1.31    1.31     181 K    231 K    0.28    0.59    0.00    0.00     1568      659      378     52
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      658      283     53
  14    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1008      689      386     50
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1792      657      369     53
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1512      693      513     53
  17    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     2072      665      784     48
  18    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1512      674      526     51
  19    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1120      669      487     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1120      666      564     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1568      666      630     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1400      590      466     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      664      692     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      674      469     52
  25    0     0.02   0.02   1.31    1.31     175 K    225 K    0.29    0.59    0.00    0.00     1512      663      505     52
  26    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1736      663      459     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     2352      661      599     53
  28    1     0.00   0.38   0.00    0.31    2520       78 K    0.97    0.11    0.00    0.02      168        0        0     70
  29    1     0.00   0.27   0.00    0.31    2799       37 K    0.92    0.20    0.00    0.01      560        0        0     71
  30    1     0.00   0.38   0.00    0.31    5900       46 K    0.87    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.38   0.00    0.31      13     1206      0.99    0.10    0.00    0.01        0        0        0     71
  32    1     0.00   0.29   0.00    0.31    2531       21 K    0.87    0.12    0.00    0.01      112        0        4     70
  33    1     0.00   0.41   0.00    0.31      13     1599      0.99    0.10    0.00    0.02       56        0        0     71
  34    1     0.00   0.44   0.00    0.31      18     2293      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.34   0.00    0.31      15     1285      0.99    0.12    0.00    0.01       56        0        0     69
  36    1     0.00   0.48   0.00    0.31     443     8796      0.94    0.49    0.00    0.00     1792        0        0     71
  37    1     0.00   0.45   0.00    0.31      20     2265      0.99    0.09    0.00    0.02      112        0        0     71
  38    1     0.00   0.37   0.00    0.31      11     1208      0.99    0.11    0.00    0.01       56        0        0     70
  39    1     0.00   0.33   0.00    0.31      92     2735      0.96    0.15    0.00    0.01      280        0        0     70
  40    1     0.00   0.28   0.00    0.31      29     1453      0.98    0.11    0.00    0.01      168        0        0     72
  41    1     0.00   0.34   0.00    0.31      33     2464      0.98    0.11    0.00    0.01      560        0        0     72
  42    1     0.00   0.36   0.00    0.31      15     1153      0.98    0.11    0.00    0.01       56        0        0     67
  43    1     0.00   0.39   0.00    0.31      15     1717      0.99    0.09    0.00    0.02        0        0        0     68
  44    1     0.00   0.43   0.00    0.31      16     1683      0.99    0.10    0.00    0.01      112        0        0     68
  45    1     0.00   0.30   0.00    0.31      22      705      0.96    0.16    0.00    0.01       56        0        0     71
  46    1     0.00   0.43   0.00    0.31      16     1799      0.99    0.09    0.00    0.01       56        0        0     73
  47    1     0.00   0.36   0.00    0.31     114     1157      0.88    0.13    0.00    0.01       56        0        0     69
  48    1     0.00   0.39   0.00    0.31      16     1253      0.98    0.11    0.00    0.01     1512        0        0     72
  49    1     0.00   0.42   0.00    0.31      13     1661      0.99    0.10    0.00    0.02      168        0        0     71
  50    1     0.00   0.47   0.00    0.31     117     2280      0.94    0.08    0.00    0.02      336        0        0     71
  51    1     0.00   0.37   0.00    0.31      15     1240      0.98    0.12    0.00    0.01        0        0        0     68
  52    1     0.00   0.36   0.00    0.31      16     1276      0.98    0.12    0.00    0.01      112        0        0     71
  53    1     0.00   0.31   0.00    0.31      16      673      0.97    0.17    0.00    0.01       56        0        0     70
  54    1     0.00   0.36   0.00    0.31      16     1194      0.98    0.11    0.00    0.01        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    1905       15 K    0.84    0.34    0.00    0.00    29792        0        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4940 K   6300 K    0.28    0.59    0.00    0.00    44352    18529    13573     48
 SKT    1     0.00   0.38   0.00    0.31      16 K    242 K    0.92    0.18    0.00    0.01    36456        0        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4956 K   6542 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1521 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2361 M   2362 M   2363 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7608 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6375 M   6385 M   6464 M   |   25%    25%    25%   
 SKT    1     4787 M   4552 M   4563 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.32      0.00     195.78      56.89         1341.71 2.20
 SKT   1     7.10    14.18    0 %      0.00      0.00      88.20      38.50         138.51 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.16    14.19   71 %     19.32      0.00     283.99      95.39         1372.74 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1568      657      529     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1624      661      340     54
   2    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1400      661      343     51
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1736      659      474     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1792      661      518     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1232      662      357     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.29    0.59    0.00    0.00     1176      658      387     51
   7    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1680      661      356     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1960      663      502     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1680      662      453     52
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1960      658      422     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2128      660      574     52
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1400      660      358     53
  13    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00      728      659      321     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1288      686      365     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1736      658      481     54
  16    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      696      485     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2072      667      722     49
  18    0     0.02   0.02   1.31    1.31     175 K    225 K    0.29    0.59    0.00    0.00     1512      673      573     51
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      669      501     54
  20    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      666      533     51
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.28    0.59    0.00    0.00     1512      667      700     52
  22    0     0.02   0.01   1.31    1.31     154 K    198 K    0.29    0.44    0.00    0.00     1064      590      465     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00      952      665      671     53
  24    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      673      480     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1456      665      528     52
  26    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1848      663      539     53
  27    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1736      660      546     53
  28    1     0.00   0.40   0.00    0.31    3858       85 K    0.95    0.11    0.00    0.02      224        0        0     70
  29    1     0.00   0.27   0.00    0.31    2787       36 K    0.92    0.20    0.00    0.01      560        0        0     70
  30    1     0.00   0.38   0.00    0.31    6051       47 K    0.87    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.37   0.00    0.31      16     1195      0.98    0.11    0.00    0.01        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1846       17 K    0.88    0.13    0.00    0.01      112        0        3     70
  33    1     0.00   0.39   0.00    0.31      15     1706      0.99    0.10    0.00    0.02       56        0        0     71
  34    1     0.00   0.42   0.00    0.31      17     1749      0.99    0.10    0.00    0.01       56        0        0     68
  35    1     0.00   0.35   0.00    0.31      19     1291      0.98    0.12    0.00    0.01       56        0        0     69
  36    1     0.00   0.39   0.00    0.31      22     2067      0.99    0.10    0.00    0.01     1736        0        0     71
  37    1     0.00   0.36   0.00    0.31      20     1156      0.98    0.12    0.00    0.01      112        0        0     71
  38    1     0.00   0.34   0.00    0.31      19     1232      0.98    0.11    0.00    0.01        0        0        0     70
  39    1     0.00   0.48   0.00    0.31      20     2246      0.99    0.10    0.00    0.02      280        0        0     71
  40    1     0.00   0.27   0.00    0.31     109     1655      0.92    0.11    0.00    0.01      224        0        0     72
  41    1     0.00   0.35   0.00    0.31     172     2152      0.91    0.11    0.00    0.01      560        0        0     73
  42    1     0.00   0.31   0.00    0.31      19      692      0.96    0.16    0.00    0.01       56        0        0     67
  43    1     0.00   0.40   0.00    0.31      17     1630      0.99    0.09    0.00    0.02        0        0        0     68
  44    1     0.00   0.37   0.00    0.31      21     2038      0.99    0.12    0.00    0.01      112        0        0     69
  45    1     0.00   0.42   0.00    0.31     124     1725      0.91    0.10    0.00    0.02       56        0        0     71
  46    1     0.00   0.44   0.00    0.31      15     1813      0.99    0.10    0.00    0.01       56        0        0     73
  47    1     0.00   0.43   0.00    0.31     130     2050      0.93    0.09    0.00    0.02      112        0        0     69
  48    1     0.00   0.43   0.00    0.31      19     1737      0.99    0.09    0.00    0.02     1568        0        0     72
  49    1     0.00   0.46   0.00    0.31     123     2493      0.94    0.08    0.00    0.02      224        0        0     71
  50    1     0.00   0.38   0.00    0.31      17     1233      0.98    0.12    0.00    0.01      280        0        0     70
  51    1     0.00   0.44   0.00    0.31      17     1759      0.99    0.10    0.00    0.01        0        0        0     68
  52    1     0.00   0.38   0.00    0.31      26     1939      0.98    0.11    0.00    0.01      112        0        0     71
  53    1     0.00   0.31   0.00    0.31      20      694      0.96    0.15    0.00    0.01       56        0        0     70
  54    1     0.00   0.45   0.00    0.31     121     2271      0.94    0.08    0.00    0.02        0        0        0     69
  55    1     0.00   0.58   0.00    0.31    1908       15 K    0.83    0.34    0.00    0.00    29792        1        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4941 K   6304 K    0.28    0.59    0.00    0.00    43120    18540    13523     49
 SKT    1     0.00   0.38   0.00    0.31      17 K    240 K    0.92    0.16    0.00    0.01    36568        1        3     66
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4958 K   6544 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1522 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2360 M   2362 M   2364 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7608 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6378 M   6387 M   6465 M   |   25%    25%    25%   
 SKT    1     4788 M   4553 M   4565 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.34      0.00     195.48      56.90         1339.67 2.20
 SKT   1     7.10    14.18    0 %      0.00      0.00      88.24      38.62         139.83 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.16    14.19   71 %     19.34      0.00     283.71      95.52         1370.68 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     179 K    227 K    0.27    0.59    0.00    0.00     1736      657      558     55
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1904      660      325     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      661      363     51
   3    0     0.02   0.02   1.31    1.31     177 K    226 K    0.29    0.59    0.00    0.00     1624      660      504     52
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      662      513     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1456      663      321     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1456      658      415     51
   7    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      662      403     51
   8    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2072      663      575     51
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      663      496     52
  10    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1960      660      432     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1792      660      591     51
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1960      660      365     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1064      659      291     52
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      687      390     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1400      657      439     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1456      695      481     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1680      666      698     48
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1232      675      525     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1344      671      508     53
  20    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1288      666      528     50
  21    0     0.02   0.02   1.31    1.31     177 K    228 K    0.29    0.59    0.00    0.00     1512      667      638     53
  22    0     0.02   0.01   1.31    1.31     155 K    199 K    0.29    0.44    0.00    0.00     1120      591      482     52
  23    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1792      665      624     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1232      674      435     52
  25    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1736      665      529     52
  26    0     0.02   0.02   1.31    1.31     175 K    225 K    0.28    0.59    0.00    0.00     1568      663      550     52
  27    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1792      661      651     54
  28    1     0.00   0.39   0.00    0.31    3615       79 K    0.95    0.11    0.00    0.02      168        0        0     70
  29    1     0.00   0.26   0.00    0.31    2786       34 K    0.91    0.20    0.00    0.01      448        0        0     70
  30    1     0.00   0.38   0.00    0.31    6076       48 K    0.87    0.17    0.00    0.01      168        0        0     72
  31    1     0.00   0.43   0.00    0.31      13     1661      0.99    0.08    0.00    0.02        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1556       15 K    0.89    0.13    0.00    0.01      112        0        3     69
  33    1     0.00   0.35   0.00    0.31      12     1146      0.99    0.12    0.00    0.01       56        0        0     71
  34    1     0.00   0.41   0.00    0.31      12     1674      0.99    0.10    0.00    0.01       56        0        0     68
  35    1     0.00   0.40   0.00    0.31      21     1763      0.98    0.10    0.00    0.01       56        0        0     69
  36    1     0.00   0.42   0.00    0.31      13     1570      0.99    0.10    0.00    0.01     1792        0        0     70
  37    1     0.00   0.28   0.00    0.31      21      847      0.97    0.16    0.00    0.01      112        0        0     70
  38    1     0.00   0.36   0.00    0.31      13     1147      0.99    0.11    0.00    0.01       56        0        0     70
  39    1     0.00   0.41   0.00    0.31      15     1833      0.99    0.11    0.00    0.01      280        0        0     71
  40    1     0.00   0.28   0.00    0.31      33     1340      0.97    0.12    0.00    0.01      224        0        0     73
  41    1     0.00   0.33   0.00    0.31     132     2061      0.92    0.11    0.00    0.01      560        0        0     73
  42    1     0.00   0.37   0.00    0.31      18     1154      0.98    0.11    0.00    0.01       56        0        0     67
  43    1     0.00   0.35   0.00    0.31      13     1174      0.99    0.12    0.00    0.01        0        0        0     69
  44    1     0.00   0.32   0.00    0.31      16     1262      0.98    0.12    0.00    0.01      112        0        1     68
  45    1     0.00   0.37   0.00    0.31      12     1255      0.99    0.11    0.00    0.01       56        0        0     71
  46    1     0.00   0.42   0.00    0.31      22     1730      0.98    0.10    0.00    0.02       56        0        0     73
  47    1     0.00   0.36   0.00    0.31     115     1170      0.88    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.30   0.00    0.31      13      710      0.98    0.15    0.00    0.01     1568        0        0     71
  49    1     0.00   0.43   0.00    0.31      19     2006      0.99    0.09    0.00    0.01      224        0        0     72
  50    1     0.00   0.38   0.00    0.31     117     1738      0.93    0.10    0.00    0.02      280        0        0     70
  51    1     0.00   0.35   0.00    0.31      12     1172      0.99    0.12    0.00    0.01        0        0        0     69
  52    1     0.00   0.37   0.00    0.31      13     1169      0.99    0.12    0.00    0.01      168        0        0     72
  53    1     0.00   0.31   0.00    0.31      14      687      0.97    0.16    0.00    0.01       56        0        0     70
  54    1     0.00   0.42   0.00    0.31     115     2266      0.94    0.08    0.00    0.02        0        0        0     70
  55    1     0.00   0.64   0.00    0.31    3277       26 K    0.86    0.39    0.00    0.00    29792        0        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4945 K   6307 K    0.28    0.59    0.00    0.00    44408    18551    13630     48
 SKT    1     0.00   0.40   0.00    0.31      18 K    237 K    0.92    0.18    0.00    0.01    36512        0        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4964 K   6544 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1524 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.12 %

 C1 core residency: 0.08 %; C3 core residency: 0.00 %; C6 core residency: 49.80 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 25 %, bad Speculation: 24 %, Backend bound: 25 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    174 M   |    0%     0%     0%   
 SKT    1     2362 M   2359 M   2359 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7603 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6373 M   6383 M   6468 M   |   25%    25%    25%   
 SKT    1     4790 M   4553 M   4564 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.35      0.00     195.38      56.92         1339.29 2.20
 SKT   1     7.10    14.17    0 %      0.00      0.00      88.26      38.28         139.05 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.15    14.18   71 %     19.35      0.00     283.64      95.19         1370.31 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    229 K    0.28    0.59    0.00    0.00     1624      656      523     56
   1    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1848      660      362     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      660      355     51
   3    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     2072      659      412     52
   4    0     0.02   0.02   1.31    1.31     176 K    226 K    0.28    0.59    0.00    0.00     1848      661      492     49
   5    0     0.02   0.02   1.31    1.31     176 K    227 K    0.29    0.59    0.00    0.00     1456      661      291     50
   6    0     0.02   0.02   1.31    1.31     175 K    224 K    0.28    0.59    0.00    0.00     1456      656      397     51
   7    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1456      660      331     51
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1904      662      530     51
   9    0     0.02   0.02   1.31    1.31     178 K    225 K    0.28    0.59    0.00    0.00     1848      662      545     51
  10    0     0.02   0.02   1.31    1.31     177 K    223 K    0.27    0.59    0.00    0.00     1848      657      477     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     2072      660      621     52
  12    0     0.02   0.02   1.31    1.31     180 K    230 K    0.28    0.59    0.00    0.00     1456      659      336     53
  13    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1232      658      382     53
  14    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1568      690      374     50
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1624      656      423     54
  16    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1512      695      550     52
  17    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1960      666      779     49
  18    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1344      675      586     51
  19    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1120      668      458     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      667      492     50
  21    0     0.02   0.02   1.31    1.31     178 K    228 K    0.29    0.59    0.00    0.00     1400      667      633     53
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1120      590      484     52
  23    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     2072      664      592     53
  24    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1344      672      508     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.29    0.59    0.00    0.00     1400      664      551     52
  26    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1400      662      496     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1512      660      646     54
  28    1     0.00   0.40   0.00    0.31    3264       81 K    0.96    0.10    0.00    0.02      112        1        0     70
  29    1     0.00   0.26   0.00    0.31    2848       37 K    0.92    0.20    0.00    0.01      504        0        0     70
  30    1     0.00   0.39   0.00    0.31    6011       48 K    0.87    0.17    0.00    0.01      168        0        0     72
  31    1     0.00   0.40   0.00    0.31      16     2356      0.99    0.09    0.00    0.02        0        0        0     71
  32    1     0.00   0.28   0.00    0.31    2443       23 K    0.88    0.12    0.00    0.01      112        0        4     70
  33    1     0.00   0.40   0.00    0.31      28     2961      0.99    0.08    0.00    0.02       56        0        0     71
  34    1     0.00   0.50   0.00    0.31      45     3952      0.99    0.07    0.00    0.02       56        0        0     68
  35    1     0.00   0.40   0.00    0.31      16     2292      0.99    0.09    0.00    0.02       56        0        0     69
  36    1     0.00   0.53   0.00    0.31     981       21 K    0.95    0.49    0.00    0.01     1792        0        0     71
  37    1     0.00   0.37   0.00    0.31      21     1836      0.99    0.10    0.00    0.02      112        0        0     71
  38    1     0.00   0.40   0.00    0.31      17     2260      0.99    0.08    0.00    0.02        0        0        0     69
  39    1     0.00   0.48   0.00    0.31      15     3309      0.99    0.08    0.00    0.02      280        0        0     71
  40    1     0.00   0.33   0.00    0.31      42     3150      0.98    0.09    0.00    0.02      224        0        0     72
  41    1     0.00   0.39   0.00    0.31     167     3554      0.95    0.09    0.00    0.02      560        0        0     72
  42    1     0.00   0.42   0.00    0.31      15     2414      0.99    0.09    0.00    0.02       56        0        0     68
  43    1     0.00   0.43   0.00    0.31      16     2848      0.99    0.08    0.00    0.02        0        0        0     69
  44    1     0.00   0.40   0.00    0.31      30     2075      0.98    0.10    0.00    0.02      112        0        0     69
  45    1     0.00   0.32   0.00    0.31      15     1159      0.98    0.13    0.00    0.01       56        0        0     71
  46    1     0.00   0.42   0.00    0.31      16     2256      0.99    0.09    0.00    0.02       56        0        0     72
  47    1     0.00   0.36   0.00    0.31      17     1214      0.98    0.12    0.00    0.01      112        0        0     69
  48    1     0.00   0.33   0.00    0.31      18     1296      0.98    0.11    0.00    0.01     1512        0        0     71
  49    1     0.00   0.34   0.00    0.31      27     1326      0.98    0.11    0.00    0.01      224        0        0     72
  50    1     0.00   0.35   0.00    0.31     123     1824      0.92    0.10    0.00    0.02      336        0        0     70
  51    1     0.00   0.40   0.00    0.31      15     1663      0.99    0.11    0.00    0.01        0        0        0     68
  52    1     0.00   0.32   0.00    0.31      17     1319      0.98    0.14    0.00    0.01      112        0        0     72
  53    1     0.00   0.29   0.00    0.31      19      760      0.97    0.18    0.00    0.01       56        0        0     70
  54    1     0.00   0.37   0.00    0.31     121     1784      0.92    0.09    0.00    0.02        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    1887       14 K    0.82    0.36    0.00    0.00    29792        1        0     70
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4942 K   6304 K    0.28    0.59    0.00    0.00    44408    18527    13626     49
 SKT    1     0.00   0.39   0.00    0.31      18 K    275 K    0.93    0.19    0.00    0.01    36456        2        3     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4961 K   6579 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1524 M ; Active cycles:   94 G ; Time (TSC): 2592 Mticks ; C0 (active,non-halted) core residency: 50.13 %

 C1 core residency: 0.07 %; C3 core residency: 0.00 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 25 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2356 M   2356 M   2358 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7592 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6368 M   6376 M   6456 M   |   25%    25%    25%   
 SKT    1     4782 M   4547 M   4560 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.31      0.00     195.56      56.85         1341.04 2.20
 SKT   1     7.09    14.15    0 %      0.00      0.00      88.35      38.09         139.44 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.14    14.16   71 %     19.31      0.00     283.92      94.94         1372.09 2.15

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 PMM RD : bytes read from PMM memory (in GBytes)
 PMM WR : bytes written to PMM memory (in GBytes)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.02   1.31    1.31     180 K    228 K    0.27    0.59    0.00    0.00     1400      659      534     56
   1    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     1568      662      353     54
   2    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      663      312     50
   3    0     0.02   0.02   1.31    1.31     176 K    226 K    0.29    0.59    0.00    0.00     1848      660      454     53
   4    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1568      662      436     50
   5    0     0.02   0.02   1.31    1.31     176 K    228 K    0.29    0.59    0.00    0.00     1344      663      313     50
   6    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1232      659      400     52
   7    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      663      359     51
   8    0     0.02   0.02   1.31    1.31     178 K    226 K    0.28    0.59    0.00    0.00     2296      664      479     50
   9    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      664      505     51
  10    0     0.02   0.02   1.31    1.31     178 K    224 K    0.27    0.59    0.00    0.00     1400      661      502     52
  11    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1960      661      602     52
  12    0     0.02   0.02   1.31    1.31     181 K    230 K    0.28    0.59    0.00    0.00     1736      660      357     53
  13    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1120      660      312     53
  14    0     0.02   0.02   1.31    1.31     177 K    224 K    0.28    0.59    0.00    0.00     1120      686      357     51
  15    0     0.02   0.02   1.31    1.31     176 K    224 K    0.28    0.59    0.00    0.00     1120      659      406     54
  16    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1344      686      546     52
  17    0     0.02   0.02   1.31    1.31     177 K    227 K    0.28    0.59    0.00    0.00     1848      668      730     48
  18    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1400      680      543     51
  19    0     0.02   0.02   1.31    1.31     177 K    225 K    0.28    0.59    0.00    0.00     1456      671      471     53
  20    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1400      668      578     50
  21    0     0.02   0.02   1.31    1.31     179 K    228 K    0.28    0.59    0.00    0.00     1568      671      626     52
  22    0     0.02   0.01   1.31    1.31     154 K    199 K    0.29    0.44    0.00    0.00     1064      593      438     52
  23    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1512      665      679     53
  24    0     0.02   0.02   1.31    1.31     177 K    226 K    0.28    0.59    0.00    0.00     1680      674      484     52
  25    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1736      665      501     52
  26    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1120      663      593     53
  27    0     0.02   0.02   1.31    1.31     176 K    225 K    0.28    0.59    0.00    0.00     1624      662      663     53
  28    1     0.00   0.40   0.00    0.31    2937       81 K    0.96    0.10    0.00    0.02      168        0        0     70
  29    1     0.00   0.27   0.00    0.31    2928       36 K    0.91    0.20    0.00    0.01      448        0        0     71
  30    1     0.00   0.38   0.00    0.31    6210       47 K    0.87    0.18    0.00    0.01      168        0        0     72
  31    1     0.00   0.30   0.00    0.31      12      688      0.98    0.16    0.00    0.01        0        0        0     71
  32    1     0.00   0.27   0.00    0.31    1679       15 K    0.88    0.13    0.00    0.01      112        0        4     69
  33    1     0.00   0.36   0.00    0.31      13     1142      0.98    0.12    0.00    0.01       56        0        0     71
  34    1     0.00   0.45   0.00    0.31      16     2129      0.99    0.09    0.00    0.02       56        0        0     68
  35    1     0.00   0.35   0.00    0.31      13     1147      0.99    0.12    0.00    0.01       56        0        0     69
  36    1     0.00   0.38   0.00    0.31      20     1274      0.98    0.11    0.00    0.01     1792        0        0     72
  37    1     0.00   0.27   0.00    0.31     140     1091      0.85    0.18    0.00    0.01      168        0        0     71
  38    1     0.00   0.40   0.00    0.31      14     1609      0.99    0.09    0.00    0.02       56        0        0     69
  39    1     0.00   0.46   0.00    0.31      15     2153      0.99    0.10    0.00    0.02      280        0        0     71
  40    1     0.00   0.24   0.00    0.31      32      895      0.96    0.14    0.00    0.01      224        0        0     72
  41    1     0.00   0.36   0.00    0.31     142     2843      0.94    0.11    0.00    0.01      560        0        0     72
  42    1     0.00   0.31   0.00    0.31      16      682      0.97    0.15    0.00    0.01       56        0        0     68
  43    1     0.00   0.45   0.00    0.31      15     2104      0.99    0.09    0.00    0.02        0        0        0     69
  44    1     0.00   0.40   0.00    0.31      14     1803      0.99    0.09    0.00    0.02       56        0        0     68
  45    1     0.00   0.33   0.00    0.31      15     1266      0.99    0.11    0.00    0.01       56        0        0     71
  46    1     0.00   0.34   0.00    0.31      14     1332      0.99    0.09    0.00    0.01       56        0        0     73
  47    1     0.00   0.33   0.00    0.31      23     1268      0.98    0.12    0.00    0.01       56        0        0     69
  48    1     0.00   0.30   0.00    0.31      15      714      0.97    0.14    0.00    0.01     1624        0        0     70
  49    1     0.00   0.44   0.00    0.31     120     1951      0.92    0.09    0.00    0.02      224        0        0     71
  50    1     0.00   0.40   0.00    0.31      14     1740      0.99    0.09    0.00    0.02      336        0        0     70
  51    1     0.00   0.42   0.00    0.31      16     1652      0.99    0.10    0.00    0.01        0        0        0     69
  52    1     0.00   0.29   0.00    0.31      17      769      0.97    0.16    0.00    0.01      112        0        0     72
  53    1     0.00   0.32   0.00    0.31      16      691      0.97    0.15    0.00    0.01       56        0        0     70
  54    1     0.00   0.39   0.00    0.31     108     1737      0.93    0.09    0.00    0.02        0        0        0     70
  55    1     0.00   0.57   0.00    0.31    1920       15 K    0.83    0.35    0.00    0.00    29736        0        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.02   1.31    1.31    4952 K   6307 K    0.28    0.59    0.00    0.00    41832    18572    13533     48
 SKT    1     0.00   0.37   0.00    0.31      16 K    228 K    0.92    0.16    0.00    0.01    36512        0        4     65
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.01   0.02   0.65    1.31    4969 K   6535 K    0.30    0.58    0.00    0.00     N/A     N/A     N/A      N/A

 Instructions retired: 1523 M ; Active cycles:   95 G ; Time (TSC): 2595 Mticks ; C0 (active,non-halted) core residency: 50.11 %

 C1 core residency: 0.06 %; C3 core residency: 0.00 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C0 package residency: 100.00 %; C2 package residency: 0.00 %; C6 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000000000000000000000000000000000000006666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.02 => corresponds to 0.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.01 => corresponds to 0.21 % core utilization over time interval
 Pipeline stalls: Frontend bound: 24 %, bad Speculation: 25 %, Backend bound: 24 %, Retiring: 24 %
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Pipeline stall distribution │FFFFFFFFFFFFFFFFFFFFSSSSSSSSSSSSSSSSSSSSBBBBBBBBBBBBBBBBBBBBRRRRRRRRRRRRRRRRRRRR│
                             └────────────────────────────────────────────────────────────────────────────────┘

 SMI count: 0

Intel(r) UPI data traffic estimation in bytes (data traffic coming to CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0      173 M    173 M    173 M   |    0%     0%     0%   
 SKT    1     2374 M   2374 M   2376 M   |    9%     9%     9%   
---------------------------------------------------------------------------------------------------------------
Total UPI incoming data traffic: 7646 M     UPI data traffic/Memory controller traffic: 0.19

Intel(r) UPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through UPI links):

               UPI0     UPI1     UPI2    |  UPI0   UPI1   UPI2  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6402 M   6409 M   6489 M   |   25%    25%    25%   
 SKT    1     4802 M   4565 M   4578 M   |   19%    18%    18%   
---------------------------------------------------------------------------------------------------------------
Total UPI outgoing data and non-data traffic:   33 G
MEM (GB)->|  READ |  WRITE | LOCAL | PMM RD | PMM WR | CPU energy | DIMM energy | LLCRDMISSLAT (ns) UncFREQ (Ghz)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.06     0.01   99 %     19.37      0.00     195.47      56.79         1337.88 2.20
 SKT   1     7.14    14.26    0 %      0.00      0.00      88.27      38.64         139.14 2.10
---------------------------------------------------------------------------------------------------------------
       *     7.20    14.27   71 %     19.37      0.00     283.73      95.43         1368.86 2.15
