Ahmed, N., Tehranipoor, M., and Nourani, M. 2004. Low power pattern generation for BIST architecture. Vol. II. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 689--92.
S. Bhunia , H. Mahmoodi , S. Mukhopadhyay , D. Ghosh , K. Roy, A Novel Low-Power Scan Design Technique Using Supply Gating, Proceedings of the IEEE International Conference on Computer Design, p.60-65, October 11-13, 2004
Bushnell, M. L. and Agrawal, V. D. 2000. Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic, Boston, MA.
Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
Chakravarty, S. and Dabholkar, V. 1994. Two techniques for minimizing power dissipation in scan circuits during test application. In Proceedings of the Asian Test Symposium (ATS). 324--329.
Richard M. Chou , Kewal K. Saluja , Vishwani D. Agrawal, Scheduling tests for VLSI systems under power constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.2, p.175-185, June 1997[doi>10.1109/92.585217]
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
Stefan GerstendÃ¶rfer , Hans-Joachim Wunderlich, Minimized Power Consumption For Scan-Based Bist, Proceedings of the 1999 IEEE International Test Conference, p.77, September 28-30, 1999
Debjyoti Ghosh , Swarup Bhunia , Kaushik Roy, Multiple Scan Chain Design Technique for Power Reduction during Test Application in BIST, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.191, November 03-05, 2003
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch, Circuit Partitioning for Low Power BIST Design with Minimized Peak Power Consumption, Proceedings of the 8th Asian Test Symposium, p.89, November 16-18, 1999
P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch, A Test Vector Ordering Technique for Switching Activity Reduction During Test Operation, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.24, March 04-06, 1999
P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch, Low Power BIST Design by Hypergraph Partitioning: Methodology and Architectures, Proceedings of the 2000 IEEE International Test Conference, p.652, October 03-05, 2000
Girard, P., Landrault, C., Pravossoudovitch, S., and Severac, D. 1998. Reducing power consumption during test application by test vector ordering. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 296--299.
Tsung-Chu Huang , Kuen-Jong Lee, Reduction of power consumption in scan-based circuits during test application by an input control technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.7, p.911-917, November 2006[doi>10.1109/43.931040]
Nicola Nicolici , Bashir M. Al-Hashimi, Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits, Proceedings of the conference on Design, automation and test in Europe, p.715-722, March 27-30, 2000, Paris, France[doi>10.1145/343647.343901]
C. P. Ravikumar , Gaurav Chandra , Ashutosh Verma, Simultaneous Module Selection and Scheduling for Power-Constrained Testing of Core Based Systems, Proceedings of the 13th International Conference on VLSI Design, p.462, January 04-07, 2000
Ranganathan Sankaralingam , Rama Rao Oruganti , Nur A. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, Proceedings of the 18th IEEE VLSI Test Symposium, p.35, April 30-May 04, 2000
Ranganathan Sankaralingam , Nur A. Toubas , Bahram Pouya, Reducing Power Dissipation during Test Using Scan Chain Disable, Proceedings of the 19th IEEE VLSI Test Symposium, p.319, March 29-April 03, 2001
Ranganathan Sankaralingam , Nur A. Touba, Controlling Peak Power During Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.153, April 28-May 02, 2002
Ranganathan Sankaralingam , Nur A. Touba, Inserting Test Points to Control Peak Power During Scan Testing, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.138-146, November 06-08, 2002
Jayashree Saxena , Kenneth M. Butler , Lee Whetsel., An analysis of power reduction techniques in scan testing, Proceedings of the IEEE International Test Conference 2001, p.670-677, October 30-November 01, 2001
Synopsys Inc. 2004a. Synopsys Design Compiler User Manual for Synopsys Toolset version 2004.06. Synopsys Inc.
Synopsys Inc. 2004b. Synopsys DFT Compiler User Manual for Synopsys Toolset version 2004.06. Synopsys Inc.
Synopsys Inc. 2004c. Synopsys Prime Power User Manual for Synopsys Toolset version 2004.06. Synopsys Inc.
Synopsys Inc. 2004d. Synopsys TetraMax User Manual for Synopsys Toolset version 2004.06. Synopsys Inc.
Seongmoon Wang , Sandeep K. Gupta, ATPG for Heat Dissipation Minimization During Test Application, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.250-258, October 02-06, 1994
Seongmoon Wang , Sandeep K. Gupta, ATPG for heat dissipation minimization during scan testing, Proceedings of the 34th annual Design Automation Conference, p.614-619, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266298]
Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
Xiaodong Zhang , Kaushik Roy, Power Reduction in Test-Per-Scan BIST, Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW), p.133, July 03-05, 2000
Zorian, Y. 1993. A distributed BIST control scheme for complex VLSI devices. In Proceedings of the Very Large Scale Integrated Test Symposium (VTS). 4--9.
