Partition Merge report for soc_system
Tue Jul 05 10:38:19 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Jul 05 10:38:19 2016           ;
; Quartus Prime Version           ; 16.0.1 Build 218 06/01/2016 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; toplevel_hps_speedy                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 6,346 / 15,880 ( 40 % )                         ;
; Total registers                 ; 7357                                            ;
; Total pins                      ; 152 / 314 ( 48 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,210,368 / 2,764,800 ( 44 % )                  ;
; Total DSP Blocks                ; 13 / 84 ( 15 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                      ;
+---------------------------------------+----------------+--------------------------+------------------------+------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                         ;
+---------------------------------------+----------------+--------------------------+------------------------+------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                                                                            ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                           ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                             ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst                                                                             ;
+---------------------------------------+----------------+--------------------------+------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                    ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                           ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+
; Top                            ; Engaged                ; 99.93% (16897 / 16909)         ; 98.20% (16604 / 16909)        ;                                                                                                 ;
; sld_hub:auto_hub               ; Engaged                ; 60.72% (422 / 695)             ; 26.76% (186 / 695)            ;                                                                                                 ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (1377 / 1377)          ; 100.00% (1377 / 1377)         ;                                                                                                 ;
; hard_block:auto_generated_inst ; Disengaged             ; 97.98% (823 / 840)             ; 0.00% (0 / 840)               ; Rapid Recompile disengaged: Rapid Recompile does not preserve a modified hard_block partition.  ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                           ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |toplevel_hps_speedy|soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                      ; 10                      ;
; |toplevel_hps_speedy                                                                                                                                                                                                                                                                                                             ; 4                       ;
; |toplevel_hps_speedy|alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component                                                                                                                                                                                                                         ; 4                       ;
; |toplevel_hps_speedy|alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component                                                                                                                                                                                                                         ; 4                       ;
; |toplevel_hps_speedy|soc_system:hps|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                       ; 2                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                         ; 202                     ;
; |sld_hub                                                                                                                                                                                                                                                                                                                         ; 114                     ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg ; 61                      ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                  ; 5                       ;
; |toplevel_hps_speedy                                                                                                                                                                                                                                                                                                             ; 38                      ;
; |toplevel_hps_speedy|soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                      ; 10                      ;
; |toplevel_hps_speedy|alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component                                                                                                                                                                                                                         ; 4                       ;
; |toplevel_hps_speedy|alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component                                                                                                                                                                                                                         ; 4                       ;
; |toplevel_hps_speedy|soc_system:hps|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                       ; 2                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                             ;
+------------------------------------------+---------------------------+----------------+-------------------+
; Modified Assignments                     ; Target                    ; Previous Value ; Current Value     ;
+------------------------------------------+---------------------------+----------------+-------------------+
; SLD_NODE_CREATOR_ID                      ;                           ; --             ; 110               ;
; SLD_NODE_ENTITY_NAME                     ;                           ; --             ; sld_signaltap     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C1_SCLK            ; --             ; acq_trigger_in[0] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C1_SCLK            ; --             ; acq_data_in[0]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C1_SDAT            ; --             ; acq_trigger_in[1] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C1_SDAT            ; --             ; acq_data_in[1]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C2_SCLK            ; --             ; acq_trigger_in[2] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C2_SCLK            ; --             ; acq_data_in[2]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C2_SDAT            ; --             ; acq_trigger_in[3] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_I2C2_SDAT            ; --             ; acq_data_in[3]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_UART1_RX             ; --             ; acq_data_in[4]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; FPGA_UART1_TX             ; --             ; acq_data_in[5]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; TAKT                      ; --             ; acq_clk           ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C1_IOB|oe[0] ; --             ; acq_trigger_in[4] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C1_IOB|oe[0] ; --             ; acq_data_in[6]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C1_IOB|oe[1] ; --             ; acq_trigger_in[5] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C1_IOB|oe[1] ; --             ; acq_data_in[7]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C2_IOB|oe[0] ; --             ; acq_trigger_in[6] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C2_IOB|oe[0] ; --             ; acq_data_in[8]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C2_IOB|oe[1] ; --             ; acq_trigger_in[7] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; alt_io_buf:I2C2_IOB|oe[1] ; --             ; acq_data_in[9]    ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[4]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[6]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[7]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[11]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[12]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[13]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[15]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[23]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[24]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[26]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[28]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd      ; --             ; crc[31]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[0]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[1]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[2]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[3]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[5]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[8]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[9]            ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[10]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[14]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[16]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[17]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[18]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[19]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[20]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[21]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[22]           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc      ; --             ; crc[25]           ;
+------------------------------------------+---------------------------+----------------+-------------------+
This list only includes the top 50 out of 80 changed assignments


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                             ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                   ; Details ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; FPGA_I2C1_SCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[1] ; N/A     ;
; FPGA_I2C1_SCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[1] ; N/A     ;
; FPGA_I2C1_SDAT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[0] ; N/A     ;
; FPGA_I2C1_SDAT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[0] ; N/A     ;
; FPGA_I2C2_SCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[1] ; N/A     ;
; FPGA_I2C2_SCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[1] ; N/A     ;
; FPGA_I2C2_SDAT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[0] ; N/A     ;
; FPGA_I2C2_SDAT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|wire_ibufa_o[0] ; N/A     ;
; FPGA_UART1_RX             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART1_RX~input                                                                                 ; N/A     ;
; FPGA_UART1_TX             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|uart1_txd[0] ; N/A     ;
; TAKT                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_tap_s                                                                                        ; N/A     ;
; alt_io_buf:I2C1_IOB|oe[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c1_out_data                                                 ; N/A     ;
; alt_io_buf:I2C1_IOB|oe[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c1_out_data                                                 ; N/A     ;
; alt_io_buf:I2C1_IOB|oe[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c1_out_clk                                                  ; N/A     ;
; alt_io_buf:I2C1_IOB|oe[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c1_out_clk                                                  ; N/A     ;
; alt_io_buf:I2C2_IOB|oe[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c_emac0_out_data                                            ; N/A     ;
; alt_io_buf:I2C2_IOB|oe[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c_emac0_out_data                                            ; N/A     ;
; alt_io_buf:I2C2_IOB|oe[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c_emac0_out_clk                                             ; N/A     ;
; alt_io_buf:I2C2_IOB|oe[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:hps|soc_system_hps_0:hps_0|i2c_emac0_out_clk                                             ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                             ; Partition                             ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; DRIVE_LED[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRIVE_LED[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X19_Y61_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRIVE_LED[0]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X19_Y61_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; DRIVE_LED[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRIVE_LED[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X21_Y61_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRIVE_LED[1]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X21_Y61_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ENCODER_A[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- ENCODER_A[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X21_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ENCODER_A[0]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X21_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ENCODER_A[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- ENCODER_A[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X21_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ENCODER_A[1]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X21_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ENCODER_B[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- ENCODER_B[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X4_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ENCODER_B[0]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X4_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; ENCODER_B[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- ENCODER_B[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X2_Y0_N74    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ENCODER_B[1]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X2_Y0_N75   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|\loop1:1:obufa                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- alt_io_buf:I2C1_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|\loop1:0:obufa                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|\loop1:1:obufa                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- FPGA_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- alt_io_buf:I2C2_IOB|alt_io_buf_iobuf_bidir_moo:alt_io_buf_iobuf_bidir_moo_component|\loop1:0:obufa                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_UART1_RX                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_UART1_RX                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; IOPAD_X59_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_UART1_RX~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; IOIBUF_X59_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_UART1_TX                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- FPGA_UART1_TX                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- FPGA_UART1_TX~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_UART_XBEE_RXD                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_UART_XBEE_RXD                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Pad     ; IOPAD_X48_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_UART_XBEE_RXD~input                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Buffer  ; IOIBUF_X48_Y0_N41  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; FPGA_UART_XBEE_TXD                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- FPGA_UART_XBEE_TXD                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X59_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_UART_XBEE_TXD~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X59_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y51_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y51_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X68_Y58_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X68_Y58_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X68_Y58_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X68_Y58_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X68_Y59_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X68_Y59_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X68_Y59_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X68_Y59_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; IOPAD_X68_Y60_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; IOOBUF_X68_Y60_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y51_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y51_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y52_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y52_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y52_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y52_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y52_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y52_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y52_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y52_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y53_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y53_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y53_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y53_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y58_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y58_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y58_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y58_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X68_Y54_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X68_Y54_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X68_Y54_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X68_Y54_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X68_Y54_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X68_Y54_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X68_Y57_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X68_Y57_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X68_Y37_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X68_Y37_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X68_Y59_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X68_Y59_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X68_Y45_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X68_Y45_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X68_Y57_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X68_Y57_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X68_Y31_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X68_Y31_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; IOPAD_X68_Y60_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y60_N55 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; IOPAD_X68_Y60_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; IOOBUF_X68_Y60_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; IOPAD_X51_Y61_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; IOOBUF_X51_Y61_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X49_Y61_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X49_Y61_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; IOPAD_X47_Y61_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; IOIBUF_X47_Y61_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X49_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y61_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X47_Y61_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X47_Y61_N11 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X46_Y61_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X46_Y61_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X46_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X46_Y61_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X47_Y61_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X47_Y61_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X51_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X51_Y61_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X51_Y61_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X51_Y61_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X51_Y61_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X51_Y61_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X49_Y61_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X49_Y61_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X47_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X47_Y61_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X37_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X37_Y61_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X55_Y61_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X55_Y61_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; IOPAD_X52_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; IOIBUF_X52_Y61_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; IOPAD_X52_Y61_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X52_Y61_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X60_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X60_Y61_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X60_Y61_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X60_Y61_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X32_Y61_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X32_Y61_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X29_Y61_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X29_Y61_N1  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; IOPAD_X29_Y61_N6   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; IOIBUF_X29_Y61_N7  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X32_Y61_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X32_Y61_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X46_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X46_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X46_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X46_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LASER_ON_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LASER_ON_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X55_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LASER_ON_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X55_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y12_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y12_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y10_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y10_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y10_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y10_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y12_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y12_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X68_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X68_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; TAKT                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- TAKT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X21_Y61_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- TAKT~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X21_Y61_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; UART_LASER_RXD                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- UART_LASER_RXD                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X50_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- UART_LASER_RXD~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X50_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; UART_LASER_TXD                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- UART_LASER_TXD                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X65_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- UART_LASER_TXD~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X65_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; UART_SABER                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- UART_SABER                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; IOPAD_X2_Y0_N40    ; Preserved from Post-Fit or Imported Netlist ;
;     -- UART_SABER~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; IOOBUF_X2_Y0_N42   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.I2C1_IOB_oe_0_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.I2C1_IOB_oe_1_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.I2C2_IOB_oe_0_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.I2C2_IOB_oe_1_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                  ;                                       ;               ;                    ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+


+------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                           ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 6755               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 9040               ;
;     -- 7 input functions                    ; 56                 ;
;     -- 6 input functions                    ; 952                ;
;     -- 5 input functions                    ; 1472               ;
;     -- 4 input functions                    ; 2149               ;
;     -- <=3 input functions                  ; 4411               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 7171               ;
;                                             ;                    ;
; I/O pins                                    ; 152                ;
; I/O registers                               ; 186                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 1210368            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 13                 ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 5978               ;
; Total fan-out                               ; 69357              ;
; Average fan-out                             ; 3.63               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 65536        ; 10           ; 65536        ; 10           ; 655360 ; None                            ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|speicher:inst_speicher|altsyncram:ram_block[0][7]__1|altsyncram_mcj1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                            ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|altsyncram_96i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                            ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|altsyncram_r0i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                            ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:hps|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vkj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; soc_system_onchip_memory2_0.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 7           ;
; Independent 18x18 plus 36         ; 6           ;
; Total number of DSP blocks        ; 13          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 6           ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition
    Info: Processing started: Tue Jul 05 10:37:43 2016
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off soc_system -c soc_system --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 137
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 34 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14975 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 67 bidirectional pins
    Info (21061): Implemented 14004 logic cells
    Info (21064): Implemented 152 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 13 DSP elements
Warning (20013): Ignored 1 assignments for entity "altsyncram_u784" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_u784 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1446 megabytes
    Info: Processing ended: Tue Jul 05 10:38:21 2016
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:34


