input = ['TY0', 'TY1', 'TZ0', 'TZ1', 'B20', 'B21', 'TX0', 'TX1', 'PY', 'PX_']
output = ['NEW_TZ0', 'NEW_TZ1', 'NEW_TX0', 'NEW_TX1', 'NEW_TY0', 'NEW_TY1', 'C000', 'C001', 'C010', 'C011', 'C200', 'C201']
solution = [['T3T2_in', 'MUL_in0', '0', '1'], ['T3T2_mem0', 'INPUT_mem_r', '0', '1'], ['T3T2_mem1', 'INPUT_mem_r', '0', '1'], ['T0T2_in', 'MUL_in0', '1', '2'], ['T0T2_mem0', 'INPUT_mem_r', '1', '2'], ['T0T2_mem1', 'INPUT_mem_r', '1', '2'], ['T3T2', 'MUL0', '1', '8'], ['T0T1_mem0', 'INPUT_mem_r', '2', '3'], ['T0T1_mem1', 'INPUT_mem_r', '2', '3'], ['T0T2', 'MUL0', '2', '9'], ['T0T0_mem0', 'INPUT_mem_r', '3', '4'], ['T0T0_mem1', 'INPUT_mem_r', '3', '4'], ['T0T1', 'ADD2', '3', '4'], ['T00_in', 'MUL_in0', '4', '5'], ['T00_mem0', 'ADD_mem3', '4', '5'], ['T00_mem1', 'ADD_mem2', '4', '5'], ['T0T0', 'ADD3', '4', '5'], ['T4T2_mem0', 'INPUT_mem_r', '4', '5'], ['T4T2_mem1', 'INPUT_mem_r', '4', '5'], ['T00', 'MUL0', '5', '12'], ['T4T1_in', 'MUL_in0', '5', '6'], ['T4T1_mem0', 'INPUT_mem_r', '5', '6'], ['T4T1_mem1', 'INPUT_mem_r', '5', '6'], ['T4T2', 'ADD0', '5', '6'], ['T4T0_in', 'MUL_in0', '6', '7'], ['T4T0_mem0', 'INPUT_mem_r', '6', '7'], ['T4T0_mem1', 'INPUT_mem_r', '6', '7'], ['T4T1', 'MUL0', '6', '13'], ['T31_mem0', 'MUL_mem0', '7', '8'], ['T4T0', 'MUL0', '7', '14'], ['T4T3_mem0', 'INPUT_mem_r', '7', '8'], ['T4T3_mem1', 'INPUT_mem_r', '7', '8'], ['T01_mem0', 'MUL_mem0', '8', '9'], ['T1T0_mem0', 'INPUT_mem_r', '8', '9'], ['T1T0_mem1', 'INPUT_mem_r', '8', '9'], ['T31', 'ADD2', '8', '9'], ['T4T3', 'ADD0', '8', '9'], ['T4T4_in', 'MUL_in0', '8', '9'], ['T4T4_mem0', 'ADD_mem0', '8', '9'], ['T4T4_mem1', 'ADD_mem0', '8', '9'], ['T61_mem0', 'ADD_mem2', '8', '9'], ['T01', 'ADD0', '9', '10'], ['T1T0', 'ADD3', '9', '10'], ['T1T2_in', 'MUL_in0', '9', '10'], ['T1T2_mem0', 'INPUT_mem_r', '9', '10'], ['T1T2_mem1', 'INPUT_mem_r', '9', '10'], ['T3_1_mem0', 'ADD_mem1', '9', '10'], ['T3_1_mem1', 'ADD_mem2', '9', '10'], ['T4T4', 'MUL0', '9', '16'], ['T61', 'ADD1', '9', '10'], ['T1T2', 'MUL0', '10', '17'], ['T2T0_in', 'MUL_in0', '10', '11'], ['T2T0_mem0', 'INPUT_mem_r', '10', '11'], ['T2T0_mem1', 'INPUT_mem_r', '10', '11'], ['T3_1', 'ADD0', '10', '11'], ['T0_T0_mem0', 'MUL_mem0', '11', '12'], ['T0_T0_mem1', 'ADD_mem0', '11', '12'], ['T0_T2_in', 'MUL_in0', '11', '12'], ['T0_T2_mem0', 'MUL_mem0', '11', '12'], ['T0_T2_mem1', 'ADD_mem0', '11', '12'], ['T1T1_mem0', 'INPUT_mem_r', '11', '12'], ['T1T1_mem1', 'INPUT_mem_r', '11', '12'], ['T2T0', 'MUL0', '11', '18'], ['T9T2_mem0', 'MUL_mem0', '12', '13'], ['T9T2_mem1', 'ADD_mem0', '12', '13'], ['T0_T0', 'ADD0', '12', '13'], ['T0_T1_mem0', 'MUL_mem0', '12', '13'], ['T0_T1_mem1', 'ADD_mem0', '12', '13'], ['T0_T2', 'MUL0', '12', '19'], ['T10_in', 'MUL_in0', '12', '13'], ['T10_mem0', 'ADD_mem3', '12', '13'], ['T10_mem1', 'ADD_mem1', '12', '13'], ['T1T1', 'ADD1', '12', '13'], ['T2T3_mem0', 'INPUT_mem_r', '12', '13'], ['T2T3_mem1', 'INPUT_mem_r', '12', '13'], ['T9T2', 'ADD1', '13', '14'], ['T0_T1', 'ADD0', '13', '14'], ['T10', 'MUL0', '13', '20'], ['T2T1_in', 'MUL_in0', '13', '14'], ['T2T1_mem0', 'INPUT_mem_r', '13', '14'], ['T2T1_mem1', 'INPUT_mem_r', '13', '14'], ['T2T3', 'ADD2', '13', '14'], ['T40_mem0', 'MUL_mem0', '13', '14'], ['T40_mem1', 'MUL_mem0', '13', '14'], ['T0_0_in', 'MUL_in0', '14', '15'], ['T0_0_mem0', 'ADD_mem0', '14', '15'], ['T0_0_mem1', 'ADD_mem0', '14', '15'], ['T2T1', 'MUL0', '14', '21'], ['T2T2_mem0', 'INPUT_mem_r', '14', '15'], ['T2T2_mem1', 'INPUT_mem_r', '14', '15'], ['T40', 'ADD1', '14', '15'], ['T4T5_mem0', 'MUL_mem0', '14', '15'], ['T4T5_mem1', 'MUL_mem0', '14', '15'], ['T4_0_mem0', 'ADD_mem1', '14', '15'], ['T0_0', 'MUL0', '15', '22'], ['T2T2', 'ADD1', '15', '16'], ['T2T4_in', 'MUL_in0', '15', '16'], ['T2T4_mem0', 'ADD_mem1', '15', '16'], ['T2T4_mem1', 'ADD_mem2', '15', '16'], ['T3T1_mem0', 'INPUT_mem_r', '15', '16'], ['T3T1_mem1', 'INPUT_mem_r', '15', '16'], ['T41_mem0', 'MUL_mem0', '15', '16'], ['T41_mem1', 'ADD_mem0', '15', '16'], ['T4T5', 'ADD0', '15', '16'], ['T4_0', 'ADD3', '15', '16'], ['T9T0_in', 'MUL_in0', '16', '17'], ['T9T0_mem0', 'MUL_mem0', '16', '17'], ['T9T0_mem1', 'ADD_mem3', '16', '17'], ['T11_mem0', 'MUL_mem0', '16', '17'], ['T2T4', 'MUL0', '16', '23'], ['T3T0_mem0', 'INPUT_mem_r', '16', '17'], ['T3T0_mem1', 'INPUT_mem_r', '16', '17'], ['T3T1', 'ADD3', '16', '17'], ['T41', 'ADD0', '16', '17'], ['T4_1_mem0', 'ADD_mem0', '16', '17'], ['T9T0', 'MUL0', '17', '24'], ['T9T3_mem0', 'ADD_mem3', '17', '18'], ['T9T3_mem1', 'ADD_mem0', '17', '18'], ['T11', 'ADD3', '17', '18'], ['T1_T2_mem0', 'INPUT_mem_r', '17', '18'], ['T1_T2_mem1', 'INPUT_mem_r', '17', '18'], ['T30_in', 'MUL_in0', '17', '18'], ['T30_mem0', 'ADD_mem1', '17', '18'], ['T30_mem1', 'ADD_mem3', '17', '18'], ['T3T0', 'ADD1', '17', '18'], ['T4_1', 'ADD0', '17', '18'], ['T9T3', 'ADD0', '18', '19'], ['T0_1_mem0', 'MUL_mem0', '18', '19'], ['T1_T1_in', 'MUL_in0', '18', '19'], ['T1_T1_mem0', 'INPUT_mem_r', '18', '19'], ['T1_T1_mem1', 'ADD_mem3', '18', '19'], ['T1_T2', 'ADD1', '18', '19'], ['T30', 'MUL0', '18', '25'], ['T0_1', 'ADD0', '19', '20'], ['T1_T0_in', 'MUL_in0', '19', '20'], ['T1_T0_mem0', 'INPUT_mem_r', '19', '20'], ['T1_T0_mem1', 'MUL_mem0', '19', '20'], ['T1_T1', 'MUL0', '19', '26'], ['T1_T3_mem0', 'MUL_mem0', '19', '20'], ['T1_T3_mem1', 'ADD_mem3', '19', '20'], ['T1_T0', 'MUL0', '20', '27'], ['T1_T3', 'ADD1', '20', '21'], ['T1_T4_in', 'MUL_in0', '20', '21'], ['T1_T4_mem0', 'ADD_mem1', '20', '21'], ['T1_T4_mem1', 'ADD_mem1', '20', '21'], ['T20_mem0', 'MUL_mem0', '20', '21'], ['T20_mem1', 'MUL_mem0', '20', '21'], ['T9T1_in', 'MUL_in0', '21', '22'], ['T9T1_mem0', 'ADD_mem0', '21', '22'], ['T9T1_mem1', 'ADD_mem0', '21', '22'], ['T1_T4', 'MUL0', '21', '28'], ['T20', 'ADD3', '21', '22'], ['T2T5_mem0', 'MUL_mem0', '21', '22'], ['T2T5_mem1', 'MUL_mem0', '21', '22'], ['T2_0_mem0', 'ADD_mem3', '21', '22'], ['C011_in', 'MUL_in0', '22', '23'], ['C011_mem0', 'ADD_mem0', '22', '23'], ['C011_mem1', 'INPUT_mem_r', '22', '23'], ['T9T1', 'MUL0', '22', '29'], ['T21_mem0', 'MUL_mem0', '22', '23'], ['T21_mem1', 'ADD_mem2', '22', '23'], ['T2T5', 'ADD2', '22', '23'], ['T2_0', 'ADD0', '22', '23'], ['C011', 'MUL0', '23', '30'], ['T9T4_in', 'MUL_in0', '23', '24'], ['T9T4_mem0', 'ADD_mem1', '23', '24'], ['T9T4_mem1', 'ADD_mem0', '23', '24'], ['T21', 'ADD1', '23', '24'], ['T2_1_mem0', 'ADD_mem1', '23', '24'], ['C010_in', 'MUL_in0', '24', '25'], ['C010_mem0', 'ADD_mem3', '24', '25'], ['C010_mem1', 'INPUT_mem_r', '24', '25'], ['NEW_TXT3_mem0', 'ADD_mem0', '24', '25'], ['NEW_TXT3_mem1', 'ADD_mem0', '24', '25'], ['T9T4', 'MUL0', '24', '31'], ['T2_1', 'ADD0', '24', '25'], ['T60_mem0', 'MUL_mem0', '24', '25'], ['C010', 'MUL0', '25', '32'], ['C201_in', 'MUL_in0', '25', '26'], ['C201_mem0', 'ADD_mem0', '25', '26'], ['C201_mem1', 'INPUT_mem_r', '25', '26'], ['NEW_TXT3', 'ADD0', '25', '26'], ['T3_0_mem0', 'ADD_mem1', '25', '26'], ['T3_0_mem1', 'MUL_mem0', '25', '26'], ['T60', 'ADD1', '25', '26'], ['C201', 'MUL0', '26', '33'], ['T1_0_mem0', 'MUL_mem0', '26', '27'], ['T1_0_mem1', 'MUL_mem0', '26', '27'], ['T3_0', 'ADD0', '26', '27'], ['B_0_mem0', 'ADD_mem0', '27', '28'], ['C200_in', 'MUL_in0', '27', '28'], ['C200_mem0', 'ADD_mem0', '27', '28'], ['C200_mem1', 'INPUT_mem_r', '27', '28'], ['T1_0', 'ADD0', '27', '28'], ['T1_T5_mem0', 'MUL_mem0', '27', '28'], ['T1_T5_mem1', 'MUL_mem0', '27', '28'], ['B_0', 'ADD2', '28', '29'], ['C200', 'MUL0', '28', '35'], ['T1_1_mem0', 'MUL_mem0', '28', '29'], ['T1_1_mem1', 'ADD_mem0', '28', '29'], ['T1_T5', 'ADD0', '28', '29'], ['C011_w', 'INPUT_mem_w', '29', '30'], ['T9T5_mem0', 'MUL_mem0', '29', '30'], ['T9T5_mem1', 'MUL_mem0', '29', '30'], ['T1_1', 'ADD1', '29', '30'], ['T1_10_mem0', 'ADD_mem2', '29', '30'], ['T1_10_mem1', 'ADD_mem0', '29', '30'], ['B_1_mem0', 'ADD_mem1', '30', '31'], ['C000_mem0', 'MUL_mem0', '30', '31'], ['C000_mem1', 'ADD_mem2', '30', '31'], ['T91_mem0', 'MUL_mem0', '30', '31'], ['T91_mem1', 'ADD_mem1', '30', '31'], ['T9T5', 'ADD1', '30', '31'], ['T1_10', 'ADD2', '30', '31'], ['T50_mem0', 'ADD_mem2', '30', '31'], ['B_1', 'ADD2', '31', '32'], ['C000', 'ADD3', '31', '32'], ['C000_w', 'INPUT_mem_w', '31', '32'], ['C010_w', 'INPUT_mem_w', '31', '32'], ['T70_mem0', 'ADD_mem3', '31', '32'], ['T70_mem1', 'ADD_mem1', '31', '32'], ['T80_mem0', 'MUL_mem0', '31', '32'], ['T80_mem1', 'ADD_mem3', '31', '32'], ['T91', 'ADD0', '31', '32'], ['T9_1_mem0', 'ADD_mem0', '31', '32'], ['T1_11_mem0', 'ADD_mem2', '31', '32'], ['T1_11_mem1', 'ADD_mem1', '31', '32'], ['T50', 'ADD1', '31', '32'], ['B30_mem0', 'ADD_mem1', '32', '33'], ['B30_mem1', 'ADD_mem2', '32', '33'], ['C001_mem0', 'ADD_mem0', '32', '33'], ['C001_mem1', 'ADD_mem3', '32', '33'], ['C201_w', 'INPUT_mem_w', '32', '33'], ['T70', 'ADD1', '32', '33'], ['NEW_TXT0_in', 'MUL_in0', '32', '33'], ['NEW_TXT0_mem0', 'ADD_mem1', '32', '33'], ['NEW_TXT0_mem1', 'ADD_mem0', '32', '33'], ['T80', 'ADD0', '32', '33'], ['T9_1', 'ADD2', '32', '33'], ['NEW_TZ1_mem0', 'ADD_mem2', '32', '33'], ['T1_11', 'ADD3', '32', '33'], ['T51_mem0', 'ADD_mem3', '32', '33'], ['B30', 'ADD3', '33', '34'], ['B31_mem0', 'ADD_mem2', '33', '34'], ['B31_mem1', 'ADD_mem3', '33', '34'], ['C001', 'ADD1', '33', '34'], ['C001_w', 'INPUT_mem_w', '33', '34'], ['T71_mem0', 'ADD_mem1', '33', '34'], ['T71_mem1', 'ADD_mem2', '33', '34'], ['NEW_TXT0', 'MUL0', '33', '40'], ['T81_mem0', 'ADD_mem0', '33', '34'], ['T81_mem1', 'ADD_mem1', '33', '34'], ['T8_T0_in', 'MUL_in0', '33', '34'], ['T8_T0_mem0', 'ADD_mem3', '33', '34'], ['T8_T0_mem1', 'ADD_mem0', '33', '34'], ['T90_mem0', 'MUL_mem0', '33', '34'], ['T90_mem1', 'MUL_mem0', '33', '34'], ['NEW_TZ1', 'ADD0', '33', '34'], ['NEW_TZ1_w', 'INPUT_mem_w', '33', '34'], ['T51', 'ADD2', '33', '34'], ['B31', 'ADD0', '34', '35'], ['C200_w', 'INPUT_mem_w', '34', '35'], ['T71', 'ADD1', '34', '35'], ['NEW_TXT2_mem0', 'ADD_mem1', '34', '35'], ['NEW_TXT2_mem1', 'ADD_mem1', '34', '35'], ['T81', 'ADD2', '34', '35'], ['T8_T0', 'MUL0', '34', '41'], ['T8_T1_in', 'MUL_in0', '34', '35'], ['T8_T1_mem0', 'ADD_mem0', '34', '35'], ['T8_T1_mem1', 'ADD_mem2', '34', '35'], ['T8_T2_mem0', 'ADD_mem3', '34', '35'], ['T8_T2_mem1', 'ADD_mem0', '34', '35'], ['T90', 'ADD3', '34', '35'], ['T9_0_mem0', 'ADD_mem3', '34', '35'], ['NEW_TXT2', 'ADD3', '35', '36'], ['NEW_TXT4_in', 'MUL_in0', '35', '36'], ['NEW_TXT4_mem0', 'ADD_mem3', '35', '36'], ['NEW_TXT4_mem1', 'ADD_mem0', '35', '36'], ['T8_T1', 'MUL0', '35', '42'], ['T8_T2', 'ADD0', '35', '36'], ['T8_T3_mem0', 'ADD_mem0', '35', '36'], ['T8_T3_mem1', 'ADD_mem2', '35', '36'], ['T9_0', 'ADD1', '35', '36'], ['NEW_TZ0_mem0', 'ADD_mem1', '35', '36'], ['NEW_TXT4', 'MUL0', '36', '43'], ['T8_T3', 'ADD2', '36', '37'], ['T8_T4_in', 'MUL_in0', '36', '37'], ['T8_T4_mem0', 'ADD_mem0', '36', '37'], ['T8_T4_mem1', 'ADD_mem2', '36', '37'], ['NEW_TZ0', 'ADD3', '36', '37'], ['NEW_TZ0_w', 'INPUT_mem_w', '36', '37'], ['NEW_TXT1_in', 'MUL_in0', '37', '38'], ['NEW_TXT1_mem0', 'ADD_mem1', '37', '38'], ['NEW_TXT1_mem1', 'ADD_mem0', '37', '38'], ['T8_T4', 'MUL0', '37', '44'], ['NEW_TXT1', 'MUL0', '38', '45'], ['T8_T5_mem0', 'MUL_mem0', '41', '42'], ['T8_T5_mem1', 'MUL_mem0', '41', '42'], ['T8_0_mem0', 'MUL_mem0', '42', '43'], ['T8_0_mem1', 'MUL_mem0', '42', '43'], ['T8_T5', 'ADD0', '42', '43'], ['T8_0', 'ADD2', '43', '44'], ['NEW_TY0_mem0', 'ADD_mem2', '43', '44'], ['NEW_TY0_mem1', 'MUL_mem0', '43', '44'], ['T8_1_mem0', 'MUL_mem0', '43', '44'], ['T8_1_mem1', 'ADD_mem0', '43', '44'], ['NEW_TX0_mem0', 'MUL_mem0', '44', '45'], ['NEW_TX0_mem1', 'MUL_mem0', '44', '45'], ['T8_1', 'ADD1', '44', '45'], ['NEW_TY0', 'ADD3', '44', '45'], ['NEW_TY0_w', 'INPUT_mem_w', '44', '45'], ['NEW_TY1_mem0', 'ADD_mem1', '44', '45'], ['NEW_TY1_mem1', 'ADD_mem0', '44', '45'], ['NEW_TX0', 'ADD1', '45', '46'], ['NEW_TX0_w', 'INPUT_mem_w', '45', '46'], ['NEW_TXT5_mem0', 'MUL_mem0', '45', '46'], ['NEW_TXT5_mem1', 'MUL_mem0', '45', '46'], ['NEW_TY1', 'ADD2', '45', '46'], ['NEW_TY1_w', 'INPUT_mem_w', '45', '46'], ['NEW_TX1_mem0', 'MUL_mem0', '46', '47'], ['NEW_TX1_mem1', 'ADD_mem0', '46', '47'], ['NEW_TXT5', 'ADD0', '46', '47'], ['NEW_TX1', 'ADD3', '47', '48'], ['NEW_TX1_w', 'INPUT_mem_w', '47', '48']]
formulas = [['T0T0', 'ADD', 'TY0', 'TY1'], ['T0T1', 'SUB', 'TY0', 'TY1'], ['T0T2', 'MONTMUL', 'TY0', 'TY1'], ['T00', 'MONTMUL', 'T0T0', 'T0T1'], ['T01', 'ADD', 'T0T2', 'T0T2'], ['T1T0', 'ADD', 'TZ0', 'TZ1'], ['T1T1', 'SUB', 'TZ0', 'TZ1'], ['T1T2', 'MONTMUL', 'TZ0', 'TZ1'], ['T10', 'MONTMUL', 'T1T0', 'T1T1'], ['T11', 'ADD', 'T1T2', 'T1T2'], ['T1_T0', 'MONTMUL', 'B20', 'T10'], ['T1_T1', 'MONTMUL', 'B21', 'T11'], ['T1_T2', 'ADD', 'B20', 'B21'], ['T1_T3', 'ADD', 'T10', 'T11'], ['T1_T4', 'MONTMUL', 'T1_T2', 'T1_T3'], ['T1_T5', 'ADD', 'T1_T0', 'T1_T1'], ['T1_0', 'SUB', 'T1_T0', 'T1_T1'], ['T1_1', 'SUB', 'T1_T4', 'T1_T5'], ['B_0', 'ADD', 'T1_0', 'T1_0'], ['B_1', 'ADD', 'T1_1', 'T1_1'], ['T1_10', 'ADD', 'B_0', 'T1_0'], ['T1_11', 'ADD', 'B_1', 'T1_1'], ['T2T0', 'MONTMUL', 'TX0', 'TY0'], ['T2T1', 'MONTMUL', 'TX1', 'TY1'], ['T2T2', 'ADD', 'TX0', 'TX1'], ['T2T3', 'ADD', 'TY0', 'TY1'], ['T2T4', 'MONTMUL', 'T2T2', 'T2T3'], ['T2T5', 'ADD', 'T2T0', 'T2T1'], ['T20', 'SUB', 'T2T0', 'T2T1'], ['T21', 'SUB', 'T2T4', 'T2T5'], ['T2_0', 'ADD', 'T20', 'T20'], ['T2_1', 'ADD', 'T21', 'T21'], ['T3T0', 'ADD', 'TX0', 'TX1'], ['T3T1', 'SUB', 'TX0', 'TX1'], ['T3T2', 'MONTMUL', 'TX0', 'TX1'], ['T30', 'MONTMUL', 'T3T0', 'T3T1'], ['T31', 'ADD', 'T3T2', 'T3T2'], ['T60', 'ADD', 'T30', 'T30'], ['T61', 'ADD', 'T31', 'T31'], ['T3_0', 'ADD', 'T60', 'T30'], ['T3_1', 'ADD', 'T61', 'T31'], ['T4T0', 'MONTMUL', 'TY0', 'TZ0'], ['T4T1', 'MONTMUL', 'TY1', 'TZ1'], ['T4T2', 'ADD', 'TY0', 'TY1'], ['T4T3', 'ADD', 'TZ0', 'TZ1'], ['T4T4', 'MONTMUL', 'T4T2', 'T4T3'], ['T4T5', 'ADD', 'T4T0', 'T4T1'], ['T40', 'SUB', 'T4T0', 'T4T1'], ['T41', 'SUB', 'T4T4', 'T4T5'], ['T4_0', 'ADD', 'T40', 'T40'], ['T4_1', 'ADD', 'T41', 'T41'], ['T9T0', 'MONTMUL', 'T00', 'T4_0'], ['T9T1', 'MONTMUL', 'T01', 'T4_1'], ['T9T2', 'ADD', 'T00', 'T01'], ['T9T3', 'ADD', 'T4_0', 'T4_1'], ['T9T4', 'MONTMUL', 'T9T2', 'T9T3'], ['T9T5', 'ADD', 'T9T0', 'T9T1'], ['T90', 'SUB', 'T9T0', 'T9T1'], ['T91', 'SUB', 'T9T4', 'T9T5'], ['T9_0', 'ADD', 'T90', 'T90'], ['T9_1', 'ADD', 'T91', 'T91'], ['NEW_TZ0', 'ADD', 'T9_0', 'T9_0'], ['NEW_TZ1', 'ADD', 'T9_1', 'T9_1'], ['C000', 'SUB', 'T00', 'T1_10'], ['C001', 'SUB', 'T01', 'T1_11'], ['T50', 'ADD', 'T1_10', 'T1_10'], ['T51', 'ADD', 'T1_11', 'T1_11'], ['T70', 'SUB', 'C000', 'T50'], ['T71', 'SUB', 'C001', 'T51'], ['NEW_TXT0', 'MONTMUL', 'T70', 'T2_0'], ['NEW_TXT1', 'MONTMUL', 'T71', 'T2_1'], ['NEW_TXT2', 'ADD', 'T70', 'T71'], ['NEW_TXT3', 'ADD', 'T2_0', 'T2_1'], ['NEW_TXT4', 'MONTMUL', 'NEW_TXT2', 'NEW_TXT3'], ['NEW_TXT5', 'ADD', 'NEW_TXT0', 'NEW_TXT1'], ['NEW_TX0', 'SUB', 'NEW_TXT0', 'NEW_TXT1'], ['NEW_TX1', 'SUB', 'NEW_TXT4', 'NEW_TXT5'], ['T80', 'ADD', 'T00', 'C000'], ['T81', 'ADD', 'T01', 'C001'], ['B30', 'ADD', 'T50', 'T1_10'], ['B31', 'ADD', 'T51', 'T1_11'], ['T8_T0', 'MONTMUL', 'B30', 'T80'], ['T8_T1', 'MONTMUL', 'B31', 'T81'], ['T8_T2', 'ADD', 'B30', 'B31'], ['T8_T3', 'ADD', 'T80', 'T81'], ['T8_T4', 'MONTMUL', 'T8_T2', 'T8_T3'], ['T8_T5', 'ADD', 'T8_T0', 'T8_T1'], ['T8_0', 'SUB', 'T8_T0', 'T8_T1'], ['T8_1', 'SUB', 'T8_T4', 'T8_T5'], ['T0_T0', 'ADD', 'T00', 'T01'], ['T0_T1', 'SUB', 'T00', 'T01'], ['T0_T2', 'MONTMUL', 'T00', 'T01'], ['T0_0', 'MONTMUL', 'T0_T0', 'T0_T1'], ['T0_1', 'ADD', 'T0_T2', 'T0_T2'], ['NEW_TY0', 'ADD', 'T8_0', 'T0_0'], ['NEW_TY1', 'ADD', 'T8_1', 'T0_1'], ['C010', 'MONTMUL', 'T4_0', 'PY'], ['C011', 'MONTMUL', 'T4_1', 'PY'], ['C200', 'MONTMUL', 'T3_0', 'PX_'], ['C201', 'MONTMUL', 'T3_1', 'PX_']]
mem_table = {'T0T0_mem0': 'TY0', 'T0T0_mem1': 'TY1', 'T0T1_mem0': 'TY0', 'T0T1_mem1': 'TY1', 'T0T2_mem0': 'TY0', 'T0T2_mem1': 'TY1', 'T1T0_mem0': 'TZ0', 'T1T0_mem1': 'TZ1', 'T1T1_mem0': 'TZ0', 'T1T1_mem1': 'TZ1', 'T1T2_mem0': 'TZ0', 'T1T2_mem1': 'TZ1', 'T1_T2_mem0': 'B20', 'T1_T2_mem1': 'B21', 'T2T0_mem0': 'TX0', 'T2T0_mem1': 'TY0', 'T2T1_mem0': 'TX1', 'T2T1_mem1': 'TY1', 'T2T2_mem0': 'TX0', 'T2T2_mem1': 'TX1', 'T2T3_mem0': 'TY0', 'T2T3_mem1': 'TY1', 'T3T0_mem0': 'TX0', 'T3T0_mem1': 'TX1', 'T3T1_mem0': 'TX0', 'T3T1_mem1': 'TX1', 'T3T2_mem0': 'TX0', 'T3T2_mem1': 'TX1', 'T4T0_mem0': 'TY0', 'T4T0_mem1': 'TZ0', 'T4T1_mem0': 'TY1', 'T4T1_mem1': 'TZ1', 'T4T2_mem0': 'TY0', 'T4T2_mem1': 'TY1', 'T4T3_mem0': 'TZ0', 'T4T3_mem1': 'TZ1', 'T00_mem0': 'T0T0', 'T00_mem1': 'T0T1', 'T01_mem0': 'T0T2', 'T10_mem0': 'T1T0', 'T10_mem1': 'T1T1', 'T11_mem0': 'T1T2', 'T2T4_mem0': 'T2T2', 'T2T4_mem1': 'T2T3', 'T2T5_mem0': 'T2T0', 'T2T5_mem1': 'T2T1', 'T20_mem0': 'T2T0', 'T20_mem1': 'T2T1', 'T30_mem0': 'T3T0', 'T30_mem1': 'T3T1', 'T31_mem0': 'T3T2', 'T4T4_mem0': 'T4T2', 'T4T4_mem1': 'T4T3', 'T4T5_mem0': 'T4T0', 'T4T5_mem1': 'T4T1', 'T40_mem0': 'T4T0', 'T40_mem1': 'T4T1', 'T1_T0_mem0': 'B20', 'T1_T0_mem1': 'T10', 'T1_T1_mem0': 'B21', 'T1_T1_mem1': 'T11', 'T1_T3_mem0': 'T10', 'T1_T3_mem1': 'T11', 'T21_mem0': 'T2T4', 'T21_mem1': 'T2T5', 'T2_0_mem0': 'T20', 'T60_mem0': 'T30', 'T61_mem0': 'T31', 'T41_mem0': 'T4T4', 'T41_mem1': 'T4T5', 'T4_0_mem0': 'T40', 'T9T2_mem0': 'T00', 'T9T2_mem1': 'T01', 'T0_T0_mem0': 'T00', 'T0_T0_mem1': 'T01', 'T0_T1_mem0': 'T00', 'T0_T1_mem1': 'T01', 'T0_T2_mem0': 'T00', 'T0_T2_mem1': 'T01', 'T1_T4_mem0': 'T1_T2', 'T1_T4_mem1': 'T1_T3', 'T1_T5_mem0': 'T1_T0', 'T1_T5_mem1': 'T1_T1', 'T1_0_mem0': 'T1_T0', 'T1_0_mem1': 'T1_T1', 'T2_1_mem0': 'T21', 'T3_0_mem0': 'T60', 'T3_0_mem1': 'T30', 'T3_1_mem0': 'T61', 'T3_1_mem1': 'T31', 'T4_1_mem0': 'T41', 'T9T0_mem0': 'T00', 'T9T0_mem1': 'T4_0', 'T0_0_mem0': 'T0_T0', 'T0_0_mem1': 'T0_T1', 'T0_1_mem0': 'T0_T2', 'T1_1_mem0': 'T1_T4', 'T1_1_mem1': 'T1_T5', 'B_0_mem0': 'T1_0', 'T9T1_mem0': 'T01', 'T9T1_mem1': 'T4_1', 'T9T3_mem0': 'T4_0', 'T9T3_mem1': 'T4_1', 'NEW_TXT3_mem0': 'T2_0', 'NEW_TXT3_mem1': 'T2_1', 'B_1_mem0': 'T1_1', 'T1_10_mem0': 'B_0', 'T1_10_mem1': 'T1_0', 'T9T4_mem0': 'T9T2', 'T9T4_mem1': 'T9T3', 'T9T5_mem0': 'T9T0', 'T9T5_mem1': 'T9T1', 'T90_mem0': 'T9T0', 'T90_mem1': 'T9T1', 'T1_11_mem0': 'B_1', 'T1_11_mem1': 'T1_1', 'T91_mem0': 'T9T4', 'T91_mem1': 'T9T5', 'T9_0_mem0': 'T90', 'C000_mem0': 'T00', 'C000_mem1': 'T1_10', 'T50_mem0': 'T1_10', 'T9_1_mem0': 'T91', 'C001_mem0': 'T01', 'C001_mem1': 'T1_11', 'T51_mem0': 'T1_11', 'T70_mem0': 'C000', 'T70_mem1': 'T50', 'T80_mem0': 'T00', 'T80_mem1': 'C000', 'B30_mem0': 'T50', 'B30_mem1': 'T1_10', 'T71_mem0': 'C001', 'T71_mem1': 'T51', 'NEW_TXT0_mem0': 'T70', 'NEW_TXT0_mem1': 'T2_0', 'T81_mem0': 'T01', 'T81_mem1': 'C001', 'B31_mem0': 'T51', 'B31_mem1': 'T1_11', 'T8_T0_mem0': 'B30', 'T8_T0_mem1': 'T80', 'NEW_TXT1_mem0': 'T71', 'NEW_TXT1_mem1': 'T2_1', 'NEW_TXT2_mem0': 'T70', 'NEW_TXT2_mem1': 'T71', 'T8_T1_mem0': 'B31', 'T8_T1_mem1': 'T81', 'T8_T2_mem0': 'B30', 'T8_T2_mem1': 'B31', 'T8_T3_mem0': 'T80', 'T8_T3_mem1': 'T81', 'NEW_TXT4_mem0': 'NEW_TXT2', 'NEW_TXT4_mem1': 'NEW_TXT3', 'NEW_TXT5_mem0': 'NEW_TXT0', 'NEW_TXT5_mem1': 'NEW_TXT1', 'T8_T4_mem0': 'T8_T2', 'T8_T4_mem1': 'T8_T3', 'T8_T5_mem0': 'T8_T0', 'T8_T5_mem1': 'T8_T1', 'T8_0_mem0': 'T8_T0', 'T8_0_mem1': 'T8_T1', 'T8_1_mem0': 'T8_T4', 'T8_1_mem1': 'T8_T5', 'C010_mem0': 'T4_0', 'C010_mem1': 'PY', 'C011_mem0': 'T4_1', 'C011_mem1': 'PY', 'C200_mem0': 'T3_0', 'C200_mem1': 'PX_', 'C201_mem0': 'T3_1', 'C201_mem1': 'PX_', 'NEW_TZ0_mem0': 'T9_0', 'NEW_TZ1_mem0': 'T9_1', 'NEW_TX0_mem0': 'NEW_TXT0', 'NEW_TX0_mem1': 'NEW_TXT1', 'NEW_TX1_mem0': 'NEW_TXT4', 'NEW_TX1_mem1': 'NEW_TXT5', 'NEW_TY0_mem0': 'T8_0', 'NEW_TY0_mem1': 'T0_0', 'NEW_TY1_mem0': 'T8_1', 'NEW_TY1_mem1': 'T0_1'}
