=====
SETUP
5.709
5.182
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/uart_rx_valid_Z_s2
3.838
4.393
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.182
=====
SETUP
6.116
4.775
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_1_s0
4.775
=====
SETUP
6.116
4.775
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_2_s0
4.775
=====
SETUP
6.116
4.775
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_3_s0
4.775
=====
SETUP
6.116
4.775
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_4_s0
4.775
=====
SETUP
6.116
4.775
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_5_s0
4.775
=====
SETUP
6.116
4.775
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_6_s0
4.775
=====
SETUP
6.129
4.762
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/bit_counter_2_s0
4.762
=====
SETUP
6.129
4.762
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/bit_counter_3_s0
4.762
=====
SETUP
6.129
4.762
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_6_s0
4.762
=====
SETUP
6.129
4.762
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_7_s0
4.762
=====
SETUP
6.140
4.751
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_7_s0
4.751
=====
SETUP
6.140
4.751
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_8_s0
4.751
=====
SETUP
6.140
4.751
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_9_s0
4.751
=====
SETUP
6.140
4.751
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_10_s0
4.751
=====
SETUP
6.140
4.751
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_11_s0
4.751
=====
SETUP
6.140
4.751
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/n63_s7
2.874
3.429
rx/n476_s0
3.838
4.408
rx/cycle_counter_12_s0
4.751
=====
SETUP
6.140
4.750
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/bit_counter_1_s0
4.750
=====
SETUP
6.251
4.639
10.891
clk_ibuf
0.000
0.683
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5
0.926
1.158
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n112_s2
1.831
2.380
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n110_s2
2.384
2.954
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s4
3.132
3.503
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s3
3.925
4.495
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1
4.639
=====
SETUP
6.251
4.639
10.891
clk_ibuf
0.000
0.683
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5
0.926
1.158
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n112_s2
1.831
2.380
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n110_s2
2.384
2.954
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s4
3.132
3.503
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s3
3.925
4.495
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1
4.639
=====
SETUP
6.312
4.579
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_0_s0
4.579
=====
SETUP
6.312
4.579
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_1_s0
4.579
=====
SETUP
6.312
4.579
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_2_s0
4.579
=====
SETUP
6.312
4.579
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_3_s0
4.579
=====
SETUP
6.312
4.579
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_12_s0
0.926
1.158
rx/n63_s10
1.407
1.956
rx/n63_s9
2.129
2.699
rx/uart_rx_valid_Z_s0
2.874
3.429
rx/n93_s2
3.851
4.421
rx/recieved_data_4_s0
4.579
=====
HOLD
-0.437
1.525
1.962
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
0.860
1.061
gw_gao_inst_0/u_ao_top/n652_s1
1.181
1.525
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
1.525
=====
HOLD
0.333
1.311
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.333
1.311
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.347
1.325
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.325
=====
HOLD
0.347
1.325
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s5
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.325
=====
HOLD
0.359
2.393
2.034
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/address_counter_3_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
2.393
=====
HOLD
0.359
2.393
2.034
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/address_counter_2_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
2.393
=====
HOLD
0.376
1.485
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_0_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.485
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
servo/clk_count_8_s0
0.860
1.062
servo/n155_s
1.064
1.296
servo/clk_count_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
servo/clk_count_14_s0
0.860
1.062
servo/n149_s
1.064
1.296
servo/clk_count_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
servo/clk_count_18_s0
0.860
1.062
servo/n145_s
1.064
1.296
servo/clk_count_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_0_s1
0.860
1.062
rx/n321_s3
1.064
1.296
rx/cycle_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_3_s0
0.860
1.062
rx/n318_s
1.064
1.296
rx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_9_s0
0.860
1.062
rx/n312_s
1.064
1.296
rx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/bit_counter_3_s0
0.860
1.062
rx/n262_s0
1.064
1.296
rx/bit_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/txd_reg_s3
0.860
1.062
tx/n361_s4
1.064
1.296
tx/txd_reg_s3
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/bit_counter_1_s1
0.860
1.062
tx/n231_s2
1.064
1.296
tx/bit_counter_1_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_3_s0
0.860
1.062
tx/n286_s
1.064
1.296
tx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_7_s0
0.860
1.062
tx/n282_s
1.064
1.296
tx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_9_s0
0.860
1.062
tx/n280_s
1.064
1.296
tx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/bit_counter_3_s0
0.860
1.062
tx/n229_s0
1.064
1.296
tx/bit_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_data_3_s2
0.860
1.062
n22_s3
1.064
1.296
uart_tx_data_3_s2
1.296
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/bit_count_3_s1
1.916
2.118
gw_gao_inst_0/u_ao_top/n338_s2
2.121
2.353
gw_gao_inst_0/u_ao_top/bit_count_3_s1
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_3_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_3_s2
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_3_s0
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_7_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_7_s1
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_7_s0
2.353
