<stg><name>updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %transposed_0_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %transposed_0_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %transposed_0_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_10"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %transposed_0_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_11"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %transposed_0_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %transposed_0_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %transposed_0_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %transposed_0_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="transposed_0_15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln44 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_45_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_45_2.i:1 %icmp_ln44 = icmp_eq  i4 %i_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_45_2.i:2 %i_4 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i:3 %br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_45_2.i.split, void %_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_45_2.i.split:0 %zext_ln44 = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_45_2.i.split:1 %trunc_ln44 = trunc i4 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_45_2.i.split:5 %input_0_addr = getelementptr i24 %input_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_45_2.i.split:6 %input_0_load = load i3 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i.split:8 %switch_ln46 = switch i3 %trunc_ln44, void %call7.0.0.0.i25.case.7, i3 0, void %VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge, i3 1, void %VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge4, i3 2, void %call7.0.0.0.i25.case.2, i3 3, void %call7.0.0.0.i25.case.3, i3 4, void %call7.0.0.0.i25.case.4, i3 5, void %call7.0.0.0.i25.case.5, i3 6, void %call7.0.0.0.i25.case.6

]]></Node>
<StgValue><ssdm name="switch_ln46"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
call7.0.0.0.i25.exit:0 %store_ln44 = store i4 %i_4, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.exit:1 %br_ln44 = br void %VITIS_LOOP_45_2.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:0 %transposed_0_8_load = load i25 %transposed_0_8

]]></Node>
<StgValue><ssdm name="transposed_0_8_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:1 %transposed_0_9_load = load i25 %transposed_0_9

]]></Node>
<StgValue><ssdm name="transposed_0_9_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:2 %transposed_0_10_load = load i25 %transposed_0_10

]]></Node>
<StgValue><ssdm name="transposed_0_10_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:3 %transposed_0_11_load = load i25 %transposed_0_11

]]></Node>
<StgValue><ssdm name="transposed_0_11_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:4 %transposed_0_12_load = load i25 %transposed_0_12

]]></Node>
<StgValue><ssdm name="transposed_0_12_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:5 %transposed_0_13_load = load i25 %transposed_0_13

]]></Node>
<StgValue><ssdm name="transposed_0_13_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:6 %transposed_0_14_load = load i25 %transposed_0_14

]]></Node>
<StgValue><ssdm name="transposed_0_14_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:7 %transposed_0_15_load = load i25 %transposed_0_15

]]></Node>
<StgValue><ssdm name="transposed_0_15_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_15_out, i25 %transposed_0_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_14_out, i25 %transposed_0_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_13_out, i25 %transposed_0_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_12_out, i25 %transposed_0_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_11_out, i25 %transposed_0_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_10_out, i25 %transposed_0_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_9_out, i25 %transposed_0_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_8_out, i25 %transposed_0_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_45_2.i.split:3 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i.split:4 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_45_2.i.split:6 %input_0_load = load i3 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_45_2.i.split:7 %zext_ln46 = zext i24 %input_0_load

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
call7.0.0.0.i25.case.6:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_8

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.case.6:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
call7.0.0.0.i25.case.5:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_9

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.case.5:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
call7.0.0.0.i25.case.4:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_10

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.case.4:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
call7.0.0.0.i25.case.3:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_11

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.case.3:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
call7.0.0.0.i25.case.2:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_12

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.case.2:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge4:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_13

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge4:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_14

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
call7.0.0.0.i25.case.7:0 %store_ln46 = store i25 %zext_ln46, i25 %transposed_0_15

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln44" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
call7.0.0.0.i25.case.7:1 %br_ln46 = br void %call7.0.0.0.i25.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
