# This repo contains Verilog introductory exercises. Nothing fancy, but worth keeping.

