sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/GitHub/FPGA/data_selector.vf,-w,D:/GitHub/FPGA/data_selector.sch
