OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels -distance_between_buffers 60
[INFO CTS-0050] Root buffer is BUFx8_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx16f_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx10_ASAP7_75t_R
                    BUFx16f_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx16f_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 11620.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 1120 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 10381.
[INFO CTS-0047]     Number of keys in characterization LUT: 331.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clock" found for clock "clock".
[INFO CTS-0010]  Clock net "clock" has 257 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 257.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 13.
[INFO CTS-0024]  Normalized sink region: [(3.79185, 7.36), (30.1146, 22.8739)].
[INFO CTS-0025]     Width:  26.3228.
[INFO CTS-0026]     Height: 15.5139.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 7
    Sub-region size: 13.1614 X 15.5139
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 91 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 13.
[INFO CTS-0018]     Created 16 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 16 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 11:1, 12:1, 16:1, 17:1, 18:1, 19:2, 20:1, 23:2, 25:1, 27:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 257
[INFO CTS-0100]  Leaf buffers 13
[INFO CTS-0101]  Average sink wire length 53.18 um
[INFO CTS-0102]  Path depth 3 - 3
[WARNING STA-0357] virtual clock clock_vir can not be propagated.
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 164 u^2 10% utilization.
[INFO RSZ-0058] Using max wire length 162um.
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 164 u^2 10% utilization.
Placement Analysis
---------------------------------
total displacement          8.1 u
average displacement        0.0 u
max displacement            1.3 u
original HPWL           11745.5 u
legalized HPWL          12004.1 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0094] Found 265 endpoints with setup violations.
[INFO RSZ-0040] Inserted 1 buffers.
[INFO RSZ-0041] Resized 55 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         12.0 u
average displacement        0.0 u
max displacement            1.1 u
original HPWL           11998.6 u
legalized HPWL          12013.3 u
delta HPWL                    0 %

Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 166 u^2 10% utilization.
Elapsed time: 0:02.31[h:]min:sec. CPU time: user 2.25 sys 0.05 (99%). Peak memory: 213456KB.
