<root><simulation><result_generated_time />2023-05-12 16:48:20<layer><layer_spec />{'B': 1, 'K': 96, 'C': 576, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />60/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [96, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 3), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 3)], [('C', 32)]], [], []]<O />[[[('C', 3)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('K', 4), ('OX', 2), ('OY', 14)], [('C', 3), ('K', 3)], []]<I />[[('OX', 7), ('C', 2), ('K', 4), ('OX', 2)], [('OY', 14), ('C', 3), ('K', 3)], []]<O />[[('OX', 7), ('C', 2)], [('K', 4), ('OX', 2), ('OY', 14), ('C', 3), ('K', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [8.0, 4.0, 3.0, 1.0], 'O': [96.0, 2, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 442368, 442368], 'I': [224, 903168, 903168], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.44, 0.03, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.04, 0.0], 'I': [0.44, 0.04, 0.0], 'O': [0.11, 0.04, 0.0]}<effective_mem_size_bit />{'W': [64, 147456, 442368], 'I': [224, 903168, 903168], 'O': [56, 50176, 150528], 'O_partial': [56, 50176, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 96, 1, 1], 'O': [768, 8, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [96, 96, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1548288, 55296], [55296, 55296], [55296, 0]]<I />[[1354752, 338688], [338688, 112896], [112896, 0]]<O />[[(94080, 112896), (56448, 37632)], [(37632, 56448), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(94080, 112896), (56448, 37632)], [(37632, 56448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[193536, 6912], [864, 864], [216, 0]]<I />[[169344, 42336], [5292, 1764], [441, 0]]<O />[[(11760, 14112), (7056, 4704)], [(588, 882), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([11760, 14112], [7056, 4704]), ([588, 882], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3612672</mac_count></basic_info><energy><total_energy />23874729.6<mem_energy_breakdown><W />[67.6, 171.2, 287.7]<I />[72.3, 721.0, 587.3]<O />[13.2, 174.8, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />180633.6<total />23872536.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6307<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.8409<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />16782<latency_cycle_without_data_loading />14112<ideal_computing_cycle />14112<data_loading><load_cycle_total />2670<load_cycle_individual />{'W': [96, 864, 0], 'I': [42, 1764, 0]}<load_cycle_combined />{'W': 864, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-14111], [-12536, -11776], [-14112, -14112]], 'I': [[-14111], [-13500, -8750], [-14112, -14112]], 'O': [[-14112], [-13104, -13104], [-13818, -14038]]}<mem_stall_cycle_shared />{'W': [[-14111], [-12536, 0], [0, 0]], 'I': [[-14111], [-13500, 0], [0, 0]], 'O': [[-14112], [-13104, -13104], [-13818, -14038]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 442368, 442368], 'I': [224, 903168, 903168], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [49152, 442368, 442368], 'I': [21504, 903168, 903168], 'O': [448, 150528, 150528]}<loop_cycles_each_level />{'W': [1568, 14112, 14112], 'I': [112, 14112, 14112], 'O': [14, 14112, 14112]}<top_ir_loop_size />{'W': [28, 1, 1], 'I': [1, 3, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [31.3, 31.3], [31.3, 31.3]], 'I': [[8.0, 2.0], [192.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 4.0], [32.0, 10.7], [10.7, 10.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [877.7, 31.3], [31.3, 31.3]], 'I': [[8.0, 2.0], [192.0, 192.0], [192.0, 64.0]], 'O': [[8.0, 8.0], [64.0, 10.7], [10.7, 10.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [31.3, 31.3], [31.3, 0]], 'I': [[8.0, 2.0], [192.0, 64.0], [64.0, 0]], 'O': [[8.0, 4.0], [32.0, 10.7], [10.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [266.0, 127.3], [95.3, 10.7]], 'I': [[8.0, 2.0], [266.0, 127.3], [95.3, 10.7]], 'O': [[8.0, 4.0], [266.0, 127.3], [95.3, 10.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14112], [1568, 1568, 9], [14112, 14112, 1]], 'I': [[1, 1, 14112], [112, 112, 126], [14112, 14112, 1]], 'O': [[1, 1, 14112], [14, 14, 1008], [14112, 14112, 1]]}<trans_time_real />{'W': [[0, 1, 14112], [[1, 1568, 9], [96, 1568, 9]], [[864, 14112, 1], [216, 14112, 1]]], 'I': [[0, 1, 14112], [[4, 112, 126], [42, 112, 126]], [[1764, 14112, 1], [441, 14112, 1]]], 'O': [[0, 1, 14112], [[1, 14, 1008], [1, 14, 1008]], [[294, 14112, 1], [74, 14112, 1]]]}<single_stall_cycle />{'W': [[-1], [-1567, -1472], [-13248, -13896]], 'I': [[-1], [-108, -70], [-12348, -13671]], 'O': [[-1], [-13, -13], [-13818, -14038]]}<single_stall_count />{'W': [14111, 8, 0], 'I': [14111, 125, 0], 'O': [14112, 1008, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [768, 0], 'I': [5250, 0], 'O': [1008, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7086, -14112], [-13104, -13818]], 1: [[-14112, -14112], [-13818, -14112]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />4</simulation></root>