
---------- Begin Simulation Statistics ----------
final_tick                               346728688623000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16039462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 964816                       # Number of bytes of host memory used
host_op_rate                                 29616451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.46                       # Real time elapsed on the host
host_tick_rate                            17674805393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7320537                       # Number of instructions simulated
sim_ops                                      13519747                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008069                       # Number of seconds simulated
sim_ticks                                  8068734000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   1597548707500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               144000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              366000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              498000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               72000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                  210                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 210                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  78                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 78                       # Transaction distribution
system.iobus.trans_dist::MessageReq                72                       # Transaction distribution
system.iobus.trans_dist::MessageResp               72                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55484.01                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29021.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    111822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10271.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1026.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         8.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    110869438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110869438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        43625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker        87250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    110869438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     16479537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127479850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        43625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker        87250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    110869438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     27543974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138544287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11064437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11064437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        15209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    548.774015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   346.658952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.028154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3302     21.71%     21.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2022     13.29%     35.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1219      8.01%     43.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          940      6.18%     49.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          946      6.22%     55.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          516      3.39%     58.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          599      3.94%     62.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          493      3.24%     65.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5172     34.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15209                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                8278976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1028601                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  208128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                89276                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       894576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        894576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       894576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       132969                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1028601                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        89276                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           89276                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       111822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        20657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     35875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     40954.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28174.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28972.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       894576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       115549                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 40650.739013084334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 80309.996586825146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 110869437.510271131992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 14320586.104338055477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      1578500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      3604000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3150518250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    598476250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        12814                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14942902.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         6676                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 827391.261132167769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 191478358250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 11768                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           65                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              273520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                975                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           65                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       111822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        20657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        12814                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12814                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004623611750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1826.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1134.363566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2451.435563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            10     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           23     35.38%     50.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           14     21.54%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            6      9.23%     81.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      3.08%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      3.08%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      3.08%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      1.54%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      1.54%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      1.54%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      3.08%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      1.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            65                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  129347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    132611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1887                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   345                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  4246                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                126133                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      132611                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.42                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   114384                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  646795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8068762000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3754177000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1328695750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            65                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  613                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  334                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 1734                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                10133                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12814                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.63                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     812                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            870095880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 56927220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2517244260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            592.465206                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      9732500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     269100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      5057000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    593130500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1673178500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5518566250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             16554720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 30249945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       227766720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               411114060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         636152400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     9278160.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4780444155                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           6116448250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                4437000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1033723500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 51722160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2233395090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            600.026168                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     19602000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     266240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     92234750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    744888250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2051363250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4894519250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             27642720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 27483390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       286034400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               513101820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         629391360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         37726020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4841451540                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5731612000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 991800                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       223644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       223644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        66942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        67546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 291598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       894576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       894576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       222245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       222589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1118509                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              366000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               28000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              144000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           158239500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          254332750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy           60738750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             214000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             108500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            145799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  145799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              145799                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              132805                       # Transaction distribution
system.membus.trans_dist::ReadResp             132805                       # Transaction distribution
system.membus.trans_dist::WriteReq              12906                       # Transaction distribution
system.membus.trans_dist::WriteResp             12906                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                16                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               16                       # Transaction distribution
system.membus.trans_dist::MessageReq               72                       # Transaction distribution
system.membus.trans_dist::MessageResp              72                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     17608                       # Number of branches fetched
system.switch_cpus.committedInsts               85299                       # Number of instructions committed
system.switch_cpus.committedOps                168438                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               20667                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     9                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               12830                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 346728688623000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              111844                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    22                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 16138076                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           16138076                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        84664                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        54011                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        10780                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           6878                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  6878                       # number of float instructions
system.switch_cpus.num_fp_register_reads        10016                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         5073                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                4724                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        163198                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               163198                       # number of integer instructions
system.switch_cpus.num_int_register_reads       323944                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       133433                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               20860                       # Number of load instructions
system.switch_cpus.num_mem_refs                 33764                       # number of memory refs
system.switch_cpus.num_store_insts              12904                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           781      0.46%      0.46% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            128852     76.50%     76.96% # Class of executed instruction
system.switch_cpus.op_class::IntMult              110      0.07%     77.02% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               868      0.52%     77.54% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             112      0.07%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     77.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1090      0.65%     78.25% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     78.25% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               66      0.04%     78.29% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1053      0.63%     78.92% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     78.92% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     78.92% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     78.92% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     78.92% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     78.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd          586      0.35%     79.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     79.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     79.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          715      0.42%     79.69% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            3      0.00%     79.69% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     79.69% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          343      0.20%     79.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     79.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt          100      0.06%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     79.96% # Class of executed instruction
system.switch_cpus.op_class::MemRead            19360     11.49%     91.45% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           12353      7.33%     98.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1500      0.89%     99.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          551      0.33%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             168443                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 646305439000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               437212074501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 976080                       # Number of bytes of host memory used
host_op_rate                                   420702                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.80                       # Real time elapsed on the host
host_tick_rate                           315516376095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    56777629                       # Number of instructions simulated
sim_ops                                     120659186                       # Number of ops (including micro ops) simulated
sim_seconds                                 90.491455                       # Number of seconds simulated
sim_ticks                                90491454612000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   92080934585500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         1318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iobridge.slave        30906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        30906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1153                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iobridge.slave       986472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       986472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   988369                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               372000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              834000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            39797961                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               722000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1732000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy            77130000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              186000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                16089                       # Transaction distribution
system.iobus.trans_dist::ReadResp               16089                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 460                       # Transaction distribution
system.iobus.trans_dist::WriteResp                460                       # Transaction distribution
system.iobus.trans_dist::MessageReq               186                       # Transaction distribution
system.iobus.trans_dist::MessageResp              186                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     976844.43                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                30688.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.pc.south_bridge.ide::samples     15453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples      3409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples      2179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples  65603093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  15545804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11938.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        56.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.12                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5799716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5799716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pc.south_bridge.ide        10901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker          198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5799716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      1318826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7129954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.pc.south_bridge.ide        10901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker          198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5799716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      2128750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7939878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data       809924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               809924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples     12623850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    411.512971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.678101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.878637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4033466     31.95%     31.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2208760     17.50%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1175530      9.31%     58.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       863634      6.84%     65.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       587331      4.65%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       442775      3.51%     73.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       326229      2.58%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       334134      2.65%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2651991     21.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12623850                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM             5123192192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               645199884                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ               163540096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71683648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             73291216                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    524824736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     524824736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.pc.south_bridge.ide       986472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker        28256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker        17920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst    524824736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    119342492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          645199876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data     73291216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73291216                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.pc.south_bridge.ide        15453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker         3532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker         2240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst     65603093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     16980874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.pc.south_bridge.ide     53870.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     43868.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     42916.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29148.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31992.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.pc.south_bridge.ide       986472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker        27272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker        17432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    524824744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    102753423                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.pc.south_bridge.ide 10901.272437598596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 301.376523528482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 192.636974118088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5799716.075405018404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1135504.158271912253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.pc.south_bridge.ide    832459168                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker    154942500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker     96132250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 1912233429992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 543259521806                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data     10031314                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data 244334598.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data      7582568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 83793.193871308176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 2450997074616250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts               8911254                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        69999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState           171407991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1051000                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        69999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.pc.south_bridge.ide        15453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker         3532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker         2240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst     65603092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     16980874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            82605191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data     10031314                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10031314                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    84.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0          12015863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8152837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            526616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4815948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          14493325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2922611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4691159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3870474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3302823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3136929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5304306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2043790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           607149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4909986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6549043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2707019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            262645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            107790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1113                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.991718476750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        69999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1143.579365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.020567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        32915     47.02%     47.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        35919     51.31%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         1036      1.48%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           58      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           21      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           12      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            9      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                80033383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                  82605192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                350828                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                173207                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2               3252322                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              78813427                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15408                       # Read request sizes (log2)
system.mem_ctrls.readReqs                    82605192                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 84.46                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                 67606454                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                2555314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat               400249390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  90491454695000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            2456576485716                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 955641273216                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        69999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.058667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            69973     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                 10031314                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0               321250                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1               170119                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               922456                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3              8617489                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                   10031314                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.89                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  939639                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         776660592510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy              66851505840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1559861181480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            262.779217                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9602855250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  180273080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 85086398538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 247092132500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1547674085040                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 3420413951960                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          13018857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy              35532414225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     94908360000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy            367630339020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         426165561120.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     20433544465860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           23779273609995                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         88753904011710                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             5089442580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         440835575790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy              23282826000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    1536850855470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            259.347909                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  23028060880                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  173427280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 85279040572000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 831413052750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  813988258659                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 3370557501211                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          16776778560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy              12375107910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    319263031200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy            203926375380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         409982089920.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     20504590301700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           23468769536190                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         89481011095711                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              757254960                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port        30906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total        30906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port    131206185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total    131206185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave         2192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio        45364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port     54024376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total     54071932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port         4480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         4480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port         7064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total         7064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              185320939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port       986472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total       986472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port    524824736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total    524824736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave         1153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio        90728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port    192633708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total    192725589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port        17920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total        17920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port        28256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        28256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               718583717                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1556000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            45364000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              372000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy        102667837945                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             186000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           78007352                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       149772991758                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy        49653010176                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy            5647750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy            8869500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          92660470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                92660470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            92660470                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq            82602971                       # Transaction distribution
system.membus.trans_dist::ReadResp           82602970                       # Transaction distribution
system.membus.trans_dist::WriteReq           10054456                       # Transaction distribution
system.membus.trans_dist::WriteResp          10054456                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              2857                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             2857                       # Transaction distribution
system.membus.trans_dist::MessageReq              186                       # Transaction distribution
system.membus.trans_dist::MessageResp             186                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes       986112                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages          237                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs          250                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                  10303219                       # Number of branches fetched
system.switch_cpus.committedInsts            49542391                       # Number of instructions committed
system.switch_cpus.committedOps             107307877                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses            16981625                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   740                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            10054210                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   153                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.943139                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 437212074501000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            65603654                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   561                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.056861                       # Percentage of non-idle cycles
system.switch_cpus.numCycles             180982909832                       # number of cpu cycles simulated
system.switch_cpus.numPwrStateTransitions        45172                       # Number of power state transitions
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       10290923486.573557                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     47466527                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     31567906                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      5466846                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           6878                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  6878                       # number of float instructions
system.switch_cpus.num_fp_register_reads        10016                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         5073                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             3777925                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       170691986345.426453                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     106550749                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            106550749                       # number of integer instructions
system.switch_cpus.num_int_register_reads    214325054                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     87015913                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            16981518                       # Number of load instructions
system.switch_cpus.num_mem_refs              27035902                       # number of memory refs
system.switch_cpus.num_store_insts           10054384                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        613148      0.57%      0.57% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          79282415     73.88%     74.45% # Class of executed instruction
system.switch_cpus.op_class::IntMult           391143      0.36%     74.82% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             26530      0.02%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             112      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1090      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               66      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1053      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd          586      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          715      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            3      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          343      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt          100      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead         16934845     15.78%     90.63% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        10053833      9.37%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1500      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          551      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          107308033                       # Class of executed instruction
system.switch_cpus.pwrStateClkGateDist::samples        22586                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean 3778712161.781635                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 67097016.505948                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10        22586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value    787426000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value   3812531000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total        22586                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON 5783698431000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED 85345992886000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
