<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   1951, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  22483, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   8749, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   8551, user inline pragmas are applied</column>
            <column name="">(4) simplification,   8514, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 229431 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  12782, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  12782, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  12782, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  12448, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  12412, loop and instruction simplification</column>
            <column name="">(2) parallelization,  12412, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  12412, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  12412, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  15216, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  15890, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="ResMLP.cpp:441" col2="1951" col3="8514" col4="12448" col5="12412" col6="15890">
                    <row id="13" col0="node13" col1="ResMLP.cpp:420" col2="63" col3="547" col4="395" col5="395" col6="658"/>
                    <row id="6" col0="node12" col1="ResMLP.cpp:372" col2="176" col3="1639" col4="2022" col5="2022" col6="2472"/>
                    <row id="14" col0="node11" col1="ResMLP.cpp:347" col2="85" col3="171" col4="107" col5="107" col6="258"/>
                    <row id="5" col0="node10" col1="ResMLP.cpp:326" col2="74" col3="107" col4="75" col5="75" col6="178"/>
                    <row id="11" col0="node9" col1="ResMLP.cpp:305" col2="63" col3="1067" col4="779" col5="779" col6="1298"/>
                    <row id="4" col0="node8" col1="ResMLP.cpp:252" col2="211" col3="3148" col4="3922" col5="3906" col6="4780"/>
                    <row id="2" col0="node7" col1="ResMLP.cpp:223" col2="99" col3="219" col4="155" col5="155" col6="322"/>
                    <row id="12" col0="node6" col1="ResMLP.cpp:202" col2="63" col3="287" col4="203" col5="203" col6="338"/>
                    <row id="10" col0="node5" col1="ResMLP.cpp:149" col2="211" col3="936" col4="1198" col5="1182" col6="1444"/>
                    <row id="1" col0="node4" col1="ResMLP.cpp:126" col2="76" col3="43" col4="31" col5="31" col6="66"/>
                    <row id="3" col0="node3" col1="ResMLP.cpp:106" col2="61" col3="31" col4="23" col5="23" col6="38"/>
                    <row id="9" col0="node2" col1="ResMLP.cpp:56" col2="202" col3="120" col4="148" col5="144" col6="181"/>
                    <row id="8" col0="node1" col1="ResMLP.cpp:35" col2="74" col3="18" col4="16" col5="16" col6="30"/>
                    <row id="7" col0="node0" col1="ResMLP.cpp:17" col2="61" col3="15" col4="14" col5="14" col6="23"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

