{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:12:49 2022 " "Info: Processing started: Thu Jun 09 22:12:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROM.qip " "Warning: Tcl Script File ../ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROM.qip " "Info: set_global_assignment -name QIP_FILE ../ROM.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab4/control_unit/control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch1 " "Info: Found design unit 1: control_unit-arch1" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab3/ram_mem/ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab3/ram_mem/ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_mem-arch1 " "Info: Found design unit 1: RAM_mem-arch1" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/RAM_Mem/RAM_mem.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_mem " "Info: Found entity 1: RAM_mem" {  } { { "../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/RAM_Mem/RAM_mem.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab3/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab3/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Port_io-arch1 " "Info: Found design unit 1: Port_io-arch1" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Port_io " "Info: Found entity 1: Port_io" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/status_reg/status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_reg-arch1 " "Info: Found design unit 1: Status_reg-arch1" {  } { { "../trab2/Status_reg/Status_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Status_reg/Status_reg.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Status_reg " "Info: Found entity 1: Status_reg" {  } { { "../trab2/Status_reg/Status_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Status_reg/Status_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/stack/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/stack/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-arch1 " "Info: Found design unit 1: Stack-arch1" {  } { { "../trab2/Stack/Stack.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Stack/Stack.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "../trab2/Stack/Stack.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Stack/Stack.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/pc_reg/pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/pc_reg/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-arch1 " "Info: Found design unit 1: PC_reg-arch1" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info: Found entity 1: PC_reg" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/fsr_reg/fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/fsr_reg/fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR_reg-arch1 " "Info: Found design unit 1: FSR_reg-arch1" {  } { { "../trab2/FSR_reg/FSR_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR_reg " "Info: Found entity 1: FSR_reg" {  } { { "../trab2/FSR_reg/FSR_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/FSR_reg/FSR_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab1/mux/addr_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab1/mux/addr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_mux-arch " "Info: Found design unit 1: addr_mux-arch" {  } { { "../trab1/mux/addr_mux.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/mux/addr_mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Info: Found entity 1: addr_mux" {  } { { "../trab1/mux/addr_mux.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/mux/addr_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab1/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab1/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Info: Found design unit 1: alu-arch" {  } { { "../trab1/alu/alu.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../trab1/alu/alu.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/alu/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/w_reg/w_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/w_reg/w_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_reg-arch1 " "Info: Found design unit 1: w_reg-arch1" {  } { { "../trab2/w_reg/w_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/w_reg/w_reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 w_reg " "Info: Found entity 1: w_reg" {  } { { "../trab2/w_reg/w_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/w_reg/w_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "main.bdf 1 1 " "Warning: Using design file main.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst\"" {  } { { "main.bdf" "inst" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 1336 1080 1248 1592 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z control_unit.vhd(213) " "Warning (10492): VHDL Process Statement warning at control_unit.vhd(213): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z control_unit.vhd(240) " "Warning (10492): VHDL Process Statement warning at control_unit.vhd(240): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(331) " "Warning (10620): VHDL warning at control_unit.vhd(331): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 331 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(339) " "Warning (10620): VHDL warning at control_unit.vhd(339): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 339 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(347) " "Warning (10620): VHDL warning at control_unit.vhd(347): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 347 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(358) " "Warning (10620): VHDL warning at control_unit.vhd(358): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 358 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(369) " "Warning (10620): VHDL warning at control_unit.vhd(369): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 369 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(383) " "Warning (10620): VHDL warning at control_unit.vhd(383): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 383 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(393) " "Warning (10620): VHDL warning at control_unit.vhd(393): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 393 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(398) " "Warning (10620): VHDL warning at control_unit.vhd(398): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 398 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(414) " "Warning (10620): VHDL warning at control_unit.vhd(414): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 414 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(421) " "Warning (10620): VHDL warning at control_unit.vhd(421): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 421 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(426) " "Warning (10620): VHDL warning at control_unit.vhd(426): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 426 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(437) " "Warning (10620): VHDL warning at control_unit.vhd(437): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 437 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(444) " "Warning (10620): VHDL warning at control_unit.vhd(444): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 444 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(449) " "Warning (10620): VHDL warning at control_unit.vhd(449): comparison between unequal length operands always returns FALSE" {  } { { "../trab4/control_unit/control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 449 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_mem RAM_mem:inst1 " "Info: Elaborating entity \"RAM_mem\" for hierarchy \"RAM_mem:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 448 912 1096 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst8 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -120 592 752 8 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst11 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst11 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst11\"" {  } { { "main.bdf" "" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst11 " "Info: Instantiated megafunction \"BUSMUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "main.bdf" "" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst11\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst11\|lpm_mux:\$00000 BUSMUX:inst11 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst11\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "main.bdf" "" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -136 360 472 -48 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst4 " "Info: Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 1096 488 696 1320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc PC_reg.vhd(124) " "Warning (10492): VHDL Process Statement warning at PC_reg.vhd(124): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextpc_out PC_reg.vhd(121) " "Warning (10631): VHDL Process Statement warning at PC_reg.vhd(121): inferring latch(es) for signal or variable \"nextpc_out\", which holds its previous value in one or more paths through the process" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[0\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[0\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[1\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[1\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[2\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[2\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[3\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[3\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[4\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[4\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[5\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[5\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[6\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[6\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[7\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[7\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[8\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[8\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[9\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[9\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[10\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[10\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[11\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[11\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextpc_out\[12\] PC_reg.vhd(121) " "Info (10041): Inferred latch for \"nextpc_out\[12\]\" at PC_reg.vhd(121)" {  } { { "../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSR_reg FSR_reg:inst3 " "Info: Elaborating entity \"FSR_reg\" for hierarchy \"FSR_reg:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 256 912 1096 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ler FSR_reg.vhd(39) " "Warning (10492): VHDL Process Statement warning at FSR_reg.vhd(39): signal \"ler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../trab2/FSR_reg/FSR_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/FSR_reg/FSR_reg.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_reg Status_reg:inst6 " "Info: Elaborating entity \"Status_reg\" for hierarchy \"Status_reg:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -24 912 1096 232 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port_io Port_io:inst2 " "Info: Elaborating entity \"Port_io\" for hierarchy \"Port_io:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 696 904 1088 856 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_reg Port_io.vhd(46) " "Warning (10036): Verilog HDL or VHDL warning at Port_io.vhd(46): object \"t_reg\" assigned a value but never read" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abus_in Port_io.vhd(69) " "Warning (10492): VHDL Process Statement warning at Port_io.vhd(69): signal \"abus_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port_io Port_io:inst10 " "Info: Elaborating entity \"Port_io\" for hierarchy \"Port_io:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 952 904 1088 1112 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_reg Port_io.vhd(46) " "Warning (10036): Verilog HDL or VHDL warning at Port_io.vhd(46): object \"t_reg\" assigned a value but never read" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abus_in Port_io.vhd(69) " "Warning (10492): VHDL Process Statement warning at Port_io.vhd(69): signal \"abus_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_reg w_reg:inst7 " "Info: Elaborating entity \"w_reg\" for hierarchy \"w_reg:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { -168 912 1064 -40 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_mux addr_mux:inst9 " "Info: Elaborating entity \"addr_mux\" for hierarchy \"addr_mux:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 8 1432 1640 136 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst12 Rom " "Error: Node instance \"inst12\" instantiates undefined entity \"Rom\"" {  } { { "main.bdf" "inst12" { Schematic "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/Topo da hierarquia/main.bdf" { { 1368 760 976 1504 "inst12" "" } } } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Error: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 22:12:51 2022 " "Error: Processing ended: Thu Jun 09 22:12:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
