#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000017c60caca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000017c60d3f340_0 .net "PC", 31 0, L_0000017c60dcaeb0;  1 drivers
v0000017c60d3e440_0 .net "cycles_consumed", 31 0, v0000017c60d3d9a0_0;  1 drivers
v0000017c60d3f660_0 .var "input_clk", 0 0;
v0000017c60d3f7a0_0 .var "rst", 0 0;
S_0000017c60ad9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000017c60caca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000017c60c82180 .functor NOR 1, v0000017c60d3f660_0, v0000017c60d2fef0_0, C4<0>, C4<0>;
L_0000017c60c811c0 .functor AND 1, v0000017c60d14df0_0, v0000017c60d145d0_0, C4<1>, C4<1>;
L_0000017c60c81fc0 .functor AND 1, L_0000017c60c811c0, L_0000017c60d3d4a0, C4<1>, C4<1>;
L_0000017c60c817e0 .functor AND 1, v0000017c60d04750_0, v0000017c60d05dd0_0, C4<1>, C4<1>;
L_0000017c60c80d60 .functor AND 1, L_0000017c60c817e0, L_0000017c60d3dae0, C4<1>, C4<1>;
L_0000017c60c81540 .functor AND 1, v0000017c60d316b0_0, v0000017c60d31f70_0, C4<1>, C4<1>;
L_0000017c60c81d90 .functor AND 1, L_0000017c60c81540, L_0000017c60d3db80, C4<1>, C4<1>;
L_0000017c60c81af0 .functor AND 1, v0000017c60d14df0_0, v0000017c60d145d0_0, C4<1>, C4<1>;
L_0000017c60c812a0 .functor AND 1, L_0000017c60c81af0, L_0000017c60d3fa20, C4<1>, C4<1>;
L_0000017c60c81bd0 .functor AND 1, v0000017c60d04750_0, v0000017c60d05dd0_0, C4<1>, C4<1>;
L_0000017c60c81e00 .functor AND 1, L_0000017c60c81bd0, L_0000017c60d3d5e0, C4<1>, C4<1>;
L_0000017c60c81e70 .functor AND 1, v0000017c60d316b0_0, v0000017c60d31f70_0, C4<1>, C4<1>;
L_0000017c60c82030 .functor AND 1, L_0000017c60c81e70, L_0000017c60d3d7c0, C4<1>, C4<1>;
L_0000017c60d45d60 .functor NOT 1, L_0000017c60c82180, C4<0>, C4<0>, C4<0>;
L_0000017c60d461c0 .functor NOT 1, L_0000017c60c82180, C4<0>, C4<0>, C4<0>;
L_0000017c60dae850 .functor NOT 1, L_0000017c60c82180, C4<0>, C4<0>, C4<0>;
L_0000017c60dafff0 .functor NOT 1, L_0000017c60c82180, C4<0>, C4<0>, C4<0>;
L_0000017c60db0220 .functor NOT 1, L_0000017c60c82180, C4<0>, C4<0>, C4<0>;
L_0000017c60dcaeb0 .functor BUFZ 32, v0000017c60d2ee10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d32c90_0 .net "EX1_ALU_OPER1", 31 0, L_0000017c60d47260;  1 drivers
v0000017c60d32bf0_0 .net "EX1_ALU_OPER2", 31 0, L_0000017c60dae930;  1 drivers
v0000017c60d32d30_0 .net "EX1_PC", 31 0, v0000017c60d13630_0;  1 drivers
v0000017c60d328d0_0 .net "EX1_PFC", 31 0, v0000017c60d12ff0_0;  1 drivers
v0000017c60d32dd0_0 .net "EX1_PFC_to_IF", 31 0, L_0000017c60d42720;  1 drivers
v0000017c60d32b50_0 .net "EX1_forward_to_B", 31 0, v0000017c60d12eb0_0;  1 drivers
v0000017c60d32790_0 .net "EX1_is_beq", 0 0, v0000017c60d131d0_0;  1 drivers
v0000017c60d32ab0_0 .net "EX1_is_bne", 0 0, v0000017c60d133b0_0;  1 drivers
v0000017c60d2bc10_0 .net "EX1_is_jal", 0 0, v0000017c60d139f0_0;  1 drivers
v0000017c60d2bf30_0 .net "EX1_is_jr", 0 0, v0000017c60d14350_0;  1 drivers
v0000017c60d2c6b0_0 .net "EX1_is_oper2_immed", 0 0, v0000017c60d12870_0;  1 drivers
v0000017c60d2b3f0_0 .net "EX1_memread", 0 0, v0000017c60d13090_0;  1 drivers
v0000017c60d2c110_0 .net "EX1_memwrite", 0 0, v0000017c60d13770_0;  1 drivers
v0000017c60d2c1b0_0 .net "EX1_opcode", 11 0, v0000017c60d13810_0;  1 drivers
v0000017c60d2b710_0 .net "EX1_predicted", 0 0, v0000017c60d138b0_0;  1 drivers
v0000017c60d2cbb0_0 .net "EX1_rd_ind", 4 0, v0000017c60d13a90_0;  1 drivers
v0000017c60d2c2f0_0 .net "EX1_rd_indzero", 0 0, v0000017c60d12af0_0;  1 drivers
v0000017c60d2c250_0 .net "EX1_regwrite", 0 0, v0000017c60d13c70_0;  1 drivers
v0000017c60d2bfd0_0 .net "EX1_rs1", 31 0, v0000017c60d14030_0;  1 drivers
v0000017c60d2d650_0 .net "EX1_rs1_ind", 4 0, v0000017c60d12b90_0;  1 drivers
v0000017c60d2cc50_0 .net "EX1_rs2", 31 0, v0000017c60d12d70_0;  1 drivers
v0000017c60d2b7b0_0 .net "EX1_rs2_ind", 4 0, v0000017c60d12c30_0;  1 drivers
v0000017c60d2b2b0_0 .net "EX1_rs2_out", 31 0, L_0000017c60daee00;  1 drivers
v0000017c60d2c4d0_0 .net "EX2_ALU_OPER1", 31 0, v0000017c60d152f0_0;  1 drivers
v0000017c60d2cb10_0 .net "EX2_ALU_OPER2", 31 0, v0000017c60d15430_0;  1 drivers
v0000017c60d2b210_0 .net "EX2_ALU_OUT", 31 0, L_0000017c60d43440;  1 drivers
v0000017c60d2ce30_0 .net "EX2_PC", 31 0, v0000017c60d14ad0_0;  1 drivers
v0000017c60d2d1f0_0 .net "EX2_PFC_to_IF", 31 0, v0000017c60d154d0_0;  1 drivers
v0000017c60d2b990_0 .net "EX2_forward_to_B", 31 0, v0000017c60d156b0_0;  1 drivers
v0000017c60d2bdf0_0 .net "EX2_is_beq", 0 0, v0000017c60d14850_0;  1 drivers
v0000017c60d2c390_0 .net "EX2_is_bne", 0 0, v0000017c60d15750_0;  1 drivers
v0000017c60d2b850_0 .net "EX2_is_jal", 0 0, v0000017c60d157f0_0;  1 drivers
v0000017c60d2be90_0 .net "EX2_is_jr", 0 0, v0000017c60d14cb0_0;  1 drivers
v0000017c60d2ba30_0 .net "EX2_is_oper2_immed", 0 0, v0000017c60d15890_0;  1 drivers
v0000017c60d2aef0_0 .net "EX2_memread", 0 0, v0000017c60d15930_0;  1 drivers
v0000017c60d2bad0_0 .net "EX2_memwrite", 0 0, v0000017c60d15a70_0;  1 drivers
v0000017c60d2c570_0 .net "EX2_opcode", 11 0, v0000017c60d15bb0_0;  1 drivers
v0000017c60d2c430_0 .net "EX2_predicted", 0 0, v0000017c60d14b70_0;  1 drivers
v0000017c60d2c890_0 .net "EX2_rd_ind", 4 0, v0000017c60d14530_0;  1 drivers
v0000017c60d2bcb0_0 .net "EX2_rd_indzero", 0 0, v0000017c60d145d0_0;  1 drivers
v0000017c60d2bd50_0 .net "EX2_regwrite", 0 0, v0000017c60d14df0_0;  1 drivers
v0000017c60d2bb70_0 .net "EX2_rs1", 31 0, v0000017c60d14d50_0;  1 drivers
v0000017c60d2af90_0 .net "EX2_rs1_ind", 4 0, v0000017c60d14670_0;  1 drivers
v0000017c60d2b490_0 .net "EX2_rs2_ind", 4 0, v0000017c60d14710_0;  1 drivers
v0000017c60d2c610_0 .net "EX2_rs2_out", 31 0, v0000017c60d147b0_0;  1 drivers
v0000017c60d2c070_0 .net "ID_INST", 31 0, v0000017c60d18aa0_0;  1 drivers
v0000017c60d2b350_0 .net "ID_PC", 31 0, v0000017c60d18c80_0;  1 drivers
v0000017c60d2c750_0 .net "ID_PFC_to_EX", 31 0, L_0000017c60d40f60;  1 drivers
v0000017c60d2c930_0 .net "ID_PFC_to_IF", 31 0, L_0000017c60d41a00;  1 drivers
v0000017c60d2c7f0_0 .net "ID_forward_to_B", 31 0, L_0000017c60d3fde0;  1 drivers
v0000017c60d2b5d0_0 .net "ID_is_beq", 0 0, L_0000017c60d3fca0;  1 drivers
v0000017c60d2b030_0 .net "ID_is_bne", 0 0, L_0000017c60d3fd40;  1 drivers
v0000017c60d2ccf0_0 .net "ID_is_j", 0 0, L_0000017c60d42540;  1 drivers
v0000017c60d2b670_0 .net "ID_is_jal", 0 0, L_0000017c60d425e0;  1 drivers
v0000017c60d2ced0_0 .net "ID_is_jr", 0 0, L_0000017c60d40420;  1 drivers
v0000017c60d2c9d0_0 .net "ID_is_oper2_immed", 0 0, L_0000017c60d462a0;  1 drivers
v0000017c60d2ca70_0 .net "ID_memread", 0 0, L_0000017c60d44160;  1 drivers
v0000017c60d2b530_0 .net "ID_memwrite", 0 0, L_0000017c60d43760;  1 drivers
v0000017c60d2b8f0_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  1 drivers
v0000017c60d2cd90_0 .net "ID_predicted", 0 0, v0000017c60d19e00_0;  1 drivers
v0000017c60d2cf70_0 .net "ID_rd_ind", 4 0, v0000017c60d2eb90_0;  1 drivers
v0000017c60d2d010_0 .net "ID_regwrite", 0 0, L_0000017c60d43e40;  1 drivers
v0000017c60d2d290_0 .net "ID_rs1", 31 0, v0000017c60d1e720_0;  1 drivers
v0000017c60d2d0b0_0 .net "ID_rs1_ind", 4 0, v0000017c60d2ec30_0;  1 drivers
v0000017c60d2d150_0 .net "ID_rs2", 31 0, v0000017c60d1e180_0;  1 drivers
v0000017c60d2d330_0 .net "ID_rs2_ind", 4 0, v0000017c60d2dc90_0;  1 drivers
v0000017c60d2b0d0_0 .net "IF_INST", 31 0, L_0000017c60d46230;  1 drivers
v0000017c60d2d3d0_0 .net "IF_pc", 31 0, v0000017c60d2ee10_0;  1 drivers
v0000017c60d2d470_0 .net "MEM_ALU_OUT", 31 0, v0000017c60d04cf0_0;  1 drivers
v0000017c60d2d510_0 .net "MEM_Data_mem_out", 31 0, v0000017c60d30fd0_0;  1 drivers
v0000017c60d2b170_0 .net "MEM_memread", 0 0, v0000017c60d051f0_0;  1 drivers
v0000017c60d2d5b0_0 .net "MEM_memwrite", 0 0, v0000017c60d05d30_0;  1 drivers
v0000017c60d3e260_0 .net "MEM_opcode", 11 0, v0000017c60d04d90_0;  1 drivers
v0000017c60d3dcc0_0 .net "MEM_rd_ind", 4 0, v0000017c60d04e30_0;  1 drivers
v0000017c60d3f840_0 .net "MEM_rd_indzero", 0 0, v0000017c60d05dd0_0;  1 drivers
v0000017c60d3d900_0 .net "MEM_regwrite", 0 0, v0000017c60d04750_0;  1 drivers
v0000017c60d3df40_0 .net "MEM_rs2", 31 0, v0000017c60d05970_0;  1 drivers
v0000017c60d3f520_0 .net "PC", 31 0, L_0000017c60dcaeb0;  alias, 1 drivers
v0000017c60d3f480_0 .net "STALL_ID1_FLUSH", 0 0, v0000017c60d19220_0;  1 drivers
v0000017c60d3dea0_0 .net "STALL_ID2_FLUSH", 0 0, v0000017c60d192c0_0;  1 drivers
v0000017c60d3e800_0 .net "STALL_IF_FLUSH", 0 0, v0000017c60d1bca0_0;  1 drivers
v0000017c60d3d720_0 .net "WB_ALU_OUT", 31 0, v0000017c60d311b0_0;  1 drivers
v0000017c60d3e580_0 .net "WB_Data_mem_out", 31 0, v0000017c60d312f0_0;  1 drivers
v0000017c60d3f8e0_0 .net "WB_memread", 0 0, v0000017c60d31610_0;  1 drivers
v0000017c60d3f3e0_0 .net "WB_rd_ind", 4 0, v0000017c60d31ed0_0;  1 drivers
v0000017c60d3dd60_0 .net "WB_rd_indzero", 0 0, v0000017c60d31f70_0;  1 drivers
v0000017c60d3eda0_0 .net "WB_regwrite", 0 0, v0000017c60d316b0_0;  1 drivers
v0000017c60d3ee40_0 .net "Wrong_prediction", 0 0, L_0000017c60daff80;  1 drivers
v0000017c60d3fac0_0 .net *"_ivl_1", 0 0, L_0000017c60c811c0;  1 drivers
v0000017c60d3e760_0 .net *"_ivl_13", 0 0, L_0000017c60c81540;  1 drivers
v0000017c60d3e120_0 .net *"_ivl_14", 0 0, L_0000017c60d3db80;  1 drivers
v0000017c60d3e620_0 .net *"_ivl_19", 0 0, L_0000017c60c81af0;  1 drivers
v0000017c60d3de00_0 .net *"_ivl_2", 0 0, L_0000017c60d3d4a0;  1 drivers
v0000017c60d3e940_0 .net *"_ivl_20", 0 0, L_0000017c60d3fa20;  1 drivers
v0000017c60d3eb20_0 .net *"_ivl_25", 0 0, L_0000017c60c81bd0;  1 drivers
v0000017c60d3eee0_0 .net *"_ivl_26", 0 0, L_0000017c60d3d5e0;  1 drivers
v0000017c60d3e4e0_0 .net *"_ivl_31", 0 0, L_0000017c60c81e70;  1 drivers
v0000017c60d3ebc0_0 .net *"_ivl_32", 0 0, L_0000017c60d3d7c0;  1 drivers
v0000017c60d3fb60_0 .net *"_ivl_40", 31 0, L_0000017c60d44ac0;  1 drivers
L_0000017c60d60c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d3dfe0_0 .net *"_ivl_43", 26 0, L_0000017c60d60c58;  1 drivers
L_0000017c60d60ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d3ef80_0 .net/2u *"_ivl_44", 31 0, L_0000017c60d60ca0;  1 drivers
v0000017c60d3f020_0 .net *"_ivl_52", 31 0, L_0000017c60db6c30;  1 drivers
L_0000017c60d60d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d3e9e0_0 .net *"_ivl_55", 26 0, L_0000017c60d60d30;  1 drivers
L_0000017c60d60d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d3e8a0_0 .net/2u *"_ivl_56", 31 0, L_0000017c60d60d78;  1 drivers
v0000017c60d3f700_0 .net *"_ivl_7", 0 0, L_0000017c60c817e0;  1 drivers
v0000017c60d3f0c0_0 .net *"_ivl_8", 0 0, L_0000017c60d3dae0;  1 drivers
v0000017c60d3e1c0_0 .net "alu_selA", 1 0, L_0000017c60d3f980;  1 drivers
v0000017c60d3d540_0 .net "alu_selB", 1 0, L_0000017c60d41b40;  1 drivers
v0000017c60d3ec60_0 .net "clk", 0 0, L_0000017c60c82180;  1 drivers
v0000017c60d3d9a0_0 .var "cycles_consumed", 31 0;
v0000017c60d3da40_0 .net "exhaz", 0 0, L_0000017c60c80d60;  1 drivers
v0000017c60d3d680_0 .net "exhaz2", 0 0, L_0000017c60c81e00;  1 drivers
v0000017c60d3e080_0 .net "hlt", 0 0, v0000017c60d2fef0_0;  1 drivers
v0000017c60d3f160_0 .net "idhaz", 0 0, L_0000017c60c81fc0;  1 drivers
v0000017c60d3e300_0 .net "idhaz2", 0 0, L_0000017c60c812a0;  1 drivers
v0000017c60d3ea80_0 .net "if_id_write", 0 0, v0000017c60d1b8e0_0;  1 drivers
v0000017c60d3f200_0 .net "input_clk", 0 0, v0000017c60d3f660_0;  1 drivers
v0000017c60d3f2a0_0 .net "is_branch_and_taken", 0 0, L_0000017c60d46a10;  1 drivers
v0000017c60d3dc20_0 .net "memhaz", 0 0, L_0000017c60c81d90;  1 drivers
v0000017c60d3fc00_0 .net "memhaz2", 0 0, L_0000017c60c82030;  1 drivers
v0000017c60d3e6c0_0 .net "pc_src", 2 0, L_0000017c60d41320;  1 drivers
v0000017c60d3e3a0_0 .net "pc_write", 0 0, v0000017c60d1c2e0_0;  1 drivers
v0000017c60d3f5c0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  1 drivers
v0000017c60d3d860_0 .net "store_rs2_forward", 1 0, L_0000017c60d41960;  1 drivers
v0000017c60d3ed00_0 .net "wdata_to_reg_file", 31 0, L_0000017c60dcaf90;  1 drivers
E_0000017c60c89720/0 .event negedge, v0000017c60d19c20_0;
E_0000017c60c89720/1 .event posedge, v0000017c60d04ed0_0;
E_0000017c60c89720 .event/or E_0000017c60c89720/0, E_0000017c60c89720/1;
L_0000017c60d3d4a0 .cmp/eq 5, v0000017c60d14530_0, v0000017c60d12b90_0;
L_0000017c60d3dae0 .cmp/eq 5, v0000017c60d04e30_0, v0000017c60d12b90_0;
L_0000017c60d3db80 .cmp/eq 5, v0000017c60d31ed0_0, v0000017c60d12b90_0;
L_0000017c60d3fa20 .cmp/eq 5, v0000017c60d14530_0, v0000017c60d12c30_0;
L_0000017c60d3d5e0 .cmp/eq 5, v0000017c60d04e30_0, v0000017c60d12c30_0;
L_0000017c60d3d7c0 .cmp/eq 5, v0000017c60d31ed0_0, v0000017c60d12c30_0;
L_0000017c60d44ac0 .concat [ 5 27 0 0], v0000017c60d2eb90_0, L_0000017c60d60c58;
L_0000017c60d43ee0 .cmp/ne 32, L_0000017c60d44ac0, L_0000017c60d60ca0;
L_0000017c60db6c30 .concat [ 5 27 0 0], v0000017c60d14530_0, L_0000017c60d60d30;
L_0000017c60db64b0 .cmp/ne 32, L_0000017c60db6c30, L_0000017c60d60d78;
S_0000017c60a5d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000017c60c81230 .functor NOT 1, L_0000017c60c80d60, C4<0>, C4<0>, C4<0>;
L_0000017c60c81c40 .functor AND 1, L_0000017c60c81d90, L_0000017c60c81230, C4<1>, C4<1>;
L_0000017c60c81690 .functor OR 1, L_0000017c60c81fc0, L_0000017c60c81c40, C4<0>, C4<0>;
L_0000017c60c81b60 .functor OR 1, L_0000017c60c81fc0, L_0000017c60c80d60, C4<0>, C4<0>;
v0000017c60caba30_0 .net *"_ivl_12", 0 0, L_0000017c60c81b60;  1 drivers
v0000017c60cab030_0 .net *"_ivl_2", 0 0, L_0000017c60c81230;  1 drivers
v0000017c60cac110_0 .net *"_ivl_5", 0 0, L_0000017c60c81c40;  1 drivers
v0000017c60cab170_0 .net *"_ivl_7", 0 0, L_0000017c60c81690;  1 drivers
v0000017c60cabad0_0 .net "alu_selA", 1 0, L_0000017c60d3f980;  alias, 1 drivers
v0000017c60caaa90_0 .net "exhaz", 0 0, L_0000017c60c80d60;  alias, 1 drivers
v0000017c60cab350_0 .net "idhaz", 0 0, L_0000017c60c81fc0;  alias, 1 drivers
v0000017c60cab3f0_0 .net "memhaz", 0 0, L_0000017c60c81d90;  alias, 1 drivers
L_0000017c60d3f980 .concat8 [ 1 1 0 0], L_0000017c60c81690, L_0000017c60c81b60;
S_0000017c60a5d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000017c60c80900 .functor NOT 1, L_0000017c60c81e00, C4<0>, C4<0>, C4<0>;
L_0000017c60c81ee0 .functor AND 1, L_0000017c60c82030, L_0000017c60c80900, C4<1>, C4<1>;
L_0000017c60c820a0 .functor OR 1, L_0000017c60c812a0, L_0000017c60c81ee0, C4<0>, C4<0>;
L_0000017c60c82260 .functor NOT 1, v0000017c60d12870_0, C4<0>, C4<0>, C4<0>;
L_0000017c60c82340 .functor AND 1, L_0000017c60c820a0, L_0000017c60c82260, C4<1>, C4<1>;
L_0000017c60c80890 .functor OR 1, L_0000017c60c812a0, L_0000017c60c81e00, C4<0>, C4<0>;
L_0000017c60c80820 .functor NOT 1, v0000017c60d12870_0, C4<0>, C4<0>, C4<0>;
L_0000017c60c82570 .functor AND 1, L_0000017c60c80890, L_0000017c60c80820, C4<1>, C4<1>;
v0000017c60caadb0_0 .net "EX1_is_oper2_immed", 0 0, v0000017c60d12870_0;  alias, 1 drivers
v0000017c60cac250_0 .net *"_ivl_11", 0 0, L_0000017c60c82340;  1 drivers
v0000017c60cabfd0_0 .net *"_ivl_16", 0 0, L_0000017c60c80890;  1 drivers
v0000017c60caae50_0 .net *"_ivl_17", 0 0, L_0000017c60c80820;  1 drivers
v0000017c60cab5d0_0 .net *"_ivl_2", 0 0, L_0000017c60c80900;  1 drivers
v0000017c60cab670_0 .net *"_ivl_20", 0 0, L_0000017c60c82570;  1 drivers
v0000017c60cab710_0 .net *"_ivl_5", 0 0, L_0000017c60c81ee0;  1 drivers
v0000017c60cac430_0 .net *"_ivl_7", 0 0, L_0000017c60c820a0;  1 drivers
v0000017c60cabb70_0 .net *"_ivl_8", 0 0, L_0000017c60c82260;  1 drivers
v0000017c60cab850_0 .net "alu_selB", 1 0, L_0000017c60d41b40;  alias, 1 drivers
v0000017c60cab8f0_0 .net "exhaz", 0 0, L_0000017c60c81e00;  alias, 1 drivers
v0000017c60cabcb0_0 .net "idhaz", 0 0, L_0000017c60c812a0;  alias, 1 drivers
v0000017c60cac2f0_0 .net "memhaz", 0 0, L_0000017c60c82030;  alias, 1 drivers
L_0000017c60d41b40 .concat8 [ 1 1 0 0], L_0000017c60c82340, L_0000017c60c82570;
S_0000017c60aa6030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000017c60c82490 .functor NOT 1, L_0000017c60c81e00, C4<0>, C4<0>, C4<0>;
L_0000017c60c82420 .functor AND 1, L_0000017c60c82030, L_0000017c60c82490, C4<1>, C4<1>;
L_0000017c60c82500 .functor OR 1, L_0000017c60c812a0, L_0000017c60c82420, C4<0>, C4<0>;
L_0000017c60c826c0 .functor OR 1, L_0000017c60c812a0, L_0000017c60c81e00, C4<0>, C4<0>;
v0000017c60cabdf0_0 .net *"_ivl_12", 0 0, L_0000017c60c826c0;  1 drivers
v0000017c60cabe90_0 .net *"_ivl_2", 0 0, L_0000017c60c82490;  1 drivers
v0000017c60cabf30_0 .net *"_ivl_5", 0 0, L_0000017c60c82420;  1 drivers
v0000017c60caaef0_0 .net *"_ivl_7", 0 0, L_0000017c60c82500;  1 drivers
v0000017c60cac6b0_0 .net "exhaz", 0 0, L_0000017c60c81e00;  alias, 1 drivers
v0000017c60caab30_0 .net "idhaz", 0 0, L_0000017c60c812a0;  alias, 1 drivers
v0000017c60c24630_0 .net "memhaz", 0 0, L_0000017c60c82030;  alias, 1 drivers
v0000017c60c248b0_0 .net "store_rs2_forward", 1 0, L_0000017c60d41960;  alias, 1 drivers
L_0000017c60d41960 .concat8 [ 1 1 0 0], L_0000017c60c82500, L_0000017c60c826c0;
S_0000017c60aa61c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000017c60c25ad0_0 .net "EX_ALU_OUT", 31 0, L_0000017c60d43440;  alias, 1 drivers
v0000017c60c24e50_0 .net "EX_memread", 0 0, v0000017c60d15930_0;  alias, 1 drivers
v0000017c60c10f20_0 .net "EX_memwrite", 0 0, v0000017c60d15a70_0;  alias, 1 drivers
v0000017c60c10fc0_0 .net "EX_opcode", 11 0, v0000017c60d15bb0_0;  alias, 1 drivers
v0000017c60d04c50_0 .net "EX_rd_ind", 4 0, v0000017c60d14530_0;  alias, 1 drivers
v0000017c60d05470_0 .net "EX_rd_indzero", 0 0, L_0000017c60db64b0;  1 drivers
v0000017c60d055b0_0 .net "EX_regwrite", 0 0, v0000017c60d14df0_0;  alias, 1 drivers
v0000017c60d05150_0 .net "EX_rs2_out", 31 0, v0000017c60d147b0_0;  alias, 1 drivers
v0000017c60d04cf0_0 .var "MEM_ALU_OUT", 31 0;
v0000017c60d051f0_0 .var "MEM_memread", 0 0;
v0000017c60d05d30_0 .var "MEM_memwrite", 0 0;
v0000017c60d04d90_0 .var "MEM_opcode", 11 0;
v0000017c60d04e30_0 .var "MEM_rd_ind", 4 0;
v0000017c60d05dd0_0 .var "MEM_rd_indzero", 0 0;
v0000017c60d04750_0 .var "MEM_regwrite", 0 0;
v0000017c60d05970_0 .var "MEM_rs2", 31 0;
v0000017c60d04f70_0 .net "clk", 0 0, L_0000017c60dafff0;  1 drivers
v0000017c60d04ed0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
E_0000017c60c896e0 .event posedge, v0000017c60d04ed0_0, v0000017c60d04f70_0;
S_0000017c60a569c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000017c60ab1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60ab14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60ab1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60ab1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60ab1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60ab15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60ab15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60ab1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60ab1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60ab1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60ab16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60ab16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60ab1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60ab1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60ab17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60ab17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60ab1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60ab1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60ab1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60ab18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60ab18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60ab1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60ab1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60ab1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60ab19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000017c60dae7e0 .functor XOR 1, L_0000017c60dae620, v0000017c60d14b70_0, C4<0>, C4<0>;
L_0000017c60db00d0 .functor NOT 1, L_0000017c60dae7e0, C4<0>, C4<0>, C4<0>;
L_0000017c60db0290 .functor OR 1, v0000017c60d3f7a0_0, L_0000017c60db00d0, C4<0>, C4<0>;
L_0000017c60daff80 .functor NOT 1, L_0000017c60db0290, C4<0>, C4<0>, C4<0>;
v0000017c60d06280_0 .net "ALU_OP", 3 0, v0000017c60d08620_0;  1 drivers
v0000017c60d09840_0 .net "BranchDecision", 0 0, L_0000017c60dae620;  1 drivers
v0000017c60d08b20_0 .net "CF", 0 0, v0000017c60d061e0_0;  1 drivers
v0000017c60d09020_0 .net "EX_opcode", 11 0, v0000017c60d15bb0_0;  alias, 1 drivers
v0000017c60d097a0_0 .net "Wrong_prediction", 0 0, L_0000017c60daff80;  alias, 1 drivers
v0000017c60d09700_0 .net "ZF", 0 0, L_0000017c60daebd0;  1 drivers
L_0000017c60d60ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017c60d092a0_0 .net/2u *"_ivl_0", 31 0, L_0000017c60d60ce8;  1 drivers
v0000017c60d098e0_0 .net *"_ivl_11", 0 0, L_0000017c60db0290;  1 drivers
v0000017c60d08e40_0 .net *"_ivl_2", 31 0, L_0000017c60d431c0;  1 drivers
v0000017c60d08c60_0 .net *"_ivl_6", 0 0, L_0000017c60dae7e0;  1 drivers
v0000017c60d09b60_0 .net *"_ivl_8", 0 0, L_0000017c60db00d0;  1 drivers
v0000017c60d08a80_0 .net "alu_out", 31 0, L_0000017c60d43440;  alias, 1 drivers
v0000017c60d09980_0 .net "alu_outw", 31 0, v0000017c60d08580_0;  1 drivers
v0000017c60d093e0_0 .net "is_beq", 0 0, v0000017c60d14850_0;  alias, 1 drivers
v0000017c60d095c0_0 .net "is_bne", 0 0, v0000017c60d15750_0;  alias, 1 drivers
v0000017c60d09ac0_0 .net "is_jal", 0 0, v0000017c60d157f0_0;  alias, 1 drivers
v0000017c60d08ee0_0 .net "oper1", 31 0, v0000017c60d152f0_0;  alias, 1 drivers
v0000017c60d089e0_0 .net "oper2", 31 0, v0000017c60d15430_0;  alias, 1 drivers
v0000017c60d08760_0 .net "pc", 31 0, v0000017c60d14ad0_0;  alias, 1 drivers
v0000017c60d08bc0_0 .net "predicted", 0 0, v0000017c60d14b70_0;  alias, 1 drivers
v0000017c60d08d00_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
L_0000017c60d431c0 .arith/sum 32, v0000017c60d14ad0_0, L_0000017c60d60ce8;
L_0000017c60d43440 .functor MUXZ 32, v0000017c60d08580_0, L_0000017c60d431c0, v0000017c60d157f0_0, C4<>;
S_0000017c60a56b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000017c60a569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000017c60dae4d0 .functor AND 1, v0000017c60d14850_0, L_0000017c60dafab0, C4<1>, C4<1>;
L_0000017c60dae540 .functor NOT 1, L_0000017c60dafab0, C4<0>, C4<0>, C4<0>;
L_0000017c60dae5b0 .functor AND 1, v0000017c60d15750_0, L_0000017c60dae540, C4<1>, C4<1>;
L_0000017c60dae620 .functor OR 1, L_0000017c60dae4d0, L_0000017c60dae5b0, C4<0>, C4<0>;
v0000017c60d06fa0_0 .net "BranchDecision", 0 0, L_0000017c60dae620;  alias, 1 drivers
v0000017c60d07040_0 .net *"_ivl_2", 0 0, L_0000017c60dae540;  1 drivers
v0000017c60d07b80_0 .net "is_beq", 0 0, v0000017c60d14850_0;  alias, 1 drivers
v0000017c60d08440_0 .net "is_beq_taken", 0 0, L_0000017c60dae4d0;  1 drivers
v0000017c60d070e0_0 .net "is_bne", 0 0, v0000017c60d15750_0;  alias, 1 drivers
v0000017c60d06140_0 .net "is_bne_taken", 0 0, L_0000017c60dae5b0;  1 drivers
v0000017c60d07680_0 .net "is_eq", 0 0, L_0000017c60dafab0;  1 drivers
v0000017c60d08080_0 .net "oper1", 31 0, v0000017c60d152f0_0;  alias, 1 drivers
v0000017c60d07a40_0 .net "oper2", 31 0, v0000017c60d15430_0;  alias, 1 drivers
S_0000017c60ac9aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000017c60a56b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000017c60dafce0 .functor XOR 1, L_0000017c60d451a0, L_0000017c60d45060, C4<0>, C4<0>;
L_0000017c60daf110 .functor XOR 1, L_0000017c60d45240, L_0000017c60d45100, C4<0>, C4<0>;
L_0000017c60daf500 .functor XOR 1, L_0000017c60d452e0, L_0000017c60d45380, C4<0>, C4<0>;
L_0000017c60dafc70 .functor XOR 1, L_0000017c60d44d40, L_0000017c60d44ca0, C4<0>, C4<0>;
L_0000017c60dafdc0 .functor XOR 1, L_0000017c60d44de0, L_0000017c60d44e80, C4<0>, C4<0>;
L_0000017c60dae3f0 .functor XOR 1, L_0000017c60d44f20, L_0000017c60d44fc0, C4<0>, C4<0>;
L_0000017c60daeaf0 .functor XOR 1, L_0000017c60db3cb0, L_0000017c60db4930, C4<0>, C4<0>;
L_0000017c60daf730 .functor XOR 1, L_0000017c60db4390, L_0000017c60db4a70, C4<0>, C4<0>;
L_0000017c60dafe30 .functor XOR 1, L_0000017c60db2950, L_0000017c60db3210, C4<0>, C4<0>;
L_0000017c60daff10 .functor XOR 1, L_0000017c60db2a90, L_0000017c60db49d0, C4<0>, C4<0>;
L_0000017c60daf8f0 .functor XOR 1, L_0000017c60db24f0, L_0000017c60db2590, C4<0>, C4<0>;
L_0000017c60daf260 .functor XOR 1, L_0000017c60db47f0, L_0000017c60db3a30, C4<0>, C4<0>;
L_0000017c60daee70 .functor XOR 1, L_0000017c60db2630, L_0000017c60db3490, C4<0>, C4<0>;
L_0000017c60daeee0 .functor XOR 1, L_0000017c60db3e90, L_0000017c60db2bd0, C4<0>, C4<0>;
L_0000017c60daf570 .functor XOR 1, L_0000017c60db3d50, L_0000017c60db3170, C4<0>, C4<0>;
L_0000017c60daf2d0 .functor XOR 1, L_0000017c60db32b0, L_0000017c60db46b0, C4<0>, C4<0>;
L_0000017c60daf340 .functor XOR 1, L_0000017c60db3670, L_0000017c60db3710, C4<0>, C4<0>;
L_0000017c60daf5e0 .functor XOR 1, L_0000017c60db3df0, L_0000017c60db3f30, C4<0>, C4<0>;
L_0000017c60dae8c0 .functor XOR 1, L_0000017c60db3350, L_0000017c60db3fd0, C4<0>, C4<0>;
L_0000017c60daecb0 .functor XOR 1, L_0000017c60db2d10, L_0000017c60db2c70, C4<0>, C4<0>;
L_0000017c60dae380 .functor XOR 1, L_0000017c60db3530, L_0000017c60db2db0, C4<0>, C4<0>;
L_0000017c60daf490 .functor XOR 1, L_0000017c60db2e50, L_0000017c60db4070, C4<0>, C4<0>;
L_0000017c60daea80 .functor XOR 1, L_0000017c60db4570, L_0000017c60db30d0, C4<0>, C4<0>;
L_0000017c60daed20 .functor XOR 1, L_0000017c60db37b0, L_0000017c60db4110, C4<0>, C4<0>;
L_0000017c60daf810 .functor XOR 1, L_0000017c60db2810, L_0000017c60db3850, C4<0>, C4<0>;
L_0000017c60dae690 .functor XOR 1, L_0000017c60db2ef0, L_0000017c60db26d0, C4<0>, C4<0>;
L_0000017c60dae770 .functor XOR 1, L_0000017c60db29f0, L_0000017c60db4610, C4<0>, C4<0>;
L_0000017c60dae460 .functor XOR 1, L_0000017c60db38f0, L_0000017c60db41b0, C4<0>, C4<0>;
L_0000017c60daed90 .functor XOR 1, L_0000017c60db3990, L_0000017c60db4890, C4<0>, C4<0>;
L_0000017c60daf880 .functor XOR 1, L_0000017c60db3ad0, L_0000017c60db3b70, C4<0>, C4<0>;
L_0000017c60daf960 .functor XOR 1, L_0000017c60db4b10, L_0000017c60db33f0, C4<0>, C4<0>;
L_0000017c60dafa40 .functor XOR 1, L_0000017c60db42f0, L_0000017c60db4750, C4<0>, C4<0>;
L_0000017c60dafab0/0/0 .functor OR 1, L_0000017c60db3030, L_0000017c60db23b0, L_0000017c60db35d0, L_0000017c60db3c10;
L_0000017c60dafab0/0/4 .functor OR 1, L_0000017c60db2450, L_0000017c60db4250, L_0000017c60db44d0, L_0000017c60db4430;
L_0000017c60dafab0/0/8 .functor OR 1, L_0000017c60db2770, L_0000017c60db28b0, L_0000017c60db2b30, L_0000017c60db5470;
L_0000017c60dafab0/0/12 .functor OR 1, L_0000017c60db6870, L_0000017c60db5510, L_0000017c60db71d0, L_0000017c60db6550;
L_0000017c60dafab0/0/16 .functor OR 1, L_0000017c60db5970, L_0000017c60db7130, L_0000017c60db50b0, L_0000017c60db4bb0;
L_0000017c60dafab0/0/20 .functor OR 1, L_0000017c60db5fb0, L_0000017c60db6910, L_0000017c60db6190, L_0000017c60db55b0;
L_0000017c60dafab0/0/24 .functor OR 1, L_0000017c60db5290, L_0000017c60db60f0, L_0000017c60db6230, L_0000017c60db65f0;
L_0000017c60dafab0/0/28 .functor OR 1, L_0000017c60db5830, L_0000017c60db5650, L_0000017c60db4cf0, L_0000017c60db5330;
L_0000017c60dafab0/1/0 .functor OR 1, L_0000017c60dafab0/0/0, L_0000017c60dafab0/0/4, L_0000017c60dafab0/0/8, L_0000017c60dafab0/0/12;
L_0000017c60dafab0/1/4 .functor OR 1, L_0000017c60dafab0/0/16, L_0000017c60dafab0/0/20, L_0000017c60dafab0/0/24, L_0000017c60dafab0/0/28;
L_0000017c60dafab0 .functor NOR 1, L_0000017c60dafab0/1/0, L_0000017c60dafab0/1/4, C4<0>, C4<0>;
v0000017c60d05330_0 .net *"_ivl_0", 0 0, L_0000017c60dafce0;  1 drivers
v0000017c60d056f0_0 .net *"_ivl_101", 0 0, L_0000017c60db3710;  1 drivers
v0000017c60d05790_0 .net *"_ivl_102", 0 0, L_0000017c60daf5e0;  1 drivers
v0000017c60d05010_0 .net *"_ivl_105", 0 0, L_0000017c60db3df0;  1 drivers
v0000017c60d053d0_0 .net *"_ivl_107", 0 0, L_0000017c60db3f30;  1 drivers
v0000017c60d050b0_0 .net *"_ivl_108", 0 0, L_0000017c60dae8c0;  1 drivers
v0000017c60d049d0_0 .net *"_ivl_11", 0 0, L_0000017c60d45100;  1 drivers
v0000017c60d05510_0 .net *"_ivl_111", 0 0, L_0000017c60db3350;  1 drivers
v0000017c60d04a70_0 .net *"_ivl_113", 0 0, L_0000017c60db3fd0;  1 drivers
v0000017c60d05b50_0 .net *"_ivl_114", 0 0, L_0000017c60daecb0;  1 drivers
v0000017c60d05650_0 .net *"_ivl_117", 0 0, L_0000017c60db2d10;  1 drivers
v0000017c60d05830_0 .net *"_ivl_119", 0 0, L_0000017c60db2c70;  1 drivers
v0000017c60d058d0_0 .net *"_ivl_12", 0 0, L_0000017c60daf500;  1 drivers
v0000017c60d05a10_0 .net *"_ivl_120", 0 0, L_0000017c60dae380;  1 drivers
v0000017c60d05ab0_0 .net *"_ivl_123", 0 0, L_0000017c60db3530;  1 drivers
v0000017c60d05bf0_0 .net *"_ivl_125", 0 0, L_0000017c60db2db0;  1 drivers
v0000017c60d047f0_0 .net *"_ivl_126", 0 0, L_0000017c60daf490;  1 drivers
v0000017c60d05c90_0 .net *"_ivl_129", 0 0, L_0000017c60db2e50;  1 drivers
v0000017c60d04890_0 .net *"_ivl_131", 0 0, L_0000017c60db4070;  1 drivers
v0000017c60d04930_0 .net *"_ivl_132", 0 0, L_0000017c60daea80;  1 drivers
v0000017c60d04b10_0 .net *"_ivl_135", 0 0, L_0000017c60db4570;  1 drivers
v0000017c60d04bb0_0 .net *"_ivl_137", 0 0, L_0000017c60db30d0;  1 drivers
v0000017c60d02a90_0 .net *"_ivl_138", 0 0, L_0000017c60daed20;  1 drivers
v0000017c60d023b0_0 .net *"_ivl_141", 0 0, L_0000017c60db37b0;  1 drivers
v0000017c60d03cb0_0 .net *"_ivl_143", 0 0, L_0000017c60db4110;  1 drivers
v0000017c60d02bd0_0 .net *"_ivl_144", 0 0, L_0000017c60daf810;  1 drivers
v0000017c60d02630_0 .net *"_ivl_147", 0 0, L_0000017c60db2810;  1 drivers
v0000017c60d024f0_0 .net *"_ivl_149", 0 0, L_0000017c60db3850;  1 drivers
v0000017c60d02c70_0 .net *"_ivl_15", 0 0, L_0000017c60d452e0;  1 drivers
v0000017c60d028b0_0 .net *"_ivl_150", 0 0, L_0000017c60dae690;  1 drivers
v0000017c60d03d50_0 .net *"_ivl_153", 0 0, L_0000017c60db2ef0;  1 drivers
v0000017c60d02950_0 .net *"_ivl_155", 0 0, L_0000017c60db26d0;  1 drivers
v0000017c60d04250_0 .net *"_ivl_156", 0 0, L_0000017c60dae770;  1 drivers
v0000017c60d04430_0 .net *"_ivl_159", 0 0, L_0000017c60db29f0;  1 drivers
v0000017c60d02590_0 .net *"_ivl_161", 0 0, L_0000017c60db4610;  1 drivers
v0000017c60d03ad0_0 .net *"_ivl_162", 0 0, L_0000017c60dae460;  1 drivers
v0000017c60d044d0_0 .net *"_ivl_165", 0 0, L_0000017c60db38f0;  1 drivers
v0000017c60d026d0_0 .net *"_ivl_167", 0 0, L_0000017c60db41b0;  1 drivers
v0000017c60d02090_0 .net *"_ivl_168", 0 0, L_0000017c60daed90;  1 drivers
v0000017c60d03b70_0 .net *"_ivl_17", 0 0, L_0000017c60d45380;  1 drivers
v0000017c60d03a30_0 .net *"_ivl_171", 0 0, L_0000017c60db3990;  1 drivers
v0000017c60d02130_0 .net *"_ivl_173", 0 0, L_0000017c60db4890;  1 drivers
v0000017c60d02d10_0 .net *"_ivl_174", 0 0, L_0000017c60daf880;  1 drivers
v0000017c60d029f0_0 .net *"_ivl_177", 0 0, L_0000017c60db3ad0;  1 drivers
v0000017c60d03df0_0 .net *"_ivl_179", 0 0, L_0000017c60db3b70;  1 drivers
v0000017c60d02b30_0 .net *"_ivl_18", 0 0, L_0000017c60dafc70;  1 drivers
v0000017c60d042f0_0 .net *"_ivl_180", 0 0, L_0000017c60daf960;  1 drivers
v0000017c60d04570_0 .net *"_ivl_183", 0 0, L_0000017c60db4b10;  1 drivers
v0000017c60d02770_0 .net *"_ivl_185", 0 0, L_0000017c60db33f0;  1 drivers
v0000017c60d03c10_0 .net *"_ivl_186", 0 0, L_0000017c60dafa40;  1 drivers
v0000017c60d04610_0 .net *"_ivl_190", 0 0, L_0000017c60db42f0;  1 drivers
v0000017c60d02810_0 .net *"_ivl_192", 0 0, L_0000017c60db4750;  1 drivers
v0000017c60d021d0_0 .net *"_ivl_194", 0 0, L_0000017c60db3030;  1 drivers
v0000017c60d03e90_0 .net *"_ivl_196", 0 0, L_0000017c60db23b0;  1 drivers
v0000017c60d03f30_0 .net *"_ivl_198", 0 0, L_0000017c60db35d0;  1 drivers
v0000017c60d02270_0 .net *"_ivl_200", 0 0, L_0000017c60db3c10;  1 drivers
v0000017c60d02db0_0 .net *"_ivl_202", 0 0, L_0000017c60db2450;  1 drivers
v0000017c60d03fd0_0 .net *"_ivl_204", 0 0, L_0000017c60db4250;  1 drivers
v0000017c60d02e50_0 .net *"_ivl_206", 0 0, L_0000017c60db44d0;  1 drivers
v0000017c60d01f50_0 .net *"_ivl_208", 0 0, L_0000017c60db4430;  1 drivers
v0000017c60d02ef0_0 .net *"_ivl_21", 0 0, L_0000017c60d44d40;  1 drivers
v0000017c60d02450_0 .net *"_ivl_210", 0 0, L_0000017c60db2770;  1 drivers
v0000017c60d041b0_0 .net *"_ivl_212", 0 0, L_0000017c60db28b0;  1 drivers
v0000017c60d04070_0 .net *"_ivl_214", 0 0, L_0000017c60db2b30;  1 drivers
v0000017c60d04110_0 .net *"_ivl_216", 0 0, L_0000017c60db5470;  1 drivers
v0000017c60d02310_0 .net *"_ivl_218", 0 0, L_0000017c60db6870;  1 drivers
v0000017c60d032b0_0 .net *"_ivl_220", 0 0, L_0000017c60db5510;  1 drivers
v0000017c60d02f90_0 .net *"_ivl_222", 0 0, L_0000017c60db71d0;  1 drivers
v0000017c60d03350_0 .net *"_ivl_224", 0 0, L_0000017c60db6550;  1 drivers
v0000017c60d037b0_0 .net *"_ivl_226", 0 0, L_0000017c60db5970;  1 drivers
v0000017c60d033f0_0 .net *"_ivl_228", 0 0, L_0000017c60db7130;  1 drivers
v0000017c60d03490_0 .net *"_ivl_23", 0 0, L_0000017c60d44ca0;  1 drivers
v0000017c60d03030_0 .net *"_ivl_230", 0 0, L_0000017c60db50b0;  1 drivers
v0000017c60d04390_0 .net *"_ivl_232", 0 0, L_0000017c60db4bb0;  1 drivers
v0000017c60d046b0_0 .net *"_ivl_234", 0 0, L_0000017c60db5fb0;  1 drivers
v0000017c60d030d0_0 .net *"_ivl_236", 0 0, L_0000017c60db6910;  1 drivers
v0000017c60d03170_0 .net *"_ivl_238", 0 0, L_0000017c60db6190;  1 drivers
v0000017c60d01ff0_0 .net *"_ivl_24", 0 0, L_0000017c60dafdc0;  1 drivers
v0000017c60d03530_0 .net *"_ivl_240", 0 0, L_0000017c60db55b0;  1 drivers
v0000017c60d03850_0 .net *"_ivl_242", 0 0, L_0000017c60db5290;  1 drivers
v0000017c60d03210_0 .net *"_ivl_244", 0 0, L_0000017c60db60f0;  1 drivers
v0000017c60d035d0_0 .net *"_ivl_246", 0 0, L_0000017c60db6230;  1 drivers
v0000017c60d03670_0 .net *"_ivl_248", 0 0, L_0000017c60db65f0;  1 drivers
v0000017c60d03710_0 .net *"_ivl_250", 0 0, L_0000017c60db5830;  1 drivers
v0000017c60d038f0_0 .net *"_ivl_252", 0 0, L_0000017c60db5650;  1 drivers
v0000017c60d03990_0 .net *"_ivl_254", 0 0, L_0000017c60db4cf0;  1 drivers
v0000017c60c257b0_0 .net *"_ivl_256", 0 0, L_0000017c60db5330;  1 drivers
v0000017c60d06460_0 .net *"_ivl_27", 0 0, L_0000017c60d44de0;  1 drivers
v0000017c60d06a00_0 .net *"_ivl_29", 0 0, L_0000017c60d44e80;  1 drivers
v0000017c60d06320_0 .net *"_ivl_3", 0 0, L_0000017c60d451a0;  1 drivers
v0000017c60d074a0_0 .net *"_ivl_30", 0 0, L_0000017c60dae3f0;  1 drivers
v0000017c60d07360_0 .net *"_ivl_33", 0 0, L_0000017c60d44f20;  1 drivers
v0000017c60d081c0_0 .net *"_ivl_35", 0 0, L_0000017c60d44fc0;  1 drivers
v0000017c60d06dc0_0 .net *"_ivl_36", 0 0, L_0000017c60daeaf0;  1 drivers
v0000017c60d06000_0 .net *"_ivl_39", 0 0, L_0000017c60db3cb0;  1 drivers
v0000017c60d06500_0 .net *"_ivl_41", 0 0, L_0000017c60db4930;  1 drivers
v0000017c60d065a0_0 .net *"_ivl_42", 0 0, L_0000017c60daf730;  1 drivers
v0000017c60d07220_0 .net *"_ivl_45", 0 0, L_0000017c60db4390;  1 drivers
v0000017c60d07ae0_0 .net *"_ivl_47", 0 0, L_0000017c60db4a70;  1 drivers
v0000017c60d06640_0 .net *"_ivl_48", 0 0, L_0000017c60dafe30;  1 drivers
v0000017c60d07180_0 .net *"_ivl_5", 0 0, L_0000017c60d45060;  1 drivers
v0000017c60d066e0_0 .net *"_ivl_51", 0 0, L_0000017c60db2950;  1 drivers
v0000017c60d072c0_0 .net *"_ivl_53", 0 0, L_0000017c60db3210;  1 drivers
v0000017c60d079a0_0 .net *"_ivl_54", 0 0, L_0000017c60daff10;  1 drivers
v0000017c60d07ea0_0 .net *"_ivl_57", 0 0, L_0000017c60db2a90;  1 drivers
v0000017c60d07540_0 .net *"_ivl_59", 0 0, L_0000017c60db49d0;  1 drivers
v0000017c60d060a0_0 .net *"_ivl_6", 0 0, L_0000017c60daf110;  1 drivers
v0000017c60d07f40_0 .net *"_ivl_60", 0 0, L_0000017c60daf8f0;  1 drivers
v0000017c60d08260_0 .net *"_ivl_63", 0 0, L_0000017c60db24f0;  1 drivers
v0000017c60d06be0_0 .net *"_ivl_65", 0 0, L_0000017c60db2590;  1 drivers
v0000017c60d07400_0 .net *"_ivl_66", 0 0, L_0000017c60daf260;  1 drivers
v0000017c60d08300_0 .net *"_ivl_69", 0 0, L_0000017c60db47f0;  1 drivers
v0000017c60d06f00_0 .net *"_ivl_71", 0 0, L_0000017c60db3a30;  1 drivers
v0000017c60d07c20_0 .net *"_ivl_72", 0 0, L_0000017c60daee70;  1 drivers
v0000017c60d068c0_0 .net *"_ivl_75", 0 0, L_0000017c60db2630;  1 drivers
v0000017c60d07900_0 .net *"_ivl_77", 0 0, L_0000017c60db3490;  1 drivers
v0000017c60d06d20_0 .net *"_ivl_78", 0 0, L_0000017c60daeee0;  1 drivers
v0000017c60d06aa0_0 .net *"_ivl_81", 0 0, L_0000017c60db3e90;  1 drivers
v0000017c60d05f60_0 .net *"_ivl_83", 0 0, L_0000017c60db2bd0;  1 drivers
v0000017c60d06780_0 .net *"_ivl_84", 0 0, L_0000017c60daf570;  1 drivers
v0000017c60d075e0_0 .net *"_ivl_87", 0 0, L_0000017c60db3d50;  1 drivers
v0000017c60d06b40_0 .net *"_ivl_89", 0 0, L_0000017c60db3170;  1 drivers
v0000017c60d063c0_0 .net *"_ivl_9", 0 0, L_0000017c60d45240;  1 drivers
v0000017c60d07cc0_0 .net *"_ivl_90", 0 0, L_0000017c60daf2d0;  1 drivers
v0000017c60d06c80_0 .net *"_ivl_93", 0 0, L_0000017c60db32b0;  1 drivers
v0000017c60d06820_0 .net *"_ivl_95", 0 0, L_0000017c60db46b0;  1 drivers
v0000017c60d06960_0 .net *"_ivl_96", 0 0, L_0000017c60daf340;  1 drivers
v0000017c60d07d60_0 .net *"_ivl_99", 0 0, L_0000017c60db3670;  1 drivers
v0000017c60d07fe0_0 .net "a", 31 0, v0000017c60d152f0_0;  alias, 1 drivers
v0000017c60d06e60_0 .net "b", 31 0, v0000017c60d15430_0;  alias, 1 drivers
v0000017c60d08120_0 .net "out", 0 0, L_0000017c60dafab0;  alias, 1 drivers
v0000017c60d07e00_0 .net "temp", 31 0, L_0000017c60db2f90;  1 drivers
L_0000017c60d451a0 .part v0000017c60d152f0_0, 0, 1;
L_0000017c60d45060 .part v0000017c60d15430_0, 0, 1;
L_0000017c60d45240 .part v0000017c60d152f0_0, 1, 1;
L_0000017c60d45100 .part v0000017c60d15430_0, 1, 1;
L_0000017c60d452e0 .part v0000017c60d152f0_0, 2, 1;
L_0000017c60d45380 .part v0000017c60d15430_0, 2, 1;
L_0000017c60d44d40 .part v0000017c60d152f0_0, 3, 1;
L_0000017c60d44ca0 .part v0000017c60d15430_0, 3, 1;
L_0000017c60d44de0 .part v0000017c60d152f0_0, 4, 1;
L_0000017c60d44e80 .part v0000017c60d15430_0, 4, 1;
L_0000017c60d44f20 .part v0000017c60d152f0_0, 5, 1;
L_0000017c60d44fc0 .part v0000017c60d15430_0, 5, 1;
L_0000017c60db3cb0 .part v0000017c60d152f0_0, 6, 1;
L_0000017c60db4930 .part v0000017c60d15430_0, 6, 1;
L_0000017c60db4390 .part v0000017c60d152f0_0, 7, 1;
L_0000017c60db4a70 .part v0000017c60d15430_0, 7, 1;
L_0000017c60db2950 .part v0000017c60d152f0_0, 8, 1;
L_0000017c60db3210 .part v0000017c60d15430_0, 8, 1;
L_0000017c60db2a90 .part v0000017c60d152f0_0, 9, 1;
L_0000017c60db49d0 .part v0000017c60d15430_0, 9, 1;
L_0000017c60db24f0 .part v0000017c60d152f0_0, 10, 1;
L_0000017c60db2590 .part v0000017c60d15430_0, 10, 1;
L_0000017c60db47f0 .part v0000017c60d152f0_0, 11, 1;
L_0000017c60db3a30 .part v0000017c60d15430_0, 11, 1;
L_0000017c60db2630 .part v0000017c60d152f0_0, 12, 1;
L_0000017c60db3490 .part v0000017c60d15430_0, 12, 1;
L_0000017c60db3e90 .part v0000017c60d152f0_0, 13, 1;
L_0000017c60db2bd0 .part v0000017c60d15430_0, 13, 1;
L_0000017c60db3d50 .part v0000017c60d152f0_0, 14, 1;
L_0000017c60db3170 .part v0000017c60d15430_0, 14, 1;
L_0000017c60db32b0 .part v0000017c60d152f0_0, 15, 1;
L_0000017c60db46b0 .part v0000017c60d15430_0, 15, 1;
L_0000017c60db3670 .part v0000017c60d152f0_0, 16, 1;
L_0000017c60db3710 .part v0000017c60d15430_0, 16, 1;
L_0000017c60db3df0 .part v0000017c60d152f0_0, 17, 1;
L_0000017c60db3f30 .part v0000017c60d15430_0, 17, 1;
L_0000017c60db3350 .part v0000017c60d152f0_0, 18, 1;
L_0000017c60db3fd0 .part v0000017c60d15430_0, 18, 1;
L_0000017c60db2d10 .part v0000017c60d152f0_0, 19, 1;
L_0000017c60db2c70 .part v0000017c60d15430_0, 19, 1;
L_0000017c60db3530 .part v0000017c60d152f0_0, 20, 1;
L_0000017c60db2db0 .part v0000017c60d15430_0, 20, 1;
L_0000017c60db2e50 .part v0000017c60d152f0_0, 21, 1;
L_0000017c60db4070 .part v0000017c60d15430_0, 21, 1;
L_0000017c60db4570 .part v0000017c60d152f0_0, 22, 1;
L_0000017c60db30d0 .part v0000017c60d15430_0, 22, 1;
L_0000017c60db37b0 .part v0000017c60d152f0_0, 23, 1;
L_0000017c60db4110 .part v0000017c60d15430_0, 23, 1;
L_0000017c60db2810 .part v0000017c60d152f0_0, 24, 1;
L_0000017c60db3850 .part v0000017c60d15430_0, 24, 1;
L_0000017c60db2ef0 .part v0000017c60d152f0_0, 25, 1;
L_0000017c60db26d0 .part v0000017c60d15430_0, 25, 1;
L_0000017c60db29f0 .part v0000017c60d152f0_0, 26, 1;
L_0000017c60db4610 .part v0000017c60d15430_0, 26, 1;
L_0000017c60db38f0 .part v0000017c60d152f0_0, 27, 1;
L_0000017c60db41b0 .part v0000017c60d15430_0, 27, 1;
L_0000017c60db3990 .part v0000017c60d152f0_0, 28, 1;
L_0000017c60db4890 .part v0000017c60d15430_0, 28, 1;
L_0000017c60db3ad0 .part v0000017c60d152f0_0, 29, 1;
L_0000017c60db3b70 .part v0000017c60d15430_0, 29, 1;
L_0000017c60db4b10 .part v0000017c60d152f0_0, 30, 1;
L_0000017c60db33f0 .part v0000017c60d15430_0, 30, 1;
LS_0000017c60db2f90_0_0 .concat8 [ 1 1 1 1], L_0000017c60dafce0, L_0000017c60daf110, L_0000017c60daf500, L_0000017c60dafc70;
LS_0000017c60db2f90_0_4 .concat8 [ 1 1 1 1], L_0000017c60dafdc0, L_0000017c60dae3f0, L_0000017c60daeaf0, L_0000017c60daf730;
LS_0000017c60db2f90_0_8 .concat8 [ 1 1 1 1], L_0000017c60dafe30, L_0000017c60daff10, L_0000017c60daf8f0, L_0000017c60daf260;
LS_0000017c60db2f90_0_12 .concat8 [ 1 1 1 1], L_0000017c60daee70, L_0000017c60daeee0, L_0000017c60daf570, L_0000017c60daf2d0;
LS_0000017c60db2f90_0_16 .concat8 [ 1 1 1 1], L_0000017c60daf340, L_0000017c60daf5e0, L_0000017c60dae8c0, L_0000017c60daecb0;
LS_0000017c60db2f90_0_20 .concat8 [ 1 1 1 1], L_0000017c60dae380, L_0000017c60daf490, L_0000017c60daea80, L_0000017c60daed20;
LS_0000017c60db2f90_0_24 .concat8 [ 1 1 1 1], L_0000017c60daf810, L_0000017c60dae690, L_0000017c60dae770, L_0000017c60dae460;
LS_0000017c60db2f90_0_28 .concat8 [ 1 1 1 1], L_0000017c60daed90, L_0000017c60daf880, L_0000017c60daf960, L_0000017c60dafa40;
LS_0000017c60db2f90_1_0 .concat8 [ 4 4 4 4], LS_0000017c60db2f90_0_0, LS_0000017c60db2f90_0_4, LS_0000017c60db2f90_0_8, LS_0000017c60db2f90_0_12;
LS_0000017c60db2f90_1_4 .concat8 [ 4 4 4 4], LS_0000017c60db2f90_0_16, LS_0000017c60db2f90_0_20, LS_0000017c60db2f90_0_24, LS_0000017c60db2f90_0_28;
L_0000017c60db2f90 .concat8 [ 16 16 0 0], LS_0000017c60db2f90_1_0, LS_0000017c60db2f90_1_4;
L_0000017c60db42f0 .part v0000017c60d152f0_0, 31, 1;
L_0000017c60db4750 .part v0000017c60d15430_0, 31, 1;
L_0000017c60db3030 .part L_0000017c60db2f90, 0, 1;
L_0000017c60db23b0 .part L_0000017c60db2f90, 1, 1;
L_0000017c60db35d0 .part L_0000017c60db2f90, 2, 1;
L_0000017c60db3c10 .part L_0000017c60db2f90, 3, 1;
L_0000017c60db2450 .part L_0000017c60db2f90, 4, 1;
L_0000017c60db4250 .part L_0000017c60db2f90, 5, 1;
L_0000017c60db44d0 .part L_0000017c60db2f90, 6, 1;
L_0000017c60db4430 .part L_0000017c60db2f90, 7, 1;
L_0000017c60db2770 .part L_0000017c60db2f90, 8, 1;
L_0000017c60db28b0 .part L_0000017c60db2f90, 9, 1;
L_0000017c60db2b30 .part L_0000017c60db2f90, 10, 1;
L_0000017c60db5470 .part L_0000017c60db2f90, 11, 1;
L_0000017c60db6870 .part L_0000017c60db2f90, 12, 1;
L_0000017c60db5510 .part L_0000017c60db2f90, 13, 1;
L_0000017c60db71d0 .part L_0000017c60db2f90, 14, 1;
L_0000017c60db6550 .part L_0000017c60db2f90, 15, 1;
L_0000017c60db5970 .part L_0000017c60db2f90, 16, 1;
L_0000017c60db7130 .part L_0000017c60db2f90, 17, 1;
L_0000017c60db50b0 .part L_0000017c60db2f90, 18, 1;
L_0000017c60db4bb0 .part L_0000017c60db2f90, 19, 1;
L_0000017c60db5fb0 .part L_0000017c60db2f90, 20, 1;
L_0000017c60db6910 .part L_0000017c60db2f90, 21, 1;
L_0000017c60db6190 .part L_0000017c60db2f90, 22, 1;
L_0000017c60db55b0 .part L_0000017c60db2f90, 23, 1;
L_0000017c60db5290 .part L_0000017c60db2f90, 24, 1;
L_0000017c60db60f0 .part L_0000017c60db2f90, 25, 1;
L_0000017c60db6230 .part L_0000017c60db2f90, 26, 1;
L_0000017c60db65f0 .part L_0000017c60db2f90, 27, 1;
L_0000017c60db5830 .part L_0000017c60db2f90, 28, 1;
L_0000017c60db5650 .part L_0000017c60db2f90, 29, 1;
L_0000017c60db4cf0 .part L_0000017c60db2f90, 30, 1;
L_0000017c60db5330 .part L_0000017c60db2f90, 31, 1;
S_0000017c60ac9c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000017c60a569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000017c60c88d60 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000017c60daebd0 .functor NOT 1, L_0000017c60d42860, C4<0>, C4<0>, C4<0>;
v0000017c60d07720_0 .net "A", 31 0, v0000017c60d152f0_0;  alias, 1 drivers
v0000017c60d077c0_0 .net "ALUOP", 3 0, v0000017c60d08620_0;  alias, 1 drivers
v0000017c60d07860_0 .net "B", 31 0, v0000017c60d15430_0;  alias, 1 drivers
v0000017c60d061e0_0 .var "CF", 0 0;
v0000017c60d083a0_0 .net "ZF", 0 0, L_0000017c60daebd0;  alias, 1 drivers
v0000017c60d084e0_0 .net *"_ivl_1", 0 0, L_0000017c60d42860;  1 drivers
v0000017c60d08580_0 .var "res", 31 0;
E_0000017c60c88f20 .event anyedge, v0000017c60d077c0_0, v0000017c60d07fe0_0, v0000017c60d06e60_0, v0000017c60d061e0_0;
L_0000017c60d42860 .reduce/or v0000017c60d08580_0;
S_0000017c60b10140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000017c60a569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000017c60d0a720 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d0a758 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d0a790 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d0a7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d0a800 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d0a838 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d0a870 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d0a8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d0a8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d0a918 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d0a950 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d0a988 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d0a9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d0a9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d0aa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d0aa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d0aaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d0aad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d0ab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d0ab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d0ab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d0abb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d0abf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d0ac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d0ac60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d08620_0 .var "ALU_OP", 3 0;
v0000017c60d086c0_0 .net "opcode", 11 0, v0000017c60d15bb0_0;  alias, 1 drivers
E_0000017c60c88b20 .event anyedge, v0000017c60c10fc0_0;
S_0000017c60b102d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000017c60d136d0_0 .net "EX1_forward_to_B", 31 0, v0000017c60d12eb0_0;  alias, 1 drivers
v0000017c60d12a50_0 .net "EX_PFC", 31 0, v0000017c60d12ff0_0;  alias, 1 drivers
v0000017c60d13450_0 .net "EX_PFC_to_IF", 31 0, L_0000017c60d42720;  alias, 1 drivers
v0000017c60d12230_0 .net "alu_selA", 1 0, L_0000017c60d3f980;  alias, 1 drivers
v0000017c60d13310_0 .net "alu_selB", 1 0, L_0000017c60d41b40;  alias, 1 drivers
v0000017c60d14210_0 .net "ex_haz", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d12f50_0 .net "id_haz", 31 0, L_0000017c60d43440;  alias, 1 drivers
v0000017c60d125f0_0 .net "is_jr", 0 0, v0000017c60d14350_0;  alias, 1 drivers
v0000017c60d13f90_0 .net "mem_haz", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
v0000017c60d12730_0 .net "oper1", 31 0, L_0000017c60d47260;  alias, 1 drivers
v0000017c60d13b30_0 .net "oper2", 31 0, L_0000017c60dae930;  alias, 1 drivers
v0000017c60d13d10_0 .net "pc", 31 0, v0000017c60d13630_0;  alias, 1 drivers
v0000017c60d12370_0 .net "rs1", 31 0, v0000017c60d14030_0;  alias, 1 drivers
v0000017c60d13ef0_0 .net "rs2_in", 31 0, v0000017c60d12d70_0;  alias, 1 drivers
v0000017c60d12690_0 .net "rs2_out", 31 0, L_0000017c60daee00;  alias, 1 drivers
v0000017c60d13130_0 .net "store_rs2_forward", 1 0, L_0000017c60d41960;  alias, 1 drivers
L_0000017c60d42720 .functor MUXZ 32, v0000017c60d12ff0_0, L_0000017c60d47260, v0000017c60d14350_0, C4<>;
S_0000017c60b0d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000017c60b102d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000017c60c88b60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000017c60d46b60 .functor NOT 1, L_0000017c60d43940, C4<0>, C4<0>, C4<0>;
L_0000017c60d45b30 .functor NOT 1, L_0000017c60d43da0, C4<0>, C4<0>, C4<0>;
L_0000017c60d46cb0 .functor NOT 1, L_0000017c60d43c60, C4<0>, C4<0>, C4<0>;
L_0000017c60d46e00 .functor NOT 1, L_0000017c60d439e0, C4<0>, C4<0>, C4<0>;
L_0000017c60d46ee0 .functor AND 32, L_0000017c60d45f90, v0000017c60d14030_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d47030 .functor AND 32, L_0000017c60d46c40, L_0000017c60dcaf90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d45580 .functor OR 32, L_0000017c60d46ee0, L_0000017c60d47030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60d45ba0 .functor AND 32, L_0000017c60d45510, v0000017c60d04cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d472d0 .functor OR 32, L_0000017c60d45580, L_0000017c60d45ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60d47110 .functor AND 32, L_0000017c60d46f50, L_0000017c60d43440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d47260 .functor OR 32, L_0000017c60d472d0, L_0000017c60d47110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d09660_0 .net *"_ivl_1", 0 0, L_0000017c60d43940;  1 drivers
v0000017c60d09de0_0 .net *"_ivl_13", 0 0, L_0000017c60d43c60;  1 drivers
v0000017c60d08940_0 .net *"_ivl_14", 0 0, L_0000017c60d46cb0;  1 drivers
v0000017c60d08800_0 .net *"_ivl_19", 0 0, L_0000017c60d43300;  1 drivers
v0000017c60d09340_0 .net *"_ivl_2", 0 0, L_0000017c60d46b60;  1 drivers
v0000017c60d0e970_0 .net *"_ivl_23", 0 0, L_0000017c60d42a40;  1 drivers
v0000017c60d0f370_0 .net *"_ivl_27", 0 0, L_0000017c60d439e0;  1 drivers
v0000017c60d0f4b0_0 .net *"_ivl_28", 0 0, L_0000017c60d46e00;  1 drivers
v0000017c60d0f0f0_0 .net *"_ivl_33", 0 0, L_0000017c60d427c0;  1 drivers
v0000017c60d0f730_0 .net *"_ivl_37", 0 0, L_0000017c60d434e0;  1 drivers
v0000017c60d0f550_0 .net *"_ivl_40", 31 0, L_0000017c60d46ee0;  1 drivers
v0000017c60d0ec90_0 .net *"_ivl_42", 31 0, L_0000017c60d47030;  1 drivers
v0000017c60d0ee70_0 .net *"_ivl_44", 31 0, L_0000017c60d45580;  1 drivers
v0000017c60d0ed30_0 .net *"_ivl_46", 31 0, L_0000017c60d45ba0;  1 drivers
v0000017c60d0efb0_0 .net *"_ivl_48", 31 0, L_0000017c60d472d0;  1 drivers
v0000017c60d0edd0_0 .net *"_ivl_50", 31 0, L_0000017c60d47110;  1 drivers
v0000017c60d0f410_0 .net *"_ivl_7", 0 0, L_0000017c60d43da0;  1 drivers
v0000017c60d0f5f0_0 .net *"_ivl_8", 0 0, L_0000017c60d45b30;  1 drivers
v0000017c60d0ef10_0 .net "ina", 31 0, v0000017c60d14030_0;  alias, 1 drivers
v0000017c60d0fb90_0 .net "inb", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
v0000017c60d0f690_0 .net "inc", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d0e8d0_0 .net "ind", 31 0, L_0000017c60d43440;  alias, 1 drivers
v0000017c60d0f050_0 .net "out", 31 0, L_0000017c60d47260;  alias, 1 drivers
v0000017c60d0f7d0_0 .net "s0", 31 0, L_0000017c60d45f90;  1 drivers
v0000017c60d0f870_0 .net "s1", 31 0, L_0000017c60d46c40;  1 drivers
v0000017c60d0f910_0 .net "s2", 31 0, L_0000017c60d45510;  1 drivers
v0000017c60d0eb50_0 .net "s3", 31 0, L_0000017c60d46f50;  1 drivers
v0000017c60d0f190_0 .net "sel", 1 0, L_0000017c60d3f980;  alias, 1 drivers
L_0000017c60d43940 .part L_0000017c60d3f980, 1, 1;
LS_0000017c60d43b20_0_0 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_4 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_8 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_12 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_16 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_20 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_24 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_0_28 .concat [ 1 1 1 1], L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60, L_0000017c60d46b60;
LS_0000017c60d43b20_1_0 .concat [ 4 4 4 4], LS_0000017c60d43b20_0_0, LS_0000017c60d43b20_0_4, LS_0000017c60d43b20_0_8, LS_0000017c60d43b20_0_12;
LS_0000017c60d43b20_1_4 .concat [ 4 4 4 4], LS_0000017c60d43b20_0_16, LS_0000017c60d43b20_0_20, LS_0000017c60d43b20_0_24, LS_0000017c60d43b20_0_28;
L_0000017c60d43b20 .concat [ 16 16 0 0], LS_0000017c60d43b20_1_0, LS_0000017c60d43b20_1_4;
L_0000017c60d43da0 .part L_0000017c60d3f980, 0, 1;
LS_0000017c60d43260_0_0 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_4 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_8 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_12 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_16 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_20 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_24 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_0_28 .concat [ 1 1 1 1], L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30, L_0000017c60d45b30;
LS_0000017c60d43260_1_0 .concat [ 4 4 4 4], LS_0000017c60d43260_0_0, LS_0000017c60d43260_0_4, LS_0000017c60d43260_0_8, LS_0000017c60d43260_0_12;
LS_0000017c60d43260_1_4 .concat [ 4 4 4 4], LS_0000017c60d43260_0_16, LS_0000017c60d43260_0_20, LS_0000017c60d43260_0_24, LS_0000017c60d43260_0_28;
L_0000017c60d43260 .concat [ 16 16 0 0], LS_0000017c60d43260_1_0, LS_0000017c60d43260_1_4;
L_0000017c60d43c60 .part L_0000017c60d3f980, 1, 1;
LS_0000017c60d43f80_0_0 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_4 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_8 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_12 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_16 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_20 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_24 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_0_28 .concat [ 1 1 1 1], L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0, L_0000017c60d46cb0;
LS_0000017c60d43f80_1_0 .concat [ 4 4 4 4], LS_0000017c60d43f80_0_0, LS_0000017c60d43f80_0_4, LS_0000017c60d43f80_0_8, LS_0000017c60d43f80_0_12;
LS_0000017c60d43f80_1_4 .concat [ 4 4 4 4], LS_0000017c60d43f80_0_16, LS_0000017c60d43f80_0_20, LS_0000017c60d43f80_0_24, LS_0000017c60d43f80_0_28;
L_0000017c60d43f80 .concat [ 16 16 0 0], LS_0000017c60d43f80_1_0, LS_0000017c60d43f80_1_4;
L_0000017c60d43300 .part L_0000017c60d3f980, 0, 1;
LS_0000017c60d429a0_0_0 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_4 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_8 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_12 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_16 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_20 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_24 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_0_28 .concat [ 1 1 1 1], L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300, L_0000017c60d43300;
LS_0000017c60d429a0_1_0 .concat [ 4 4 4 4], LS_0000017c60d429a0_0_0, LS_0000017c60d429a0_0_4, LS_0000017c60d429a0_0_8, LS_0000017c60d429a0_0_12;
LS_0000017c60d429a0_1_4 .concat [ 4 4 4 4], LS_0000017c60d429a0_0_16, LS_0000017c60d429a0_0_20, LS_0000017c60d429a0_0_24, LS_0000017c60d429a0_0_28;
L_0000017c60d429a0 .concat [ 16 16 0 0], LS_0000017c60d429a0_1_0, LS_0000017c60d429a0_1_4;
L_0000017c60d42a40 .part L_0000017c60d3f980, 1, 1;
LS_0000017c60d438a0_0_0 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_4 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_8 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_12 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_16 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_20 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_24 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_0_28 .concat [ 1 1 1 1], L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40, L_0000017c60d42a40;
LS_0000017c60d438a0_1_0 .concat [ 4 4 4 4], LS_0000017c60d438a0_0_0, LS_0000017c60d438a0_0_4, LS_0000017c60d438a0_0_8, LS_0000017c60d438a0_0_12;
LS_0000017c60d438a0_1_4 .concat [ 4 4 4 4], LS_0000017c60d438a0_0_16, LS_0000017c60d438a0_0_20, LS_0000017c60d438a0_0_24, LS_0000017c60d438a0_0_28;
L_0000017c60d438a0 .concat [ 16 16 0 0], LS_0000017c60d438a0_1_0, LS_0000017c60d438a0_1_4;
L_0000017c60d439e0 .part L_0000017c60d3f980, 0, 1;
LS_0000017c60d436c0_0_0 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_4 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_8 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_12 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_16 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_20 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_24 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_0_28 .concat [ 1 1 1 1], L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00, L_0000017c60d46e00;
LS_0000017c60d436c0_1_0 .concat [ 4 4 4 4], LS_0000017c60d436c0_0_0, LS_0000017c60d436c0_0_4, LS_0000017c60d436c0_0_8, LS_0000017c60d436c0_0_12;
LS_0000017c60d436c0_1_4 .concat [ 4 4 4 4], LS_0000017c60d436c0_0_16, LS_0000017c60d436c0_0_20, LS_0000017c60d436c0_0_24, LS_0000017c60d436c0_0_28;
L_0000017c60d436c0 .concat [ 16 16 0 0], LS_0000017c60d436c0_1_0, LS_0000017c60d436c0_1_4;
L_0000017c60d427c0 .part L_0000017c60d3f980, 1, 1;
LS_0000017c60d43a80_0_0 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_4 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_8 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_12 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_16 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_20 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_24 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_0_28 .concat [ 1 1 1 1], L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0, L_0000017c60d427c0;
LS_0000017c60d43a80_1_0 .concat [ 4 4 4 4], LS_0000017c60d43a80_0_0, LS_0000017c60d43a80_0_4, LS_0000017c60d43a80_0_8, LS_0000017c60d43a80_0_12;
LS_0000017c60d43a80_1_4 .concat [ 4 4 4 4], LS_0000017c60d43a80_0_16, LS_0000017c60d43a80_0_20, LS_0000017c60d43a80_0_24, LS_0000017c60d43a80_0_28;
L_0000017c60d43a80 .concat [ 16 16 0 0], LS_0000017c60d43a80_1_0, LS_0000017c60d43a80_1_4;
L_0000017c60d434e0 .part L_0000017c60d3f980, 0, 1;
LS_0000017c60d440c0_0_0 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_4 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_8 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_12 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_16 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_20 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_24 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_0_28 .concat [ 1 1 1 1], L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0, L_0000017c60d434e0;
LS_0000017c60d440c0_1_0 .concat [ 4 4 4 4], LS_0000017c60d440c0_0_0, LS_0000017c60d440c0_0_4, LS_0000017c60d440c0_0_8, LS_0000017c60d440c0_0_12;
LS_0000017c60d440c0_1_4 .concat [ 4 4 4 4], LS_0000017c60d440c0_0_16, LS_0000017c60d440c0_0_20, LS_0000017c60d440c0_0_24, LS_0000017c60d440c0_0_28;
L_0000017c60d440c0 .concat [ 16 16 0 0], LS_0000017c60d440c0_1_0, LS_0000017c60d440c0_1_4;
S_0000017c60b0da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000017c60b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60d45f90 .functor AND 32, L_0000017c60d43b20, L_0000017c60d43260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d088a0_0 .net "in1", 31 0, L_0000017c60d43b20;  1 drivers
v0000017c60d08da0_0 .net "in2", 31 0, L_0000017c60d43260;  1 drivers
v0000017c60d09c00_0 .net "out", 31 0, L_0000017c60d45f90;  alias, 1 drivers
S_0000017c60ac8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000017c60b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60d46c40 .functor AND 32, L_0000017c60d43f80, L_0000017c60d429a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d08f80_0 .net "in1", 31 0, L_0000017c60d43f80;  1 drivers
v0000017c60d09a20_0 .net "in2", 31 0, L_0000017c60d429a0;  1 drivers
v0000017c60d09ca0_0 .net "out", 31 0, L_0000017c60d46c40;  alias, 1 drivers
S_0000017c60ac8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000017c60b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60d45510 .functor AND 32, L_0000017c60d438a0, L_0000017c60d436c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d090c0_0 .net "in1", 31 0, L_0000017c60d438a0;  1 drivers
v0000017c60d09160_0 .net "in2", 31 0, L_0000017c60d436c0;  1 drivers
v0000017c60d09480_0 .net "out", 31 0, L_0000017c60d45510;  alias, 1 drivers
S_0000017c60d0b4c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000017c60b0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60d46f50 .functor AND 32, L_0000017c60d43a80, L_0000017c60d440c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d09200_0 .net "in1", 31 0, L_0000017c60d43a80;  1 drivers
v0000017c60d09d40_0 .net "in2", 31 0, L_0000017c60d440c0;  1 drivers
v0000017c60d09520_0 .net "out", 31 0, L_0000017c60d46f50;  alias, 1 drivers
S_0000017c60d0b7e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000017c60b102d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000017c60c897a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000017c60d471f0 .functor NOT 1, L_0000017c60d44520, C4<0>, C4<0>, C4<0>;
L_0000017c60d47340 .functor NOT 1, L_0000017c60d42c20, C4<0>, C4<0>, C4<0>;
L_0000017c60d473b0 .functor NOT 1, L_0000017c60d44340, C4<0>, C4<0>, C4<0>;
L_0000017c60dafb20 .functor NOT 1, L_0000017c60d43bc0, C4<0>, C4<0>, C4<0>;
L_0000017c60daef50 .functor AND 32, L_0000017c60d47180, v0000017c60d12eb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60dae700 .functor AND 32, L_0000017c60d470a0, L_0000017c60dcaf90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60daf650 .functor OR 32, L_0000017c60daef50, L_0000017c60dae700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60daf7a0 .functor AND 32, L_0000017c60c81310, v0000017c60d04cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60dafc00 .functor OR 32, L_0000017c60daf650, L_0000017c60daf7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60daf030 .functor AND 32, L_0000017c60daf0a0, L_0000017c60d43440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60dae930 .functor OR 32, L_0000017c60dafc00, L_0000017c60daf030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d0e650_0 .net *"_ivl_1", 0 0, L_0000017c60d44520;  1 drivers
v0000017c60d0e6f0_0 .net *"_ivl_13", 0 0, L_0000017c60d44340;  1 drivers
v0000017c60d0d570_0 .net *"_ivl_14", 0 0, L_0000017c60d473b0;  1 drivers
v0000017c60d0bf90_0 .net *"_ivl_19", 0 0, L_0000017c60d42e00;  1 drivers
v0000017c60d0d6b0_0 .net *"_ivl_2", 0 0, L_0000017c60d471f0;  1 drivers
v0000017c60d0e3d0_0 .net *"_ivl_23", 0 0, L_0000017c60d44b60;  1 drivers
v0000017c60d0c030_0 .net *"_ivl_27", 0 0, L_0000017c60d43bc0;  1 drivers
v0000017c60d0cfd0_0 .net *"_ivl_28", 0 0, L_0000017c60dafb20;  1 drivers
v0000017c60d0cf30_0 .net *"_ivl_33", 0 0, L_0000017c60d44980;  1 drivers
v0000017c60d0e330_0 .net *"_ivl_37", 0 0, L_0000017c60d43d00;  1 drivers
v0000017c60d0d1b0_0 .net *"_ivl_40", 31 0, L_0000017c60daef50;  1 drivers
v0000017c60d0d610_0 .net *"_ivl_42", 31 0, L_0000017c60dae700;  1 drivers
v0000017c60d0e150_0 .net *"_ivl_44", 31 0, L_0000017c60daf650;  1 drivers
v0000017c60d0c990_0 .net *"_ivl_46", 31 0, L_0000017c60daf7a0;  1 drivers
v0000017c60d0d9d0_0 .net *"_ivl_48", 31 0, L_0000017c60dafc00;  1 drivers
v0000017c60d0d250_0 .net *"_ivl_50", 31 0, L_0000017c60daf030;  1 drivers
v0000017c60d0cdf0_0 .net *"_ivl_7", 0 0, L_0000017c60d42c20;  1 drivers
v0000017c60d0e470_0 .net *"_ivl_8", 0 0, L_0000017c60d47340;  1 drivers
v0000017c60d0ce90_0 .net "ina", 31 0, v0000017c60d12eb0_0;  alias, 1 drivers
v0000017c60d0c530_0 .net "inb", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
v0000017c60d0d750_0 .net "inc", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d0d7f0_0 .net "ind", 31 0, L_0000017c60d43440;  alias, 1 drivers
v0000017c60d0d890_0 .net "out", 31 0, L_0000017c60dae930;  alias, 1 drivers
v0000017c60d0cad0_0 .net "s0", 31 0, L_0000017c60d47180;  1 drivers
v0000017c60d0c170_0 .net "s1", 31 0, L_0000017c60d470a0;  1 drivers
v0000017c60d0d930_0 .net "s2", 31 0, L_0000017c60c81310;  1 drivers
v0000017c60d0e010_0 .net "s3", 31 0, L_0000017c60daf0a0;  1 drivers
v0000017c60d0d4d0_0 .net "sel", 1 0, L_0000017c60d41b40;  alias, 1 drivers
L_0000017c60d44520 .part L_0000017c60d41b40, 1, 1;
LS_0000017c60d44200_0_0 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_4 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_8 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_12 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_16 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_20 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_24 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_0_28 .concat [ 1 1 1 1], L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0, L_0000017c60d471f0;
LS_0000017c60d44200_1_0 .concat [ 4 4 4 4], LS_0000017c60d44200_0_0, LS_0000017c60d44200_0_4, LS_0000017c60d44200_0_8, LS_0000017c60d44200_0_12;
LS_0000017c60d44200_1_4 .concat [ 4 4 4 4], LS_0000017c60d44200_0_16, LS_0000017c60d44200_0_20, LS_0000017c60d44200_0_24, LS_0000017c60d44200_0_28;
L_0000017c60d44200 .concat [ 16 16 0 0], LS_0000017c60d44200_1_0, LS_0000017c60d44200_1_4;
L_0000017c60d42c20 .part L_0000017c60d41b40, 0, 1;
LS_0000017c60d442a0_0_0 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_4 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_8 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_12 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_16 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_20 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_24 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_0_28 .concat [ 1 1 1 1], L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340, L_0000017c60d47340;
LS_0000017c60d442a0_1_0 .concat [ 4 4 4 4], LS_0000017c60d442a0_0_0, LS_0000017c60d442a0_0_4, LS_0000017c60d442a0_0_8, LS_0000017c60d442a0_0_12;
LS_0000017c60d442a0_1_4 .concat [ 4 4 4 4], LS_0000017c60d442a0_0_16, LS_0000017c60d442a0_0_20, LS_0000017c60d442a0_0_24, LS_0000017c60d442a0_0_28;
L_0000017c60d442a0 .concat [ 16 16 0 0], LS_0000017c60d442a0_1_0, LS_0000017c60d442a0_1_4;
L_0000017c60d44340 .part L_0000017c60d41b40, 1, 1;
LS_0000017c60d42b80_0_0 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_4 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_8 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_12 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_16 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_20 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_24 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_0_28 .concat [ 1 1 1 1], L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0, L_0000017c60d473b0;
LS_0000017c60d42b80_1_0 .concat [ 4 4 4 4], LS_0000017c60d42b80_0_0, LS_0000017c60d42b80_0_4, LS_0000017c60d42b80_0_8, LS_0000017c60d42b80_0_12;
LS_0000017c60d42b80_1_4 .concat [ 4 4 4 4], LS_0000017c60d42b80_0_16, LS_0000017c60d42b80_0_20, LS_0000017c60d42b80_0_24, LS_0000017c60d42b80_0_28;
L_0000017c60d42b80 .concat [ 16 16 0 0], LS_0000017c60d42b80_1_0, LS_0000017c60d42b80_1_4;
L_0000017c60d42e00 .part L_0000017c60d41b40, 0, 1;
LS_0000017c60d448e0_0_0 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_4 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_8 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_12 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_16 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_20 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_24 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_0_28 .concat [ 1 1 1 1], L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00, L_0000017c60d42e00;
LS_0000017c60d448e0_1_0 .concat [ 4 4 4 4], LS_0000017c60d448e0_0_0, LS_0000017c60d448e0_0_4, LS_0000017c60d448e0_0_8, LS_0000017c60d448e0_0_12;
LS_0000017c60d448e0_1_4 .concat [ 4 4 4 4], LS_0000017c60d448e0_0_16, LS_0000017c60d448e0_0_20, LS_0000017c60d448e0_0_24, LS_0000017c60d448e0_0_28;
L_0000017c60d448e0 .concat [ 16 16 0 0], LS_0000017c60d448e0_1_0, LS_0000017c60d448e0_1_4;
L_0000017c60d44b60 .part L_0000017c60d41b40, 1, 1;
LS_0000017c60d44c00_0_0 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_4 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_8 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_12 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_16 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_20 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_24 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_0_28 .concat [ 1 1 1 1], L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60, L_0000017c60d44b60;
LS_0000017c60d44c00_1_0 .concat [ 4 4 4 4], LS_0000017c60d44c00_0_0, LS_0000017c60d44c00_0_4, LS_0000017c60d44c00_0_8, LS_0000017c60d44c00_0_12;
LS_0000017c60d44c00_1_4 .concat [ 4 4 4 4], LS_0000017c60d44c00_0_16, LS_0000017c60d44c00_0_20, LS_0000017c60d44c00_0_24, LS_0000017c60d44c00_0_28;
L_0000017c60d44c00 .concat [ 16 16 0 0], LS_0000017c60d44c00_1_0, LS_0000017c60d44c00_1_4;
L_0000017c60d43bc0 .part L_0000017c60d41b40, 0, 1;
LS_0000017c60d42ea0_0_0 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_4 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_8 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_12 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_16 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_20 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_24 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_0_28 .concat [ 1 1 1 1], L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20, L_0000017c60dafb20;
LS_0000017c60d42ea0_1_0 .concat [ 4 4 4 4], LS_0000017c60d42ea0_0_0, LS_0000017c60d42ea0_0_4, LS_0000017c60d42ea0_0_8, LS_0000017c60d42ea0_0_12;
LS_0000017c60d42ea0_1_4 .concat [ 4 4 4 4], LS_0000017c60d42ea0_0_16, LS_0000017c60d42ea0_0_20, LS_0000017c60d42ea0_0_24, LS_0000017c60d42ea0_0_28;
L_0000017c60d42ea0 .concat [ 16 16 0 0], LS_0000017c60d42ea0_1_0, LS_0000017c60d42ea0_1_4;
L_0000017c60d44980 .part L_0000017c60d41b40, 1, 1;
LS_0000017c60d43580_0_0 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_4 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_8 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_12 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_16 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_20 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_24 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_0_28 .concat [ 1 1 1 1], L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980, L_0000017c60d44980;
LS_0000017c60d43580_1_0 .concat [ 4 4 4 4], LS_0000017c60d43580_0_0, LS_0000017c60d43580_0_4, LS_0000017c60d43580_0_8, LS_0000017c60d43580_0_12;
LS_0000017c60d43580_1_4 .concat [ 4 4 4 4], LS_0000017c60d43580_0_16, LS_0000017c60d43580_0_20, LS_0000017c60d43580_0_24, LS_0000017c60d43580_0_28;
L_0000017c60d43580 .concat [ 16 16 0 0], LS_0000017c60d43580_1_0, LS_0000017c60d43580_1_4;
L_0000017c60d43d00 .part L_0000017c60d41b40, 0, 1;
LS_0000017c60d433a0_0_0 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_4 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_8 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_12 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_16 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_20 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_24 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_0_28 .concat [ 1 1 1 1], L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00, L_0000017c60d43d00;
LS_0000017c60d433a0_1_0 .concat [ 4 4 4 4], LS_0000017c60d433a0_0_0, LS_0000017c60d433a0_0_4, LS_0000017c60d433a0_0_8, LS_0000017c60d433a0_0_12;
LS_0000017c60d433a0_1_4 .concat [ 4 4 4 4], LS_0000017c60d433a0_0_16, LS_0000017c60d433a0_0_20, LS_0000017c60d433a0_0_24, LS_0000017c60d433a0_0_28;
L_0000017c60d433a0 .concat [ 16 16 0 0], LS_0000017c60d433a0_1_0, LS_0000017c60d433a0_1_4;
S_0000017c60d0b1a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000017c60d0b7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60d47180 .functor AND 32, L_0000017c60d44200, L_0000017c60d442a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0f230_0 .net "in1", 31 0, L_0000017c60d44200;  1 drivers
v0000017c60d0e790_0 .net "in2", 31 0, L_0000017c60d442a0;  1 drivers
v0000017c60d0ea10_0 .net "out", 31 0, L_0000017c60d47180;  alias, 1 drivers
S_0000017c60d0b970 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000017c60d0b7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60d470a0 .functor AND 32, L_0000017c60d42b80, L_0000017c60d448e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0eab0_0 .net "in1", 31 0, L_0000017c60d42b80;  1 drivers
v0000017c60d0e830_0 .net "in2", 31 0, L_0000017c60d448e0;  1 drivers
v0000017c60d0ebf0_0 .net "out", 31 0, L_0000017c60d470a0;  alias, 1 drivers
S_0000017c60d0b010 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000017c60d0b7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60c81310 .functor AND 32, L_0000017c60d44c00, L_0000017c60d42ea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0f2d0_0 .net "in1", 31 0, L_0000017c60d44c00;  1 drivers
v0000017c60d0f9b0_0 .net "in2", 31 0, L_0000017c60d42ea0;  1 drivers
v0000017c60d0fa50_0 .net "out", 31 0, L_0000017c60c81310;  alias, 1 drivers
S_0000017c60d0bb00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000017c60d0b7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60daf0a0 .functor AND 32, L_0000017c60d43580, L_0000017c60d433a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0faf0_0 .net "in1", 31 0, L_0000017c60d43580;  1 drivers
v0000017c60d0e510_0 .net "in2", 31 0, L_0000017c60d433a0;  1 drivers
v0000017c60d0e5b0_0 .net "out", 31 0, L_0000017c60daf0a0;  alias, 1 drivers
S_0000017c60d0b650 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000017c60b102d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000017c60c89b20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000017c60daefc0 .functor NOT 1, L_0000017c60d44020, C4<0>, C4<0>, C4<0>;
L_0000017c60daf6c0 .functor NOT 1, L_0000017c60d42d60, C4<0>, C4<0>, C4<0>;
L_0000017c60dafb90 .functor NOT 1, L_0000017c60d424a0, C4<0>, C4<0>, C4<0>;
L_0000017c60daf180 .functor NOT 1, L_0000017c60d43080, C4<0>, C4<0>, C4<0>;
L_0000017c60daea10 .functor AND 32, L_0000017c60daf1f0, v0000017c60d12d70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60daf420 .functor AND 32, L_0000017c60dae9a0, L_0000017c60dcaf90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60dafea0 .functor OR 32, L_0000017c60daea10, L_0000017c60daf420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60daf9d0 .functor AND 32, L_0000017c60daec40, v0000017c60d04cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60daf3b0 .functor OR 32, L_0000017c60dafea0, L_0000017c60daf9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60daeb60 .functor AND 32, L_0000017c60dafd50, L_0000017c60d43440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60daee00 .functor OR 32, L_0000017c60daf3b0, L_0000017c60daeb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d0dbb0_0 .net *"_ivl_1", 0 0, L_0000017c60d44020;  1 drivers
v0000017c60d0dcf0_0 .net *"_ivl_13", 0 0, L_0000017c60d424a0;  1 drivers
v0000017c60d0c5d0_0 .net *"_ivl_14", 0 0, L_0000017c60dafb90;  1 drivers
v0000017c60d0c350_0 .net *"_ivl_19", 0 0, L_0000017c60d445c0;  1 drivers
v0000017c60d0dd90_0 .net *"_ivl_2", 0 0, L_0000017c60daefc0;  1 drivers
v0000017c60d0c670_0 .net *"_ivl_23", 0 0, L_0000017c60d42fe0;  1 drivers
v0000017c60d0d110_0 .net *"_ivl_27", 0 0, L_0000017c60d43080;  1 drivers
v0000017c60d0c710_0 .net *"_ivl_28", 0 0, L_0000017c60daf180;  1 drivers
v0000017c60d0c7b0_0 .net *"_ivl_33", 0 0, L_0000017c60d42680;  1 drivers
v0000017c60d0bdb0_0 .net *"_ivl_37", 0 0, L_0000017c60d447a0;  1 drivers
v0000017c60d0c850_0 .net *"_ivl_40", 31 0, L_0000017c60daea10;  1 drivers
v0000017c60d0d2f0_0 .net *"_ivl_42", 31 0, L_0000017c60daf420;  1 drivers
v0000017c60d0de30_0 .net *"_ivl_44", 31 0, L_0000017c60dafea0;  1 drivers
v0000017c60d0ded0_0 .net *"_ivl_46", 31 0, L_0000017c60daf9d0;  1 drivers
v0000017c60d0e1f0_0 .net *"_ivl_48", 31 0, L_0000017c60daf3b0;  1 drivers
v0000017c60d0be50_0 .net *"_ivl_50", 31 0, L_0000017c60daeb60;  1 drivers
v0000017c60d0bef0_0 .net *"_ivl_7", 0 0, L_0000017c60d42d60;  1 drivers
v0000017c60d0c0d0_0 .net *"_ivl_8", 0 0, L_0000017c60daf6c0;  1 drivers
v0000017c60d0c210_0 .net "ina", 31 0, v0000017c60d12d70_0;  alias, 1 drivers
v0000017c60d0c8f0_0 .net "inb", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
v0000017c60d0ccb0_0 .net "inc", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d0d390_0 .net "ind", 31 0, L_0000017c60d43440;  alias, 1 drivers
v0000017c60d0ca30_0 .net "out", 31 0, L_0000017c60daee00;  alias, 1 drivers
v0000017c60d0d430_0 .net "s0", 31 0, L_0000017c60daf1f0;  1 drivers
v0000017c60d0cb70_0 .net "s1", 31 0, L_0000017c60dae9a0;  1 drivers
v0000017c60d0cd50_0 .net "s2", 31 0, L_0000017c60daec40;  1 drivers
v0000017c60d13950_0 .net "s3", 31 0, L_0000017c60dafd50;  1 drivers
v0000017c60d127d0_0 .net "sel", 1 0, L_0000017c60d41960;  alias, 1 drivers
L_0000017c60d44020 .part L_0000017c60d41960, 1, 1;
LS_0000017c60d443e0_0_0 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_4 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_8 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_12 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_16 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_20 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_24 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_0_28 .concat [ 1 1 1 1], L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0, L_0000017c60daefc0;
LS_0000017c60d443e0_1_0 .concat [ 4 4 4 4], LS_0000017c60d443e0_0_0, LS_0000017c60d443e0_0_4, LS_0000017c60d443e0_0_8, LS_0000017c60d443e0_0_12;
LS_0000017c60d443e0_1_4 .concat [ 4 4 4 4], LS_0000017c60d443e0_0_16, LS_0000017c60d443e0_0_20, LS_0000017c60d443e0_0_24, LS_0000017c60d443e0_0_28;
L_0000017c60d443e0 .concat [ 16 16 0 0], LS_0000017c60d443e0_1_0, LS_0000017c60d443e0_1_4;
L_0000017c60d42d60 .part L_0000017c60d41960, 0, 1;
LS_0000017c60d43620_0_0 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_4 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_8 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_12 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_16 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_20 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_24 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_0_28 .concat [ 1 1 1 1], L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0, L_0000017c60daf6c0;
LS_0000017c60d43620_1_0 .concat [ 4 4 4 4], LS_0000017c60d43620_0_0, LS_0000017c60d43620_0_4, LS_0000017c60d43620_0_8, LS_0000017c60d43620_0_12;
LS_0000017c60d43620_1_4 .concat [ 4 4 4 4], LS_0000017c60d43620_0_16, LS_0000017c60d43620_0_20, LS_0000017c60d43620_0_24, LS_0000017c60d43620_0_28;
L_0000017c60d43620 .concat [ 16 16 0 0], LS_0000017c60d43620_1_0, LS_0000017c60d43620_1_4;
L_0000017c60d424a0 .part L_0000017c60d41960, 1, 1;
LS_0000017c60d42cc0_0_0 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_4 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_8 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_12 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_16 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_20 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_24 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_0_28 .concat [ 1 1 1 1], L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90, L_0000017c60dafb90;
LS_0000017c60d42cc0_1_0 .concat [ 4 4 4 4], LS_0000017c60d42cc0_0_0, LS_0000017c60d42cc0_0_4, LS_0000017c60d42cc0_0_8, LS_0000017c60d42cc0_0_12;
LS_0000017c60d42cc0_1_4 .concat [ 4 4 4 4], LS_0000017c60d42cc0_0_16, LS_0000017c60d42cc0_0_20, LS_0000017c60d42cc0_0_24, LS_0000017c60d42cc0_0_28;
L_0000017c60d42cc0 .concat [ 16 16 0 0], LS_0000017c60d42cc0_1_0, LS_0000017c60d42cc0_1_4;
L_0000017c60d445c0 .part L_0000017c60d41960, 0, 1;
LS_0000017c60d42f40_0_0 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_4 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_8 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_12 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_16 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_20 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_24 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_0_28 .concat [ 1 1 1 1], L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0, L_0000017c60d445c0;
LS_0000017c60d42f40_1_0 .concat [ 4 4 4 4], LS_0000017c60d42f40_0_0, LS_0000017c60d42f40_0_4, LS_0000017c60d42f40_0_8, LS_0000017c60d42f40_0_12;
LS_0000017c60d42f40_1_4 .concat [ 4 4 4 4], LS_0000017c60d42f40_0_16, LS_0000017c60d42f40_0_20, LS_0000017c60d42f40_0_24, LS_0000017c60d42f40_0_28;
L_0000017c60d42f40 .concat [ 16 16 0 0], LS_0000017c60d42f40_1_0, LS_0000017c60d42f40_1_4;
L_0000017c60d42fe0 .part L_0000017c60d41960, 1, 1;
LS_0000017c60d43120_0_0 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_4 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_8 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_12 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_16 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_20 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_24 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_0_28 .concat [ 1 1 1 1], L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0, L_0000017c60d42fe0;
LS_0000017c60d43120_1_0 .concat [ 4 4 4 4], LS_0000017c60d43120_0_0, LS_0000017c60d43120_0_4, LS_0000017c60d43120_0_8, LS_0000017c60d43120_0_12;
LS_0000017c60d43120_1_4 .concat [ 4 4 4 4], LS_0000017c60d43120_0_16, LS_0000017c60d43120_0_20, LS_0000017c60d43120_0_24, LS_0000017c60d43120_0_28;
L_0000017c60d43120 .concat [ 16 16 0 0], LS_0000017c60d43120_1_0, LS_0000017c60d43120_1_4;
L_0000017c60d43080 .part L_0000017c60d41960, 0, 1;
LS_0000017c60d44660_0_0 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_4 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_8 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_12 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_16 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_20 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_24 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_0_28 .concat [ 1 1 1 1], L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180, L_0000017c60daf180;
LS_0000017c60d44660_1_0 .concat [ 4 4 4 4], LS_0000017c60d44660_0_0, LS_0000017c60d44660_0_4, LS_0000017c60d44660_0_8, LS_0000017c60d44660_0_12;
LS_0000017c60d44660_1_4 .concat [ 4 4 4 4], LS_0000017c60d44660_0_16, LS_0000017c60d44660_0_20, LS_0000017c60d44660_0_24, LS_0000017c60d44660_0_28;
L_0000017c60d44660 .concat [ 16 16 0 0], LS_0000017c60d44660_1_0, LS_0000017c60d44660_1_4;
L_0000017c60d42680 .part L_0000017c60d41960, 1, 1;
LS_0000017c60d44700_0_0 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_4 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_8 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_12 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_16 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_20 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_24 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_0_28 .concat [ 1 1 1 1], L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680, L_0000017c60d42680;
LS_0000017c60d44700_1_0 .concat [ 4 4 4 4], LS_0000017c60d44700_0_0, LS_0000017c60d44700_0_4, LS_0000017c60d44700_0_8, LS_0000017c60d44700_0_12;
LS_0000017c60d44700_1_4 .concat [ 4 4 4 4], LS_0000017c60d44700_0_16, LS_0000017c60d44700_0_20, LS_0000017c60d44700_0_24, LS_0000017c60d44700_0_28;
L_0000017c60d44700 .concat [ 16 16 0 0], LS_0000017c60d44700_1_0, LS_0000017c60d44700_1_4;
L_0000017c60d447a0 .part L_0000017c60d41960, 0, 1;
LS_0000017c60d44a20_0_0 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_4 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_8 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_12 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_16 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_20 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_24 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_0_28 .concat [ 1 1 1 1], L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0, L_0000017c60d447a0;
LS_0000017c60d44a20_1_0 .concat [ 4 4 4 4], LS_0000017c60d44a20_0_0, LS_0000017c60d44a20_0_4, LS_0000017c60d44a20_0_8, LS_0000017c60d44a20_0_12;
LS_0000017c60d44a20_1_4 .concat [ 4 4 4 4], LS_0000017c60d44a20_0_16, LS_0000017c60d44a20_0_20, LS_0000017c60d44a20_0_24, LS_0000017c60d44a20_0_28;
L_0000017c60d44a20 .concat [ 16 16 0 0], LS_0000017c60d44a20_1_0, LS_0000017c60d44a20_1_4;
S_0000017c60d0ae80 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000017c60d0b650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60daf1f0 .functor AND 32, L_0000017c60d443e0, L_0000017c60d43620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0da70_0 .net "in1", 31 0, L_0000017c60d443e0;  1 drivers
v0000017c60d0dc50_0 .net "in2", 31 0, L_0000017c60d43620;  1 drivers
v0000017c60d0d070_0 .net "out", 31 0, L_0000017c60daf1f0;  alias, 1 drivers
S_0000017c60d0acf0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000017c60d0b650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60dae9a0 .functor AND 32, L_0000017c60d42cc0, L_0000017c60d42f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0cc10_0 .net "in1", 31 0, L_0000017c60d42cc0;  1 drivers
v0000017c60d0df70_0 .net "in2", 31 0, L_0000017c60d42f40;  1 drivers
v0000017c60d0c2b0_0 .net "out", 31 0, L_0000017c60dae9a0;  alias, 1 drivers
S_0000017c60d0b330 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000017c60d0b650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60daec40 .functor AND 32, L_0000017c60d43120, L_0000017c60d44660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0e290_0 .net "in1", 31 0, L_0000017c60d43120;  1 drivers
v0000017c60d0bd10_0 .net "in2", 31 0, L_0000017c60d44660;  1 drivers
v0000017c60d0db10_0 .net "out", 31 0, L_0000017c60daec40;  alias, 1 drivers
S_0000017c60d10b20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000017c60d0b650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000017c60dafd50 .functor AND 32, L_0000017c60d44700, L_0000017c60d44a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000017c60d0e0b0_0 .net "in1", 31 0, L_0000017c60d44700;  1 drivers
v0000017c60d0c3f0_0 .net "in2", 31 0, L_0000017c60d44a20;  1 drivers
v0000017c60d0c490_0 .net "out", 31 0, L_0000017c60dafd50;  alias, 1 drivers
S_0000017c60d10350 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000017c60d15ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d15d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d15d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d15d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d15dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d15df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d15e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d15e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d15ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d15ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d15f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d15f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d15f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d15fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d15ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d16028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d16060 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d16098 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d160d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d16108 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d16140 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d16178 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d161b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d161e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d16220 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d13630_0 .var "EX1_PC", 31 0;
v0000017c60d12ff0_0 .var "EX1_PFC", 31 0;
v0000017c60d12eb0_0 .var "EX1_forward_to_B", 31 0;
v0000017c60d131d0_0 .var "EX1_is_beq", 0 0;
v0000017c60d133b0_0 .var "EX1_is_bne", 0 0;
v0000017c60d139f0_0 .var "EX1_is_jal", 0 0;
v0000017c60d14350_0 .var "EX1_is_jr", 0 0;
v0000017c60d12870_0 .var "EX1_is_oper2_immed", 0 0;
v0000017c60d13090_0 .var "EX1_memread", 0 0;
v0000017c60d13770_0 .var "EX1_memwrite", 0 0;
v0000017c60d13810_0 .var "EX1_opcode", 11 0;
v0000017c60d138b0_0 .var "EX1_predicted", 0 0;
v0000017c60d13a90_0 .var "EX1_rd_ind", 4 0;
v0000017c60d12af0_0 .var "EX1_rd_indzero", 0 0;
v0000017c60d13c70_0 .var "EX1_regwrite", 0 0;
v0000017c60d14030_0 .var "EX1_rs1", 31 0;
v0000017c60d12b90_0 .var "EX1_rs1_ind", 4 0;
v0000017c60d12d70_0 .var "EX1_rs2", 31 0;
v0000017c60d12c30_0 .var "EX1_rs2_ind", 4 0;
v0000017c60d13270_0 .net "FLUSH", 0 0, v0000017c60d19220_0;  alias, 1 drivers
v0000017c60d134f0_0 .net "ID_PC", 31 0, v0000017c60d18c80_0;  alias, 1 drivers
v0000017c60d140d0_0 .net "ID_PFC_to_EX", 31 0, L_0000017c60d40f60;  alias, 1 drivers
v0000017c60d13590_0 .net "ID_forward_to_B", 31 0, L_0000017c60d3fde0;  alias, 1 drivers
v0000017c60d13bd0_0 .net "ID_is_beq", 0 0, L_0000017c60d3fca0;  alias, 1 drivers
v0000017c60d13db0_0 .net "ID_is_bne", 0 0, L_0000017c60d3fd40;  alias, 1 drivers
v0000017c60d13e50_0 .net "ID_is_jal", 0 0, L_0000017c60d425e0;  alias, 1 drivers
v0000017c60d14170_0 .net "ID_is_jr", 0 0, L_0000017c60d40420;  alias, 1 drivers
v0000017c60d142b0_0 .net "ID_is_oper2_immed", 0 0, L_0000017c60d462a0;  alias, 1 drivers
v0000017c60d12410_0 .net "ID_memread", 0 0, L_0000017c60d44160;  alias, 1 drivers
v0000017c60d143f0_0 .net "ID_memwrite", 0 0, L_0000017c60d43760;  alias, 1 drivers
v0000017c60d14490_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
v0000017c60d11d30_0 .net "ID_predicted", 0 0, v0000017c60d19e00_0;  alias, 1 drivers
v0000017c60d11dd0_0 .net "ID_rd_ind", 4 0, v0000017c60d2eb90_0;  alias, 1 drivers
v0000017c60d11e70_0 .net "ID_rd_indzero", 0 0, L_0000017c60d43ee0;  1 drivers
v0000017c60d124b0_0 .net "ID_regwrite", 0 0, L_0000017c60d43e40;  alias, 1 drivers
v0000017c60d120f0_0 .net "ID_rs1", 31 0, v0000017c60d1e720_0;  alias, 1 drivers
v0000017c60d11f10_0 .net "ID_rs1_ind", 4 0, v0000017c60d2ec30_0;  alias, 1 drivers
v0000017c60d12050_0 .net "ID_rs2", 31 0, v0000017c60d1e180_0;  alias, 1 drivers
v0000017c60d11fb0_0 .net "ID_rs2_ind", 4 0, v0000017c60d2dc90_0;  alias, 1 drivers
v0000017c60d12190_0 .net "clk", 0 0, L_0000017c60d461c0;  1 drivers
v0000017c60d129b0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
E_0000017c60c8a0a0 .event posedge, v0000017c60d04ed0_0, v0000017c60d12190_0;
S_0000017c60d112f0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000017c60d16260 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d16298 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d162d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d16308 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d16340 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d16378 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d163b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d163e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d16420 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d16458 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d16490 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d164c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d16500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d16538 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d16570 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d165a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d165e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d16618 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d16650 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d16688 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d166c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d166f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d16730 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d16768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d167a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d122d0_0 .net "EX1_ALU_OPER1", 31 0, L_0000017c60d47260;  alias, 1 drivers
v0000017c60d12550_0 .net "EX1_ALU_OPER2", 31 0, L_0000017c60dae930;  alias, 1 drivers
v0000017c60d12910_0 .net "EX1_PC", 31 0, v0000017c60d13630_0;  alias, 1 drivers
v0000017c60d12cd0_0 .net "EX1_PFC_to_IF", 31 0, L_0000017c60d42720;  alias, 1 drivers
v0000017c60d12e10_0 .net "EX1_forward_to_B", 31 0, v0000017c60d12eb0_0;  alias, 1 drivers
v0000017c60d15110_0 .net "EX1_is_beq", 0 0, v0000017c60d131d0_0;  alias, 1 drivers
v0000017c60d159d0_0 .net "EX1_is_bne", 0 0, v0000017c60d133b0_0;  alias, 1 drivers
v0000017c60d148f0_0 .net "EX1_is_jal", 0 0, v0000017c60d139f0_0;  alias, 1 drivers
v0000017c60d15570_0 .net "EX1_is_jr", 0 0, v0000017c60d14350_0;  alias, 1 drivers
v0000017c60d15070_0 .net "EX1_is_oper2_immed", 0 0, v0000017c60d12870_0;  alias, 1 drivers
v0000017c60d14fd0_0 .net "EX1_memread", 0 0, v0000017c60d13090_0;  alias, 1 drivers
v0000017c60d14f30_0 .net "EX1_memwrite", 0 0, v0000017c60d13770_0;  alias, 1 drivers
v0000017c60d14990_0 .net "EX1_opcode", 11 0, v0000017c60d13810_0;  alias, 1 drivers
v0000017c60d15b10_0 .net "EX1_predicted", 0 0, v0000017c60d138b0_0;  alias, 1 drivers
v0000017c60d14e90_0 .net "EX1_rd_ind", 4 0, v0000017c60d13a90_0;  alias, 1 drivers
v0000017c60d14a30_0 .net "EX1_rd_indzero", 0 0, v0000017c60d12af0_0;  alias, 1 drivers
v0000017c60d15390_0 .net "EX1_regwrite", 0 0, v0000017c60d13c70_0;  alias, 1 drivers
v0000017c60d151b0_0 .net "EX1_rs1", 31 0, v0000017c60d14030_0;  alias, 1 drivers
v0000017c60d14c10_0 .net "EX1_rs1_ind", 4 0, v0000017c60d12b90_0;  alias, 1 drivers
v0000017c60d15610_0 .net "EX1_rs2_ind", 4 0, v0000017c60d12c30_0;  alias, 1 drivers
v0000017c60d15250_0 .net "EX1_rs2_out", 31 0, L_0000017c60daee00;  alias, 1 drivers
v0000017c60d152f0_0 .var "EX2_ALU_OPER1", 31 0;
v0000017c60d15430_0 .var "EX2_ALU_OPER2", 31 0;
v0000017c60d14ad0_0 .var "EX2_PC", 31 0;
v0000017c60d154d0_0 .var "EX2_PFC_to_IF", 31 0;
v0000017c60d156b0_0 .var "EX2_forward_to_B", 31 0;
v0000017c60d14850_0 .var "EX2_is_beq", 0 0;
v0000017c60d15750_0 .var "EX2_is_bne", 0 0;
v0000017c60d157f0_0 .var "EX2_is_jal", 0 0;
v0000017c60d14cb0_0 .var "EX2_is_jr", 0 0;
v0000017c60d15890_0 .var "EX2_is_oper2_immed", 0 0;
v0000017c60d15930_0 .var "EX2_memread", 0 0;
v0000017c60d15a70_0 .var "EX2_memwrite", 0 0;
v0000017c60d15bb0_0 .var "EX2_opcode", 11 0;
v0000017c60d14b70_0 .var "EX2_predicted", 0 0;
v0000017c60d14530_0 .var "EX2_rd_ind", 4 0;
v0000017c60d145d0_0 .var "EX2_rd_indzero", 0 0;
v0000017c60d14df0_0 .var "EX2_regwrite", 0 0;
v0000017c60d14d50_0 .var "EX2_rs1", 31 0;
v0000017c60d14670_0 .var "EX2_rs1_ind", 4 0;
v0000017c60d14710_0 .var "EX2_rs2_ind", 4 0;
v0000017c60d147b0_0 .var "EX2_rs2_out", 31 0;
v0000017c60d19720_0 .net "FLUSH", 0 0, v0000017c60d192c0_0;  alias, 1 drivers
v0000017c60d1a580_0 .net "clk", 0 0, L_0000017c60dae850;  1 drivers
v0000017c60d1a6c0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
E_0000017c60c8a5a0 .event posedge, v0000017c60d04ed0_0, v0000017c60d1a580_0;
S_0000017c60d11160 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000017c60d1e7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d1e828 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d1e860 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d1e898 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d1e8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d1e908 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d1e940 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d1e978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d1e9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d1e9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d1ea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d1ea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d1ea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d1eac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d1eb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d1eb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d1eb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d1eba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d1ebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d1ec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d1ec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d1ec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d1ecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d1ecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d1ed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000017c60d45cf0 .functor OR 1, L_0000017c60d3fca0, L_0000017c60d3fd40, C4<0>, C4<0>;
L_0000017c60d46a10 .functor AND 1, L_0000017c60d45cf0, L_0000017c60d45e40, C4<1>, C4<1>;
L_0000017c60d46d90 .functor OR 1, L_0000017c60d3fca0, L_0000017c60d3fd40, C4<0>, C4<0>;
L_0000017c60d467e0 .functor AND 1, L_0000017c60d46d90, L_0000017c60d45e40, C4<1>, C4<1>;
L_0000017c60d45660 .functor OR 1, L_0000017c60d3fca0, L_0000017c60d3fd40, C4<0>, C4<0>;
L_0000017c60d456d0 .functor AND 1, L_0000017c60d45660, v0000017c60d19e00_0, C4<1>, C4<1>;
v0000017c60d17c40_0 .net "EX1_memread", 0 0, v0000017c60d13090_0;  alias, 1 drivers
v0000017c60d16ca0_0 .net "EX1_opcode", 11 0, v0000017c60d13810_0;  alias, 1 drivers
v0000017c60d18140_0 .net "EX1_rd_ind", 4 0, v0000017c60d13a90_0;  alias, 1 drivers
v0000017c60d18b40_0 .net "EX1_rd_indzero", 0 0, v0000017c60d12af0_0;  alias, 1 drivers
v0000017c60d168e0_0 .net "EX2_memread", 0 0, v0000017c60d15930_0;  alias, 1 drivers
v0000017c60d18000_0 .net "EX2_opcode", 11 0, v0000017c60d15bb0_0;  alias, 1 drivers
v0000017c60d176a0_0 .net "EX2_rd_ind", 4 0, v0000017c60d14530_0;  alias, 1 drivers
v0000017c60d16d40_0 .net "EX2_rd_indzero", 0 0, v0000017c60d145d0_0;  alias, 1 drivers
v0000017c60d16a20_0 .net "ID_EX1_flush", 0 0, v0000017c60d19220_0;  alias, 1 drivers
v0000017c60d17a60_0 .net "ID_EX2_flush", 0 0, v0000017c60d192c0_0;  alias, 1 drivers
v0000017c60d18280_0 .net "ID_is_beq", 0 0, L_0000017c60d3fca0;  alias, 1 drivers
v0000017c60d16f20_0 .net "ID_is_bne", 0 0, L_0000017c60d3fd40;  alias, 1 drivers
v0000017c60d18320_0 .net "ID_is_j", 0 0, L_0000017c60d42540;  alias, 1 drivers
v0000017c60d183c0_0 .net "ID_is_jal", 0 0, L_0000017c60d425e0;  alias, 1 drivers
v0000017c60d16fc0_0 .net "ID_is_jr", 0 0, L_0000017c60d40420;  alias, 1 drivers
v0000017c60d18fa0_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
v0000017c60d17060_0 .net "ID_rs1_ind", 4 0, v0000017c60d2ec30_0;  alias, 1 drivers
v0000017c60d17b00_0 .net "ID_rs2_ind", 4 0, v0000017c60d2dc90_0;  alias, 1 drivers
v0000017c60d18500_0 .net "IF_ID_flush", 0 0, v0000017c60d1bca0_0;  alias, 1 drivers
v0000017c60d17100_0 .net "IF_ID_write", 0 0, v0000017c60d1b8e0_0;  alias, 1 drivers
v0000017c60d18780_0 .net "PC_src", 2 0, L_0000017c60d41320;  alias, 1 drivers
v0000017c60d17e20_0 .net "PFC_to_EX", 31 0, L_0000017c60d40f60;  alias, 1 drivers
v0000017c60d16980_0 .net "PFC_to_IF", 31 0, L_0000017c60d41a00;  alias, 1 drivers
v0000017c60d18820_0 .net "WB_rd_ind", 4 0, v0000017c60d31ed0_0;  alias, 1 drivers
v0000017c60d18be0_0 .net "Wrong_prediction", 0 0, L_0000017c60daff80;  alias, 1 drivers
v0000017c60d172e0_0 .net *"_ivl_11", 0 0, L_0000017c60d467e0;  1 drivers
v0000017c60d16e80_0 .net *"_ivl_13", 9 0, L_0000017c60d418c0;  1 drivers
v0000017c60d171a0_0 .net *"_ivl_15", 9 0, L_0000017c60d40c40;  1 drivers
v0000017c60d18d20_0 .net *"_ivl_16", 9 0, L_0000017c60d3fe80;  1 drivers
v0000017c60d16840_0 .net *"_ivl_19", 9 0, L_0000017c60d40a60;  1 drivers
v0000017c60d185a0_0 .net *"_ivl_20", 9 0, L_0000017c60d42400;  1 drivers
v0000017c60d17d80_0 .net *"_ivl_25", 0 0, L_0000017c60d45660;  1 drivers
v0000017c60d181e0_0 .net *"_ivl_27", 0 0, L_0000017c60d456d0;  1 drivers
v0000017c60d18a00_0 .net *"_ivl_29", 9 0, L_0000017c60d413c0;  1 drivers
v0000017c60d18dc0_0 .net *"_ivl_3", 0 0, L_0000017c60d45cf0;  1 drivers
L_0000017c60d601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000017c60d16de0_0 .net/2u *"_ivl_30", 9 0, L_0000017c60d601f0;  1 drivers
v0000017c60d17ce0_0 .net *"_ivl_32", 9 0, L_0000017c60d401a0;  1 drivers
v0000017c60d18640_0 .net *"_ivl_35", 9 0, L_0000017c60d415a0;  1 drivers
v0000017c60d17240_0 .net *"_ivl_37", 9 0, L_0000017c60d40b00;  1 drivers
v0000017c60d17380_0 .net *"_ivl_38", 9 0, L_0000017c60d41460;  1 drivers
v0000017c60d17ba0_0 .net *"_ivl_40", 9 0, L_0000017c60d40ce0;  1 drivers
L_0000017c60d60238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d18460_0 .net/2s *"_ivl_45", 21 0, L_0000017c60d60238;  1 drivers
L_0000017c60d60280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d17420_0 .net/2s *"_ivl_50", 21 0, L_0000017c60d60280;  1 drivers
v0000017c60d16ac0_0 .net *"_ivl_9", 0 0, L_0000017c60d46d90;  1 drivers
v0000017c60d174c0_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d17560_0 .net "forward_to_B", 31 0, L_0000017c60d3fde0;  alias, 1 drivers
v0000017c60d17600_0 .net "imm", 31 0, v0000017c60d1dfa0_0;  1 drivers
v0000017c60d18e60_0 .net "inst", 31 0, v0000017c60d18aa0_0;  alias, 1 drivers
v0000017c60d186e0_0 .net "is_branch_and_taken", 0 0, L_0000017c60d46a10;  alias, 1 drivers
v0000017c60d17740_0 .net "is_oper2_immed", 0 0, L_0000017c60d462a0;  alias, 1 drivers
v0000017c60d17ec0_0 .net "mem_read", 0 0, L_0000017c60d44160;  alias, 1 drivers
v0000017c60d18f00_0 .net "mem_write", 0 0, L_0000017c60d43760;  alias, 1 drivers
v0000017c60d16b60_0 .net "pc", 31 0, v0000017c60d18c80_0;  alias, 1 drivers
v0000017c60d177e0_0 .net "pc_write", 0 0, v0000017c60d1c2e0_0;  alias, 1 drivers
v0000017c60d16c00_0 .net "predicted", 0 0, L_0000017c60d45e40;  1 drivers
v0000017c60d188c0_0 .net "predicted_to_EX", 0 0, v0000017c60d19e00_0;  alias, 1 drivers
v0000017c60d17f60_0 .net "reg_write", 0 0, L_0000017c60d43e40;  alias, 1 drivers
v0000017c60d17880_0 .net "reg_write_from_wb", 0 0, v0000017c60d316b0_0;  alias, 1 drivers
v0000017c60d17920_0 .net "rs1", 31 0, v0000017c60d1e720_0;  alias, 1 drivers
v0000017c60d179c0_0 .net "rs2", 31 0, v0000017c60d1e180_0;  alias, 1 drivers
v0000017c60d18960_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
v0000017c60d180a0_0 .net "wr_reg_data", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
L_0000017c60d3fde0 .functor MUXZ 32, v0000017c60d1e180_0, v0000017c60d1dfa0_0, L_0000017c60d462a0, C4<>;
L_0000017c60d418c0 .part v0000017c60d18c80_0, 0, 10;
L_0000017c60d40c40 .part v0000017c60d18aa0_0, 0, 10;
L_0000017c60d3fe80 .arith/sum 10, L_0000017c60d418c0, L_0000017c60d40c40;
L_0000017c60d40a60 .part v0000017c60d18aa0_0, 0, 10;
L_0000017c60d42400 .functor MUXZ 10, L_0000017c60d40a60, L_0000017c60d3fe80, L_0000017c60d467e0, C4<>;
L_0000017c60d413c0 .part v0000017c60d18c80_0, 0, 10;
L_0000017c60d401a0 .arith/sum 10, L_0000017c60d413c0, L_0000017c60d601f0;
L_0000017c60d415a0 .part v0000017c60d18c80_0, 0, 10;
L_0000017c60d40b00 .part v0000017c60d18aa0_0, 0, 10;
L_0000017c60d41460 .arith/sum 10, L_0000017c60d415a0, L_0000017c60d40b00;
L_0000017c60d40ce0 .functor MUXZ 10, L_0000017c60d41460, L_0000017c60d401a0, L_0000017c60d456d0, C4<>;
L_0000017c60d41a00 .concat8 [ 10 22 0 0], L_0000017c60d42400, L_0000017c60d60238;
L_0000017c60d40f60 .concat8 [ 10 22 0 0], L_0000017c60d40ce0, L_0000017c60d60280;
S_0000017c60d10fd0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000017c60d11160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000017c60d1ed70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d1eda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d1ede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d1ee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d1ee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d1ee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d1eec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d1eef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d1ef30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d1ef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d1efa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d1efd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d1f010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d1f048 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d1f080 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d1f0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d1f0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d1f128 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d1f160 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d1f198 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d1f1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d1f208 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d1f240 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d1f278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d1f2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000017c60d46a80 .functor OR 1, L_0000017c60d45e40, L_0000017c60d40060, C4<0>, C4<0>;
L_0000017c60d465b0 .functor OR 1, L_0000017c60d46a80, L_0000017c60d411e0, C4<0>, C4<0>;
v0000017c60d1a300_0 .net "EX1_opcode", 11 0, v0000017c60d13810_0;  alias, 1 drivers
v0000017c60d197c0_0 .net "EX2_opcode", 11 0, v0000017c60d15bb0_0;  alias, 1 drivers
v0000017c60d1b7a0_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
v0000017c60d19900_0 .net "PC_src", 2 0, L_0000017c60d41320;  alias, 1 drivers
v0000017c60d1a9e0_0 .net "Wrong_prediction", 0 0, L_0000017c60daff80;  alias, 1 drivers
L_0000017c60d603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000017c60d1a440_0 .net/2u *"_ivl_0", 2 0, L_0000017c60d603e8;  1 drivers
v0000017c60d19f40_0 .net *"_ivl_10", 0 0, L_0000017c60d410a0;  1 drivers
L_0000017c60d60508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000017c60d1ada0_0 .net/2u *"_ivl_12", 2 0, L_0000017c60d60508;  1 drivers
L_0000017c60d60550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1a4e0_0 .net/2u *"_ivl_14", 11 0, L_0000017c60d60550;  1 drivers
v0000017c60d1aa80_0 .net *"_ivl_16", 0 0, L_0000017c60d40060;  1 drivers
v0000017c60d19540_0 .net *"_ivl_19", 0 0, L_0000017c60d46a80;  1 drivers
L_0000017c60d60430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1ac60_0 .net/2u *"_ivl_2", 11 0, L_0000017c60d60430;  1 drivers
L_0000017c60d60598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1a8a0_0 .net/2u *"_ivl_20", 11 0, L_0000017c60d60598;  1 drivers
v0000017c60d1abc0_0 .net *"_ivl_22", 0 0, L_0000017c60d411e0;  1 drivers
v0000017c60d19680_0 .net *"_ivl_25", 0 0, L_0000017c60d465b0;  1 drivers
L_0000017c60d605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000017c60d1ae40_0 .net/2u *"_ivl_26", 2 0, L_0000017c60d605e0;  1 drivers
L_0000017c60d60628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1a760_0 .net/2u *"_ivl_28", 2 0, L_0000017c60d60628;  1 drivers
v0000017c60d1af80_0 .net *"_ivl_30", 2 0, L_0000017c60d41640;  1 drivers
v0000017c60d1b020_0 .net *"_ivl_32", 2 0, L_0000017c60d40380;  1 drivers
v0000017c60d19fe0_0 .net *"_ivl_34", 2 0, L_0000017c60d416e0;  1 drivers
v0000017c60d1a080_0 .net *"_ivl_4", 0 0, L_0000017c60d41c80;  1 drivers
L_0000017c60d60478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000017c60d199a0_0 .net/2u *"_ivl_6", 2 0, L_0000017c60d60478;  1 drivers
L_0000017c60d604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000017c60d19cc0_0 .net/2u *"_ivl_8", 11 0, L_0000017c60d604c0;  1 drivers
v0000017c60d1a800_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d1b160_0 .net "predicted", 0 0, L_0000017c60d45e40;  alias, 1 drivers
v0000017c60d1b200_0 .net "predicted_to_EX", 0 0, v0000017c60d19e00_0;  alias, 1 drivers
v0000017c60d1a1c0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
v0000017c60d1b2a0_0 .net "state", 1 0, v0000017c60d19ea0_0;  1 drivers
L_0000017c60d41c80 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60430;
L_0000017c60d410a0 .cmp/eq 12, v0000017c60d13810_0, L_0000017c60d604c0;
L_0000017c60d40060 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60550;
L_0000017c60d411e0 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60598;
L_0000017c60d41640 .functor MUXZ 3, L_0000017c60d60628, L_0000017c60d605e0, L_0000017c60d465b0, C4<>;
L_0000017c60d40380 .functor MUXZ 3, L_0000017c60d41640, L_0000017c60d60508, L_0000017c60d410a0, C4<>;
L_0000017c60d416e0 .functor MUXZ 3, L_0000017c60d40380, L_0000017c60d60478, L_0000017c60d41c80, C4<>;
L_0000017c60d41320 .functor MUXZ 3, L_0000017c60d416e0, L_0000017c60d603e8, L_0000017c60daff80, C4<>;
S_0000017c60d10990 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000017c60d10fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000017c60d1f2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d1f328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d1f360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d1f398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d1f3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d1f408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d1f440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d1f478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d1f4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d1f4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d1f520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d1f558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d1f590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d1f5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d1f600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d1f638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d1f670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d1f6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d1f6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d1f718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d1f750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d1f788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d1f7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d1f7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d1f830 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000017c60d460e0 .functor OR 1, L_0000017c60d41000, L_0000017c60d3ff20, C4<0>, C4<0>;
L_0000017c60d45740 .functor OR 1, L_0000017c60d420e0, L_0000017c60d41aa0, C4<0>, C4<0>;
L_0000017c60d45890 .functor AND 1, L_0000017c60d460e0, L_0000017c60d45740, C4<1>, C4<1>;
L_0000017c60d45a50 .functor NOT 1, L_0000017c60d45890, C4<0>, C4<0>, C4<0>;
L_0000017c60d45900 .functor OR 1, v0000017c60d3f7a0_0, L_0000017c60d45a50, C4<0>, C4<0>;
L_0000017c60d45e40 .functor NOT 1, L_0000017c60d45900, C4<0>, C4<0>, C4<0>;
v0000017c60d19ae0_0 .net "EX_opcode", 11 0, v0000017c60d15bb0_0;  alias, 1 drivers
v0000017c60d1ab20_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
v0000017c60d1a120_0 .net "Wrong_prediction", 0 0, L_0000017c60daff80;  alias, 1 drivers
L_0000017c60d602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d19b80_0 .net/2u *"_ivl_0", 11 0, L_0000017c60d602c8;  1 drivers
L_0000017c60d60358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000017c60d1b0c0_0 .net/2u *"_ivl_10", 1 0, L_0000017c60d60358;  1 drivers
v0000017c60d19040_0 .net *"_ivl_12", 0 0, L_0000017c60d420e0;  1 drivers
L_0000017c60d603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000017c60d1aee0_0 .net/2u *"_ivl_14", 1 0, L_0000017c60d603a0;  1 drivers
v0000017c60d19d60_0 .net *"_ivl_16", 0 0, L_0000017c60d41aa0;  1 drivers
v0000017c60d190e0_0 .net *"_ivl_19", 0 0, L_0000017c60d45740;  1 drivers
v0000017c60d1a260_0 .net *"_ivl_2", 0 0, L_0000017c60d41000;  1 drivers
v0000017c60d1ad00_0 .net *"_ivl_21", 0 0, L_0000017c60d45890;  1 drivers
v0000017c60d1a940_0 .net *"_ivl_22", 0 0, L_0000017c60d45a50;  1 drivers
v0000017c60d19a40_0 .net *"_ivl_25", 0 0, L_0000017c60d45900;  1 drivers
L_0000017c60d60310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1b700_0 .net/2u *"_ivl_4", 11 0, L_0000017c60d60310;  1 drivers
v0000017c60d1b660_0 .net *"_ivl_6", 0 0, L_0000017c60d3ff20;  1 drivers
v0000017c60d195e0_0 .net *"_ivl_9", 0 0, L_0000017c60d460e0;  1 drivers
v0000017c60d19c20_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d19860_0 .net "predicted", 0 0, L_0000017c60d45e40;  alias, 1 drivers
v0000017c60d19e00_0 .var "predicted_to_EX", 0 0;
v0000017c60d1a3a0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
v0000017c60d19ea0_0 .var "state", 1 0;
E_0000017c60c898a0 .event posedge, v0000017c60d19c20_0, v0000017c60d04ed0_0;
L_0000017c60d41000 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d602c8;
L_0000017c60d3ff20 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60310;
L_0000017c60d420e0 .cmp/eq 2, v0000017c60d19ea0_0, L_0000017c60d60358;
L_0000017c60d41aa0 .cmp/eq 2, v0000017c60d19ea0_0, L_0000017c60d603a0;
S_0000017c60d101c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000017c60d11160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000017c60d29890 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d298c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d29900 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d29938 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d29970 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d299a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d299e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d29a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d29a50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d29a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d29ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d29af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d29b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d29b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d29ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d29bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d29c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d29c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d29c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d29cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d29cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d29d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d29d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d29d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d29dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d1b340_0 .net "EX1_memread", 0 0, v0000017c60d13090_0;  alias, 1 drivers
v0000017c60d1b3e0_0 .net "EX1_rd_ind", 4 0, v0000017c60d13a90_0;  alias, 1 drivers
v0000017c60d1b480_0 .net "EX1_rd_indzero", 0 0, v0000017c60d12af0_0;  alias, 1 drivers
v0000017c60d1b520_0 .net "EX2_memread", 0 0, v0000017c60d15930_0;  alias, 1 drivers
v0000017c60d1b5c0_0 .net "EX2_rd_ind", 4 0, v0000017c60d14530_0;  alias, 1 drivers
v0000017c60d19180_0 .net "EX2_rd_indzero", 0 0, v0000017c60d145d0_0;  alias, 1 drivers
v0000017c60d19220_0 .var "ID_EX1_flush", 0 0;
v0000017c60d192c0_0 .var "ID_EX2_flush", 0 0;
v0000017c60d19360_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
v0000017c60d19400_0 .net "ID_rs1_ind", 4 0, v0000017c60d2ec30_0;  alias, 1 drivers
v0000017c60d194a0_0 .net "ID_rs2_ind", 4 0, v0000017c60d2dc90_0;  alias, 1 drivers
v0000017c60d1b8e0_0 .var "IF_ID_Write", 0 0;
v0000017c60d1bca0_0 .var "IF_ID_flush", 0 0;
v0000017c60d1c2e0_0 .var "PC_Write", 0 0;
v0000017c60d1d8c0_0 .net "Wrong_prediction", 0 0, L_0000017c60daff80;  alias, 1 drivers
E_0000017c60c8a720/0 .event anyedge, v0000017c60d097a0_0, v0000017c60d13090_0, v0000017c60d12af0_0, v0000017c60d11f10_0;
E_0000017c60c8a720/1 .event anyedge, v0000017c60d13a90_0, v0000017c60d11fb0_0, v0000017c60c24e50_0, v0000017c60d145d0_0;
E_0000017c60c8a720/2 .event anyedge, v0000017c60d04c50_0, v0000017c60d14490_0;
E_0000017c60c8a720 .event/or E_0000017c60c8a720/0, E_0000017c60c8a720/1, E_0000017c60c8a720/2;
S_0000017c60d10cb0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000017c60d11160;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000017c60d29e10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d29e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d29e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d29eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d29ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d29f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d29f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d29f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d29fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d2a008 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d2a040 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d2a078 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d2a0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d2a0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d2a120 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d2a158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d2a190 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d2a1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d2a200 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d2a238 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d2a270 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d2a2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d2a2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d2a318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d2a350 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000017c60d46fc0 .functor OR 1, L_0000017c60d41780, L_0000017c60d41820, C4<0>, C4<0>;
L_0000017c60d46bd0 .functor OR 1, L_0000017c60d46fc0, L_0000017c60d41d20, C4<0>, C4<0>;
L_0000017c60d454a0 .functor OR 1, L_0000017c60d46bd0, L_0000017c60d41e60, C4<0>, C4<0>;
L_0000017c60d45f20 .functor OR 1, L_0000017c60d454a0, L_0000017c60d422c0, C4<0>, C4<0>;
L_0000017c60d45970 .functor OR 1, L_0000017c60d45f20, L_0000017c60d41f00, C4<0>, C4<0>;
L_0000017c60d46850 .functor OR 1, L_0000017c60d45970, L_0000017c60d41fa0, C4<0>, C4<0>;
L_0000017c60d45dd0 .functor OR 1, L_0000017c60d46850, L_0000017c60d42040, C4<0>, C4<0>;
L_0000017c60d462a0 .functor OR 1, L_0000017c60d45dd0, L_0000017c60d42180, C4<0>, C4<0>;
L_0000017c60d46380 .functor OR 1, L_0000017c60d42900, L_0000017c60d42ae0, C4<0>, C4<0>;
L_0000017c60d46af0 .functor OR 1, L_0000017c60d46380, L_0000017c60d44840, C4<0>, C4<0>;
L_0000017c60d46540 .functor OR 1, L_0000017c60d46af0, L_0000017c60d44480, C4<0>, C4<0>;
L_0000017c60d457b0 .functor OR 1, L_0000017c60d46540, L_0000017c60d43800, C4<0>, C4<0>;
v0000017c60d1bde0_0 .net "ID_opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
L_0000017c60d60670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1cd80_0 .net/2u *"_ivl_0", 11 0, L_0000017c60d60670;  1 drivers
L_0000017c60d60700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1d780_0 .net/2u *"_ivl_10", 11 0, L_0000017c60d60700;  1 drivers
L_0000017c60d60bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1d140_0 .net/2u *"_ivl_102", 11 0, L_0000017c60d60bc8;  1 drivers
L_0000017c60d60c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1db40_0 .net/2u *"_ivl_106", 11 0, L_0000017c60d60c10;  1 drivers
v0000017c60d1bd40_0 .net *"_ivl_12", 0 0, L_0000017c60d41d20;  1 drivers
v0000017c60d1ca60_0 .net *"_ivl_15", 0 0, L_0000017c60d46bd0;  1 drivers
L_0000017c60d60748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1cb00_0 .net/2u *"_ivl_16", 11 0, L_0000017c60d60748;  1 drivers
v0000017c60d1c7e0_0 .net *"_ivl_18", 0 0, L_0000017c60d41e60;  1 drivers
v0000017c60d1d280_0 .net *"_ivl_2", 0 0, L_0000017c60d41780;  1 drivers
v0000017c60d1bf20_0 .net *"_ivl_21", 0 0, L_0000017c60d454a0;  1 drivers
L_0000017c60d60790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1d320_0 .net/2u *"_ivl_22", 11 0, L_0000017c60d60790;  1 drivers
v0000017c60d1c920_0 .net *"_ivl_24", 0 0, L_0000017c60d422c0;  1 drivers
v0000017c60d1d0a0_0 .net *"_ivl_27", 0 0, L_0000017c60d45f20;  1 drivers
L_0000017c60d607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1cba0_0 .net/2u *"_ivl_28", 11 0, L_0000017c60d607d8;  1 drivers
v0000017c60d1d3c0_0 .net *"_ivl_30", 0 0, L_0000017c60d41f00;  1 drivers
v0000017c60d1be80_0 .net *"_ivl_33", 0 0, L_0000017c60d45970;  1 drivers
L_0000017c60d60820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1c880_0 .net/2u *"_ivl_34", 11 0, L_0000017c60d60820;  1 drivers
v0000017c60d1d460_0 .net *"_ivl_36", 0 0, L_0000017c60d41fa0;  1 drivers
v0000017c60d1bb60_0 .net *"_ivl_39", 0 0, L_0000017c60d46850;  1 drivers
L_0000017c60d606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1d820_0 .net/2u *"_ivl_4", 11 0, L_0000017c60d606b8;  1 drivers
L_0000017c60d60868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000017c60d1dbe0_0 .net/2u *"_ivl_40", 11 0, L_0000017c60d60868;  1 drivers
v0000017c60d1c4c0_0 .net *"_ivl_42", 0 0, L_0000017c60d42040;  1 drivers
v0000017c60d1c740_0 .net *"_ivl_45", 0 0, L_0000017c60d45dd0;  1 drivers
L_0000017c60d608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1c1a0_0 .net/2u *"_ivl_46", 11 0, L_0000017c60d608b0;  1 drivers
v0000017c60d1dd20_0 .net *"_ivl_48", 0 0, L_0000017c60d42180;  1 drivers
L_0000017c60d608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1dc80_0 .net/2u *"_ivl_52", 11 0, L_0000017c60d608f8;  1 drivers
L_0000017c60d60940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1c420_0 .net/2u *"_ivl_56", 11 0, L_0000017c60d60940;  1 drivers
v0000017c60d1c240_0 .net *"_ivl_6", 0 0, L_0000017c60d41820;  1 drivers
L_0000017c60d60988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1de60_0 .net/2u *"_ivl_60", 11 0, L_0000017c60d60988;  1 drivers
L_0000017c60d609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1da00_0 .net/2u *"_ivl_64", 11 0, L_0000017c60d609d0;  1 drivers
L_0000017c60d60a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1c9c0_0 .net/2u *"_ivl_68", 11 0, L_0000017c60d60a18;  1 drivers
L_0000017c60d60a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1c060_0 .net/2u *"_ivl_72", 11 0, L_0000017c60d60a60;  1 drivers
v0000017c60d1bc00_0 .net *"_ivl_74", 0 0, L_0000017c60d42900;  1 drivers
L_0000017c60d60aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1ce20_0 .net/2u *"_ivl_76", 11 0, L_0000017c60d60aa8;  1 drivers
v0000017c60d1b980_0 .net *"_ivl_78", 0 0, L_0000017c60d42ae0;  1 drivers
v0000017c60d1d500_0 .net *"_ivl_81", 0 0, L_0000017c60d46380;  1 drivers
L_0000017c60d60af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1cc40_0 .net/2u *"_ivl_82", 11 0, L_0000017c60d60af0;  1 drivers
v0000017c60d1d5a0_0 .net *"_ivl_84", 0 0, L_0000017c60d44840;  1 drivers
v0000017c60d1c560_0 .net *"_ivl_87", 0 0, L_0000017c60d46af0;  1 drivers
L_0000017c60d60b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1cce0_0 .net/2u *"_ivl_88", 11 0, L_0000017c60d60b38;  1 drivers
v0000017c60d1d640_0 .net *"_ivl_9", 0 0, L_0000017c60d46fc0;  1 drivers
v0000017c60d1ddc0_0 .net *"_ivl_90", 0 0, L_0000017c60d44480;  1 drivers
v0000017c60d1df00_0 .net *"_ivl_93", 0 0, L_0000017c60d46540;  1 drivers
L_0000017c60d60b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d1c100_0 .net/2u *"_ivl_94", 11 0, L_0000017c60d60b80;  1 drivers
v0000017c60d1cec0_0 .net *"_ivl_96", 0 0, L_0000017c60d43800;  1 drivers
v0000017c60d1cf60_0 .net *"_ivl_99", 0 0, L_0000017c60d457b0;  1 drivers
v0000017c60d1d1e0_0 .net "is_beq", 0 0, L_0000017c60d3fca0;  alias, 1 drivers
v0000017c60d1daa0_0 .net "is_bne", 0 0, L_0000017c60d3fd40;  alias, 1 drivers
v0000017c60d1c600_0 .net "is_j", 0 0, L_0000017c60d42540;  alias, 1 drivers
v0000017c60d1c380_0 .net "is_jal", 0 0, L_0000017c60d425e0;  alias, 1 drivers
v0000017c60d1d000_0 .net "is_jr", 0 0, L_0000017c60d40420;  alias, 1 drivers
v0000017c60d1d6e0_0 .net "is_oper2_immed", 0 0, L_0000017c60d462a0;  alias, 1 drivers
v0000017c60d1bfc0_0 .net "memread", 0 0, L_0000017c60d44160;  alias, 1 drivers
v0000017c60d1c6a0_0 .net "memwrite", 0 0, L_0000017c60d43760;  alias, 1 drivers
v0000017c60d1d960_0 .net "regwrite", 0 0, L_0000017c60d43e40;  alias, 1 drivers
L_0000017c60d41780 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60670;
L_0000017c60d41820 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d606b8;
L_0000017c60d41d20 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60700;
L_0000017c60d41e60 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60748;
L_0000017c60d422c0 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60790;
L_0000017c60d41f00 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d607d8;
L_0000017c60d41fa0 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60820;
L_0000017c60d42040 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60868;
L_0000017c60d42180 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d608b0;
L_0000017c60d3fca0 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d608f8;
L_0000017c60d3fd40 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60940;
L_0000017c60d40420 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60988;
L_0000017c60d425e0 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d609d0;
L_0000017c60d42540 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60a18;
L_0000017c60d42900 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60a60;
L_0000017c60d42ae0 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60aa8;
L_0000017c60d44840 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60af0;
L_0000017c60d44480 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60b38;
L_0000017c60d43800 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60b80;
L_0000017c60d43e40 .reduce/nor L_0000017c60d457b0;
L_0000017c60d44160 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60bc8;
L_0000017c60d43760 .cmp/eq 12, v0000017c60d2df10_0, L_0000017c60d60c10;
S_0000017c60d104e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000017c60d11160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000017c60d2a390 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d2a3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d2a400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d2a438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d2a470 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d2a4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d2a4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d2a518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d2a550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d2a588 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d2a5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d2a5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d2a630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d2a668 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d2a6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d2a6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d2a710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d2a748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d2a780 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d2a7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d2a7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d2a828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d2a860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d2a898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d2a8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d1dfa0_0 .var "Immed", 31 0;
v0000017c60d1b840_0 .net "Inst", 31 0, v0000017c60d18aa0_0;  alias, 1 drivers
v0000017c60d1ba20_0 .net "opcode", 11 0, v0000017c60d2df10_0;  alias, 1 drivers
E_0000017c60c8a020 .event anyedge, v0000017c60d14490_0, v0000017c60d1b840_0;
S_0000017c60d10670 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000017c60d11160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000017c60d1e720_0 .var "Read_data1", 31 0;
v0000017c60d1e180_0 .var "Read_data2", 31 0;
v0000017c60d1e040_0 .net "Read_reg1", 4 0, v0000017c60d2ec30_0;  alias, 1 drivers
v0000017c60d1e2c0_0 .net "Read_reg2", 4 0, v0000017c60d2dc90_0;  alias, 1 drivers
v0000017c60d1e5e0_0 .net "Write_data", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
v0000017c60d1e0e0_0 .net "Write_en", 0 0, v0000017c60d316b0_0;  alias, 1 drivers
v0000017c60d1e540_0 .net "Write_reg", 4 0, v0000017c60d31ed0_0;  alias, 1 drivers
v0000017c60d1e4a0_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d1e680_0 .var/i "i", 31 0;
v0000017c60d1e220 .array "reg_file", 0 31, 31 0;
v0000017c60d1e400_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
E_0000017c60c89960 .event posedge, v0000017c60d19c20_0;
S_0000017c60d10e40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000017c60d10670;
 .timescale 0 0;
v0000017c60d1e360_0 .var/i "i", 31 0;
S_0000017c60d10800 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000017c60d2a910 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d2a948 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d2a980 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d2a9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d2a9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d2aa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d2aa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d2aa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d2aad0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d2ab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d2ab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d2ab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d2abb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d2abe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d2ac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d2ac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d2ac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d2acc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d2ad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d2ad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d2ad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d2ada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d2ade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d2ae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d2ae50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d18aa0_0 .var "ID_INST", 31 0;
v0000017c60d18c80_0 .var "ID_PC", 31 0;
v0000017c60d2df10_0 .var "ID_opcode", 11 0;
v0000017c60d2eb90_0 .var "ID_rd_ind", 4 0;
v0000017c60d2ec30_0 .var "ID_rs1_ind", 4 0;
v0000017c60d2dc90_0 .var "ID_rs2_ind", 4 0;
v0000017c60d2eff0_0 .net "IF_FLUSH", 0 0, v0000017c60d1bca0_0;  alias, 1 drivers
v0000017c60d2e4b0_0 .net "IF_INST", 31 0, L_0000017c60d46230;  alias, 1 drivers
v0000017c60d2f630_0 .net "IF_PC", 31 0, v0000017c60d2ee10_0;  alias, 1 drivers
v0000017c60d2f090_0 .net "clk", 0 0, L_0000017c60d45d60;  1 drivers
v0000017c60d2e410_0 .net "if_id_Write", 0 0, v0000017c60d1b8e0_0;  alias, 1 drivers
v0000017c60d2d790_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
E_0000017c60c89e20 .event posedge, v0000017c60d04ed0_0, v0000017c60d2f090_0;
S_0000017c60d11480 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000017c60d30530_0 .net "EX1_PFC", 31 0, L_0000017c60d42720;  alias, 1 drivers
v0000017c60d30b70_0 .net "EX2_PFC", 31 0, v0000017c60d154d0_0;  alias, 1 drivers
v0000017c60d323d0_0 .net "ID_PFC", 31 0, L_0000017c60d41a00;  alias, 1 drivers
v0000017c60d308f0_0 .net "PC_src", 2 0, L_0000017c60d41320;  alias, 1 drivers
v0000017c60d319d0_0 .net "PC_write", 0 0, v0000017c60d1c2e0_0;  alias, 1 drivers
L_0000017c60d60088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017c60d321f0_0 .net/2u *"_ivl_0", 31 0, L_0000017c60d60088;  1 drivers
v0000017c60d32470_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d31a70_0 .net "inst", 31 0, L_0000017c60d46230;  alias, 1 drivers
v0000017c60d30a30_0 .net "inst_mem_in", 31 0, v0000017c60d2ee10_0;  alias, 1 drivers
v0000017c60d31430_0 .net "pc_reg_in", 31 0, L_0000017c60d46e70;  1 drivers
v0000017c60d30e90_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
L_0000017c60d41280 .arith/sum 32, v0000017c60d2ee10_0, L_0000017c60d60088;
S_0000017c60d11610 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000017c60d11480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000017c60d46230 .functor BUFZ 32, L_0000017c60d409c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d2e9b0_0 .net "Data_Out", 31 0, L_0000017c60d46230;  alias, 1 drivers
v0000017c60d2dfb0 .array "InstMem", 0 1023, 31 0;
v0000017c60d2dab0_0 .net *"_ivl_0", 31 0, L_0000017c60d409c0;  1 drivers
v0000017c60d2f310_0 .net *"_ivl_3", 9 0, L_0000017c60d41140;  1 drivers
v0000017c60d2f270_0 .net *"_ivl_4", 11 0, L_0000017c60d402e0;  1 drivers
L_0000017c60d601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c60d2f9f0_0 .net *"_ivl_7", 1 0, L_0000017c60d601a8;  1 drivers
v0000017c60d2e370_0 .net "addr", 31 0, v0000017c60d2ee10_0;  alias, 1 drivers
v0000017c60d2ea50_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d2f3b0_0 .var/i "i", 31 0;
L_0000017c60d409c0 .array/port v0000017c60d2dfb0, L_0000017c60d402e0;
L_0000017c60d41140 .part v0000017c60d2ee10_0, 0, 10;
L_0000017c60d402e0 .concat [ 10 2 0 0], L_0000017c60d41140, L_0000017c60d601a8;
S_0000017c60d117a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000017c60d11480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000017c60c8a0e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000017c60d2e550_0 .net "DataIn", 31 0, L_0000017c60d46e70;  alias, 1 drivers
v0000017c60d2ee10_0 .var "DataOut", 31 0;
v0000017c60d2dbf0_0 .net "PC_Write", 0 0, v0000017c60d1c2e0_0;  alias, 1 drivers
v0000017c60d2ecd0_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d2ddd0_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
S_0000017c60d10030 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000017c60d11480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000017c60c89d60 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000017c60c823b0 .functor NOT 1, L_0000017c60d40600, C4<0>, C4<0>, C4<0>;
L_0000017c60c825e0 .functor NOT 1, L_0000017c60d406a0, C4<0>, C4<0>, C4<0>;
L_0000017c60c82650 .functor AND 1, L_0000017c60c823b0, L_0000017c60c825e0, C4<1>, C4<1>;
L_0000017c60c1e9c0 .functor NOT 1, L_0000017c60d42360, C4<0>, C4<0>, C4<0>;
L_0000017c60c1edb0 .functor AND 1, L_0000017c60c82650, L_0000017c60c1e9c0, C4<1>, C4<1>;
L_0000017c60c1ee90 .functor AND 32, L_0000017c60d40d80, L_0000017c60d41280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60c1e170 .functor NOT 1, L_0000017c60d41dc0, C4<0>, C4<0>, C4<0>;
L_0000017c60d469a0 .functor NOT 1, L_0000017c60d40240, C4<0>, C4<0>, C4<0>;
L_0000017c60d46930 .functor AND 1, L_0000017c60c1e170, L_0000017c60d469a0, C4<1>, C4<1>;
L_0000017c60d468c0 .functor AND 1, L_0000017c60d46930, L_0000017c60d40740, C4<1>, C4<1>;
L_0000017c60d455f0 .functor AND 32, L_0000017c60d407e0, L_0000017c60d41a00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d46690 .functor OR 32, L_0000017c60c1ee90, L_0000017c60d455f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60d45ac0 .functor NOT 1, L_0000017c60d40ba0, C4<0>, C4<0>, C4<0>;
L_0000017c60d46000 .functor AND 1, L_0000017c60d45ac0, L_0000017c60d40e20, C4<1>, C4<1>;
L_0000017c60d46620 .functor NOT 1, L_0000017c60d41500, C4<0>, C4<0>, C4<0>;
L_0000017c60d46700 .functor AND 1, L_0000017c60d46000, L_0000017c60d46620, C4<1>, C4<1>;
L_0000017c60d46d20 .functor AND 32, L_0000017c60d41be0, v0000017c60d2ee10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d45eb0 .functor OR 32, L_0000017c60d46690, L_0000017c60d46d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60d46310 .functor NOT 1, L_0000017c60d404c0, C4<0>, C4<0>, C4<0>;
L_0000017c60d459e0 .functor AND 1, L_0000017c60d46310, L_0000017c60d40ec0, C4<1>, C4<1>;
L_0000017c60d45c10 .functor AND 1, L_0000017c60d459e0, L_0000017c60d40100, C4<1>, C4<1>;
L_0000017c60d45c80 .functor AND 32, L_0000017c60d3ffc0, L_0000017c60d42720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d46150 .functor OR 32, L_0000017c60d45eb0, L_0000017c60d45c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017c60d463f0 .functor NOT 1, L_0000017c60d40560, C4<0>, C4<0>, C4<0>;
L_0000017c60d46770 .functor AND 1, L_0000017c60d40880, L_0000017c60d463f0, C4<1>, C4<1>;
L_0000017c60d464d0 .functor NOT 1, L_0000017c60d42220, C4<0>, C4<0>, C4<0>;
L_0000017c60d45820 .functor AND 1, L_0000017c60d46770, L_0000017c60d464d0, C4<1>, C4<1>;
L_0000017c60d46070 .functor AND 32, L_0000017c60d40920, v0000017c60d154d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60d46e70 .functor OR 32, L_0000017c60d46150, L_0000017c60d46070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d2dd30_0 .net *"_ivl_1", 0 0, L_0000017c60d40600;  1 drivers
v0000017c60d2e190_0 .net *"_ivl_11", 0 0, L_0000017c60d42360;  1 drivers
v0000017c60d2f8b0_0 .net *"_ivl_12", 0 0, L_0000017c60c1e9c0;  1 drivers
v0000017c60d2e050_0 .net *"_ivl_14", 0 0, L_0000017c60c1edb0;  1 drivers
v0000017c60d2fa90_0 .net *"_ivl_16", 31 0, L_0000017c60d40d80;  1 drivers
v0000017c60d2f130_0 .net *"_ivl_18", 31 0, L_0000017c60c1ee90;  1 drivers
v0000017c60d2de70_0 .net *"_ivl_2", 0 0, L_0000017c60c823b0;  1 drivers
v0000017c60d2f450_0 .net *"_ivl_21", 0 0, L_0000017c60d41dc0;  1 drivers
v0000017c60d2e0f0_0 .net *"_ivl_22", 0 0, L_0000017c60c1e170;  1 drivers
v0000017c60d2d830_0 .net *"_ivl_25", 0 0, L_0000017c60d40240;  1 drivers
v0000017c60d2e230_0 .net *"_ivl_26", 0 0, L_0000017c60d469a0;  1 drivers
v0000017c60d2d8d0_0 .net *"_ivl_28", 0 0, L_0000017c60d46930;  1 drivers
v0000017c60d2d970_0 .net *"_ivl_31", 0 0, L_0000017c60d40740;  1 drivers
v0000017c60d2f4f0_0 .net *"_ivl_32", 0 0, L_0000017c60d468c0;  1 drivers
v0000017c60d2f770_0 .net *"_ivl_34", 31 0, L_0000017c60d407e0;  1 drivers
v0000017c60d2f810_0 .net *"_ivl_36", 31 0, L_0000017c60d455f0;  1 drivers
v0000017c60d2f950_0 .net *"_ivl_38", 31 0, L_0000017c60d46690;  1 drivers
v0000017c60d2e2d0_0 .net *"_ivl_41", 0 0, L_0000017c60d40ba0;  1 drivers
v0000017c60d2d6f0_0 .net *"_ivl_42", 0 0, L_0000017c60d45ac0;  1 drivers
v0000017c60d2eaf0_0 .net *"_ivl_45", 0 0, L_0000017c60d40e20;  1 drivers
v0000017c60d2f590_0 .net *"_ivl_46", 0 0, L_0000017c60d46000;  1 drivers
v0000017c60d2f6d0_0 .net *"_ivl_49", 0 0, L_0000017c60d41500;  1 drivers
v0000017c60d2fdb0_0 .net *"_ivl_5", 0 0, L_0000017c60d406a0;  1 drivers
v0000017c60d2fd10_0 .net *"_ivl_50", 0 0, L_0000017c60d46620;  1 drivers
v0000017c60d2e5f0_0 .net *"_ivl_52", 0 0, L_0000017c60d46700;  1 drivers
v0000017c60d2e690_0 .net *"_ivl_54", 31 0, L_0000017c60d41be0;  1 drivers
v0000017c60d2e730_0 .net *"_ivl_56", 31 0, L_0000017c60d46d20;  1 drivers
v0000017c60d2da10_0 .net *"_ivl_58", 31 0, L_0000017c60d45eb0;  1 drivers
v0000017c60d2f1d0_0 .net *"_ivl_6", 0 0, L_0000017c60c825e0;  1 drivers
v0000017c60d2e7d0_0 .net *"_ivl_61", 0 0, L_0000017c60d404c0;  1 drivers
v0000017c60d2fc70_0 .net *"_ivl_62", 0 0, L_0000017c60d46310;  1 drivers
v0000017c60d2fb30_0 .net *"_ivl_65", 0 0, L_0000017c60d40ec0;  1 drivers
v0000017c60d2e870_0 .net *"_ivl_66", 0 0, L_0000017c60d459e0;  1 drivers
v0000017c60d2db50_0 .net *"_ivl_69", 0 0, L_0000017c60d40100;  1 drivers
v0000017c60d2ed70_0 .net *"_ivl_70", 0 0, L_0000017c60d45c10;  1 drivers
v0000017c60d2eeb0_0 .net *"_ivl_72", 31 0, L_0000017c60d3ffc0;  1 drivers
v0000017c60d2fbd0_0 .net *"_ivl_74", 31 0, L_0000017c60d45c80;  1 drivers
v0000017c60d2ef50_0 .net *"_ivl_76", 31 0, L_0000017c60d46150;  1 drivers
v0000017c60d2fe50_0 .net *"_ivl_79", 0 0, L_0000017c60d40880;  1 drivers
v0000017c60d307b0_0 .net *"_ivl_8", 0 0, L_0000017c60c82650;  1 drivers
v0000017c60d300d0_0 .net *"_ivl_81", 0 0, L_0000017c60d40560;  1 drivers
v0000017c60d31930_0 .net *"_ivl_82", 0 0, L_0000017c60d463f0;  1 drivers
v0000017c60d303f0_0 .net *"_ivl_84", 0 0, L_0000017c60d46770;  1 drivers
v0000017c60d32510_0 .net *"_ivl_87", 0 0, L_0000017c60d42220;  1 drivers
v0000017c60d30710_0 .net *"_ivl_88", 0 0, L_0000017c60d464d0;  1 drivers
v0000017c60d317f0_0 .net *"_ivl_90", 0 0, L_0000017c60d45820;  1 drivers
v0000017c60d31b10_0 .net *"_ivl_92", 31 0, L_0000017c60d40920;  1 drivers
v0000017c60d30990_0 .net *"_ivl_94", 31 0, L_0000017c60d46070;  1 drivers
v0000017c60d30850_0 .net "ina", 31 0, L_0000017c60d41280;  1 drivers
v0000017c60d314d0_0 .net "inb", 31 0, L_0000017c60d41a00;  alias, 1 drivers
v0000017c60d325b0_0 .net "inc", 31 0, v0000017c60d2ee10_0;  alias, 1 drivers
v0000017c60d31890_0 .net "ind", 31 0, L_0000017c60d42720;  alias, 1 drivers
v0000017c60d30c10_0 .net "ine", 31 0, v0000017c60d154d0_0;  alias, 1 drivers
L_0000017c60d600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d30490_0 .net "inf", 31 0, L_0000017c60d600d0;  1 drivers
L_0000017c60d60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d31390_0 .net "ing", 31 0, L_0000017c60d60118;  1 drivers
L_0000017c60d60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c60d31bb0_0 .net "inh", 31 0, L_0000017c60d60160;  1 drivers
v0000017c60d305d0_0 .net "out", 31 0, L_0000017c60d46e70;  alias, 1 drivers
v0000017c60d30670_0 .net "sel", 2 0, L_0000017c60d41320;  alias, 1 drivers
L_0000017c60d40600 .part L_0000017c60d41320, 2, 1;
L_0000017c60d406a0 .part L_0000017c60d41320, 1, 1;
L_0000017c60d42360 .part L_0000017c60d41320, 0, 1;
LS_0000017c60d40d80_0_0 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_4 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_8 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_12 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_16 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_20 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_24 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_0_28 .concat [ 1 1 1 1], L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0, L_0000017c60c1edb0;
LS_0000017c60d40d80_1_0 .concat [ 4 4 4 4], LS_0000017c60d40d80_0_0, LS_0000017c60d40d80_0_4, LS_0000017c60d40d80_0_8, LS_0000017c60d40d80_0_12;
LS_0000017c60d40d80_1_4 .concat [ 4 4 4 4], LS_0000017c60d40d80_0_16, LS_0000017c60d40d80_0_20, LS_0000017c60d40d80_0_24, LS_0000017c60d40d80_0_28;
L_0000017c60d40d80 .concat [ 16 16 0 0], LS_0000017c60d40d80_1_0, LS_0000017c60d40d80_1_4;
L_0000017c60d41dc0 .part L_0000017c60d41320, 2, 1;
L_0000017c60d40240 .part L_0000017c60d41320, 1, 1;
L_0000017c60d40740 .part L_0000017c60d41320, 0, 1;
LS_0000017c60d407e0_0_0 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_4 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_8 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_12 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_16 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_20 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_24 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_0_28 .concat [ 1 1 1 1], L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0, L_0000017c60d468c0;
LS_0000017c60d407e0_1_0 .concat [ 4 4 4 4], LS_0000017c60d407e0_0_0, LS_0000017c60d407e0_0_4, LS_0000017c60d407e0_0_8, LS_0000017c60d407e0_0_12;
LS_0000017c60d407e0_1_4 .concat [ 4 4 4 4], LS_0000017c60d407e0_0_16, LS_0000017c60d407e0_0_20, LS_0000017c60d407e0_0_24, LS_0000017c60d407e0_0_28;
L_0000017c60d407e0 .concat [ 16 16 0 0], LS_0000017c60d407e0_1_0, LS_0000017c60d407e0_1_4;
L_0000017c60d40ba0 .part L_0000017c60d41320, 2, 1;
L_0000017c60d40e20 .part L_0000017c60d41320, 1, 1;
L_0000017c60d41500 .part L_0000017c60d41320, 0, 1;
LS_0000017c60d41be0_0_0 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_4 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_8 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_12 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_16 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_20 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_24 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_0_28 .concat [ 1 1 1 1], L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700, L_0000017c60d46700;
LS_0000017c60d41be0_1_0 .concat [ 4 4 4 4], LS_0000017c60d41be0_0_0, LS_0000017c60d41be0_0_4, LS_0000017c60d41be0_0_8, LS_0000017c60d41be0_0_12;
LS_0000017c60d41be0_1_4 .concat [ 4 4 4 4], LS_0000017c60d41be0_0_16, LS_0000017c60d41be0_0_20, LS_0000017c60d41be0_0_24, LS_0000017c60d41be0_0_28;
L_0000017c60d41be0 .concat [ 16 16 0 0], LS_0000017c60d41be0_1_0, LS_0000017c60d41be0_1_4;
L_0000017c60d404c0 .part L_0000017c60d41320, 2, 1;
L_0000017c60d40ec0 .part L_0000017c60d41320, 1, 1;
L_0000017c60d40100 .part L_0000017c60d41320, 0, 1;
LS_0000017c60d3ffc0_0_0 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_4 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_8 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_12 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_16 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_20 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_24 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_0_28 .concat [ 1 1 1 1], L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10, L_0000017c60d45c10;
LS_0000017c60d3ffc0_1_0 .concat [ 4 4 4 4], LS_0000017c60d3ffc0_0_0, LS_0000017c60d3ffc0_0_4, LS_0000017c60d3ffc0_0_8, LS_0000017c60d3ffc0_0_12;
LS_0000017c60d3ffc0_1_4 .concat [ 4 4 4 4], LS_0000017c60d3ffc0_0_16, LS_0000017c60d3ffc0_0_20, LS_0000017c60d3ffc0_0_24, LS_0000017c60d3ffc0_0_28;
L_0000017c60d3ffc0 .concat [ 16 16 0 0], LS_0000017c60d3ffc0_1_0, LS_0000017c60d3ffc0_1_4;
L_0000017c60d40880 .part L_0000017c60d41320, 2, 1;
L_0000017c60d40560 .part L_0000017c60d41320, 1, 1;
L_0000017c60d42220 .part L_0000017c60d41320, 0, 1;
LS_0000017c60d40920_0_0 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_4 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_8 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_12 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_16 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_20 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_24 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_0_28 .concat [ 1 1 1 1], L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820, L_0000017c60d45820;
LS_0000017c60d40920_1_0 .concat [ 4 4 4 4], LS_0000017c60d40920_0_0, LS_0000017c60d40920_0_4, LS_0000017c60d40920_0_8, LS_0000017c60d40920_0_12;
LS_0000017c60d40920_1_4 .concat [ 4 4 4 4], LS_0000017c60d40920_0_16, LS_0000017c60d40920_0_20, LS_0000017c60d40920_0_24, LS_0000017c60d40920_0_28;
L_0000017c60d40920 .concat [ 16 16 0 0], LS_0000017c60d40920_1_0, LS_0000017c60d40920_1_4;
S_0000017c60d11930 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000017c60d32650_0 .net "Write_Data", 31 0, v0000017c60d05970_0;  alias, 1 drivers
v0000017c60d30cb0_0 .net "addr", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d30d50_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d30df0_0 .net "mem_out", 31 0, v0000017c60d30fd0_0;  alias, 1 drivers
v0000017c60d31570_0 .net "mem_read", 0 0, v0000017c60d051f0_0;  alias, 1 drivers
v0000017c60d30f30_0 .net "mem_write", 0 0, v0000017c60d05d30_0;  alias, 1 drivers
S_0000017c60d11ac0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000017c60d11930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000017c60d30170 .array "DataMem", 1023 0, 31 0;
v0000017c60d31250_0 .net "Data_In", 31 0, v0000017c60d05970_0;  alias, 1 drivers
v0000017c60d30fd0_0 .var "Data_Out", 31 0;
v0000017c60d30350_0 .net "Write_en", 0 0, v0000017c60d05d30_0;  alias, 1 drivers
v0000017c60d30ad0_0 .net "addr", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d31c50_0 .net "clk", 0 0, L_0000017c60c82180;  alias, 1 drivers
v0000017c60d31cf0_0 .var/i "i", 31 0;
S_0000017c60d0fd10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000017c60d3cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000017c60d3cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000017c60d3cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000017c60d3cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000017c60d3cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000017c60d3cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000017c60d3d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000017c60d3d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000017c60d3d080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000017c60d3d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000017c60d3d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000017c60d3d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000017c60d3d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000017c60d3d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000017c60d3d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000017c60d3d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000017c60d3d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000017c60d3d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000017c60d3d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000017c60d3d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000017c60d3d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000017c60d3d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000017c60d3d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000017c60d3d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000017c60d3d400 .param/l "xori" 0 9 12, C4<001110000000>;
v0000017c60d31110_0 .net "MEM_ALU_OUT", 31 0, v0000017c60d04cf0_0;  alias, 1 drivers
v0000017c60d31d90_0 .net "MEM_Data_mem_out", 31 0, v0000017c60d30fd0_0;  alias, 1 drivers
v0000017c60d302b0_0 .net "MEM_memread", 0 0, v0000017c60d051f0_0;  alias, 1 drivers
v0000017c60d31070_0 .net "MEM_opcode", 11 0, v0000017c60d04d90_0;  alias, 1 drivers
v0000017c60d30210_0 .net "MEM_rd_ind", 4 0, v0000017c60d04e30_0;  alias, 1 drivers
v0000017c60d32150_0 .net "MEM_rd_indzero", 0 0, v0000017c60d05dd0_0;  alias, 1 drivers
v0000017c60d31e30_0 .net "MEM_regwrite", 0 0, v0000017c60d04750_0;  alias, 1 drivers
v0000017c60d311b0_0 .var "WB_ALU_OUT", 31 0;
v0000017c60d312f0_0 .var "WB_Data_mem_out", 31 0;
v0000017c60d31610_0 .var "WB_memread", 0 0;
v0000017c60d31ed0_0 .var "WB_rd_ind", 4 0;
v0000017c60d31f70_0 .var "WB_rd_indzero", 0 0;
v0000017c60d316b0_0 .var "WB_regwrite", 0 0;
v0000017c60d31750_0 .net "clk", 0 0, L_0000017c60db0220;  1 drivers
v0000017c60d2fef0_0 .var "hlt", 0 0;
v0000017c60d32010_0 .net "rst", 0 0, v0000017c60d3f7a0_0;  alias, 1 drivers
E_0000017c60c89b60 .event posedge, v0000017c60d04ed0_0, v0000017c60d31750_0;
S_0000017c60d0fea0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000017c60ad9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000017c60db0140 .functor AND 32, v0000017c60d312f0_0, L_0000017c60db6690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60db0060 .functor NOT 1, v0000017c60d31610_0, C4<0>, C4<0>, C4<0>;
L_0000017c60db01b0 .functor AND 32, v0000017c60d311b0_0, L_0000017c60db6050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017c60dcaf90 .functor OR 32, L_0000017c60db0140, L_0000017c60db01b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017c60d320b0_0 .net "Write_Data_RegFile", 31 0, L_0000017c60dcaf90;  alias, 1 drivers
v0000017c60d32290_0 .net *"_ivl_0", 31 0, L_0000017c60db6690;  1 drivers
v0000017c60d32330_0 .net *"_ivl_2", 31 0, L_0000017c60db0140;  1 drivers
v0000017c60d2ff90_0 .net *"_ivl_4", 0 0, L_0000017c60db0060;  1 drivers
v0000017c60d30030_0 .net *"_ivl_6", 31 0, L_0000017c60db6050;  1 drivers
v0000017c60d32a10_0 .net *"_ivl_8", 31 0, L_0000017c60db01b0;  1 drivers
v0000017c60d32970_0 .net "alu_out", 31 0, v0000017c60d311b0_0;  alias, 1 drivers
v0000017c60d32830_0 .net "mem_out", 31 0, v0000017c60d312f0_0;  alias, 1 drivers
v0000017c60d326f0_0 .net "mem_read", 0 0, v0000017c60d31610_0;  alias, 1 drivers
LS_0000017c60db6690_0_0 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_4 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_8 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_12 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_16 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_20 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_24 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_0_28 .concat [ 1 1 1 1], v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0, v0000017c60d31610_0;
LS_0000017c60db6690_1_0 .concat [ 4 4 4 4], LS_0000017c60db6690_0_0, LS_0000017c60db6690_0_4, LS_0000017c60db6690_0_8, LS_0000017c60db6690_0_12;
LS_0000017c60db6690_1_4 .concat [ 4 4 4 4], LS_0000017c60db6690_0_16, LS_0000017c60db6690_0_20, LS_0000017c60db6690_0_24, LS_0000017c60db6690_0_28;
L_0000017c60db6690 .concat [ 16 16 0 0], LS_0000017c60db6690_1_0, LS_0000017c60db6690_1_4;
LS_0000017c60db6050_0_0 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_4 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_8 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_12 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_16 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_20 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_24 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_0_28 .concat [ 1 1 1 1], L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060, L_0000017c60db0060;
LS_0000017c60db6050_1_0 .concat [ 4 4 4 4], LS_0000017c60db6050_0_0, LS_0000017c60db6050_0_4, LS_0000017c60db6050_0_8, LS_0000017c60db6050_0_12;
LS_0000017c60db6050_1_4 .concat [ 4 4 4 4], LS_0000017c60db6050_0_16, LS_0000017c60db6050_0_20, LS_0000017c60db6050_0_24, LS_0000017c60db6050_0_28;
L_0000017c60db6050 .concat [ 16 16 0 0], LS_0000017c60db6050_1_0, LS_0000017c60db6050_1_4;
    .scope S_0000017c60d117a0;
T_0 ;
    %wait E_0000017c60c898a0;
    %load/vec4 v0000017c60d2ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017c60d2ee10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017c60d2dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000017c60d2e550_0;
    %assign/vec4 v0000017c60d2ee10_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017c60d11610;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c60d2f3b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000017c60d2f3b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017c60d2f3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %load/vec4 v0000017c60d2f3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017c60d2f3b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d2dfb0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000017c60d10800;
T_2 ;
    %wait E_0000017c60c89e20;
    %load/vec4 v0000017c60d2d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000017c60d18c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d18aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d2eb90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d2dc90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d2ec30_0, 0;
    %assign/vec4 v0000017c60d2df10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017c60d2e410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000017c60d2eff0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000017c60d18c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d18aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d2eb90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d2dc90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d2ec30_0, 0;
    %assign/vec4 v0000017c60d2df10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000017c60d2e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000017c60d2e4b0_0;
    %assign/vec4 v0000017c60d18aa0_0, 0;
    %load/vec4 v0000017c60d2f630_0;
    %assign/vec4 v0000017c60d18c80_0, 0;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000017c60d2dc90_0, 0;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017c60d2df10_0, 4, 5;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017c60d2df10_0, 4, 5;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000017c60d2ec30_0, 0;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000017c60d2eb90_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000017c60d2eb90_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000017c60d2e4b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000017c60d2eb90_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017c60d10670;
T_3 ;
    %wait E_0000017c60c898a0;
    %load/vec4 v0000017c60d1e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c60d1e680_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000017c60d1e680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017c60d1e680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d1e220, 0, 4;
    %load/vec4 v0000017c60d1e680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017c60d1e680_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017c60d1e540_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000017c60d1e0e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000017c60d1e5e0_0;
    %load/vec4 v0000017c60d1e540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d1e220, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d1e220, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017c60d10670;
T_4 ;
    %wait E_0000017c60c89960;
    %load/vec4 v0000017c60d1e540_0;
    %load/vec4 v0000017c60d1e040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000017c60d1e540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000017c60d1e0e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000017c60d1e5e0_0;
    %assign/vec4 v0000017c60d1e720_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017c60d1e040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017c60d1e220, 4;
    %assign/vec4 v0000017c60d1e720_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017c60d10670;
T_5 ;
    %wait E_0000017c60c89960;
    %load/vec4 v0000017c60d1e540_0;
    %load/vec4 v0000017c60d1e2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000017c60d1e540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000017c60d1e0e0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000017c60d1e5e0_0;
    %assign/vec4 v0000017c60d1e180_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017c60d1e2c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017c60d1e220, 4;
    %assign/vec4 v0000017c60d1e180_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017c60d10670;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000017c60d10e40;
    %jmp t_0;
    .scope S_0000017c60d10e40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c60d1e360_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000017c60d1e360_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000017c60d1e360_0;
    %ix/getv/s 4, v0000017c60d1e360_0;
    %load/vec4a v0000017c60d1e220, 4;
    %ix/getv/s 4, v0000017c60d1e360_0;
    %load/vec4a v0000017c60d1e220, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017c60d1e360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017c60d1e360_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000017c60d10670;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000017c60d104e0;
T_7 ;
    %wait E_0000017c60c8a020;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c60d1dfa0_0, 0, 32;
    %load/vec4 v0000017c60d1ba20_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017c60d1ba20_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000017c60d1b840_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000017c60d1dfa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017c60d1ba20_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017c60d1ba20_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017c60d1ba20_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000017c60d1b840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000017c60d1dfa0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000017c60d1b840_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000017c60d1b840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000017c60d1dfa0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017c60d10990;
T_8 ;
    %wait E_0000017c60c898a0;
    %load/vec4 v0000017c60d1a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017c60d19ae0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017c60d19ae0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000017c60d19ea0_0;
    %load/vec4 v0000017c60d1a120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017c60d19ea0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017c60d10990;
T_9 ;
    %wait E_0000017c60c898a0;
    %load/vec4 v0000017c60d1a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d19e00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017c60d19860_0;
    %assign/vec4 v0000017c60d19e00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017c60d101c0;
T_10 ;
    %wait E_0000017c60c8a720;
    %load/vec4 v0000017c60d1d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d1c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d1b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d1bca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d19220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d192c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017c60d1b340_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000017c60d1b480_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000017c60d19400_0;
    %load/vec4 v0000017c60d1b3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000017c60d194a0_0;
    %load/vec4 v0000017c60d1b3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000017c60d1b520_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000017c60d19180_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000017c60d19400_0;
    %load/vec4 v0000017c60d1b5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000017c60d194a0_0;
    %load/vec4 v0000017c60d1b5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d1c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d1b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d1bca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d19220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d192c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000017c60d19360_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d1c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d1b8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d1bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d19220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d192c0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d1c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c60d1b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d1bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d19220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d192c0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000017c60d10350;
T_11 ;
    %wait E_0000017c60c8a0a0;
    %load/vec4 v0000017c60d129b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000017c60d12af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d12eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d139f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d133b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d131d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d12870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d138b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d12ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d13770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d13090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d13c70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d12d70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d14030_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d13630_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d13a90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d12c30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d12b90_0, 0;
    %assign/vec4 v0000017c60d13810_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017c60d13270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000017c60d14490_0;
    %assign/vec4 v0000017c60d13810_0, 0;
    %load/vec4 v0000017c60d11f10_0;
    %assign/vec4 v0000017c60d12b90_0, 0;
    %load/vec4 v0000017c60d11fb0_0;
    %assign/vec4 v0000017c60d12c30_0, 0;
    %load/vec4 v0000017c60d11dd0_0;
    %assign/vec4 v0000017c60d13a90_0, 0;
    %load/vec4 v0000017c60d134f0_0;
    %assign/vec4 v0000017c60d13630_0, 0;
    %load/vec4 v0000017c60d120f0_0;
    %assign/vec4 v0000017c60d14030_0, 0;
    %load/vec4 v0000017c60d12050_0;
    %assign/vec4 v0000017c60d12d70_0, 0;
    %load/vec4 v0000017c60d124b0_0;
    %assign/vec4 v0000017c60d13c70_0, 0;
    %load/vec4 v0000017c60d12410_0;
    %assign/vec4 v0000017c60d13090_0, 0;
    %load/vec4 v0000017c60d143f0_0;
    %assign/vec4 v0000017c60d13770_0, 0;
    %load/vec4 v0000017c60d140d0_0;
    %assign/vec4 v0000017c60d12ff0_0, 0;
    %load/vec4 v0000017c60d11d30_0;
    %assign/vec4 v0000017c60d138b0_0, 0;
    %load/vec4 v0000017c60d142b0_0;
    %assign/vec4 v0000017c60d12870_0, 0;
    %load/vec4 v0000017c60d13bd0_0;
    %assign/vec4 v0000017c60d131d0_0, 0;
    %load/vec4 v0000017c60d13db0_0;
    %assign/vec4 v0000017c60d133b0_0, 0;
    %load/vec4 v0000017c60d14170_0;
    %assign/vec4 v0000017c60d14350_0, 0;
    %load/vec4 v0000017c60d13e50_0;
    %assign/vec4 v0000017c60d139f0_0, 0;
    %load/vec4 v0000017c60d13590_0;
    %assign/vec4 v0000017c60d12eb0_0, 0;
    %load/vec4 v0000017c60d11e70_0;
    %assign/vec4 v0000017c60d12af0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000017c60d12af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d12eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d139f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d133b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d131d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d12870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d138b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d12ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d13770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d13090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d13c70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d12d70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d14030_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d13630_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d13a90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d12c30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d12b90_0, 0;
    %assign/vec4 v0000017c60d13810_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017c60d112f0;
T_12 ;
    %wait E_0000017c60c8a5a0;
    %load/vec4 v0000017c60d1a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000017c60d145d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d154d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d156b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d157f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d147b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d14d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d14ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d14530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d14710_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d14670_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000017c60d15bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d15430_0, 0;
    %assign/vec4 v0000017c60d152f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000017c60d19720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000017c60d122d0_0;
    %assign/vec4 v0000017c60d152f0_0, 0;
    %load/vec4 v0000017c60d12550_0;
    %assign/vec4 v0000017c60d15430_0, 0;
    %load/vec4 v0000017c60d14990_0;
    %assign/vec4 v0000017c60d15bb0_0, 0;
    %load/vec4 v0000017c60d14c10_0;
    %assign/vec4 v0000017c60d14670_0, 0;
    %load/vec4 v0000017c60d15610_0;
    %assign/vec4 v0000017c60d14710_0, 0;
    %load/vec4 v0000017c60d14e90_0;
    %assign/vec4 v0000017c60d14530_0, 0;
    %load/vec4 v0000017c60d12910_0;
    %assign/vec4 v0000017c60d14ad0_0, 0;
    %load/vec4 v0000017c60d151b0_0;
    %assign/vec4 v0000017c60d14d50_0, 0;
    %load/vec4 v0000017c60d15250_0;
    %assign/vec4 v0000017c60d147b0_0, 0;
    %load/vec4 v0000017c60d15390_0;
    %assign/vec4 v0000017c60d14df0_0, 0;
    %load/vec4 v0000017c60d14fd0_0;
    %assign/vec4 v0000017c60d15930_0, 0;
    %load/vec4 v0000017c60d14f30_0;
    %assign/vec4 v0000017c60d15a70_0, 0;
    %load/vec4 v0000017c60d15b10_0;
    %assign/vec4 v0000017c60d14b70_0, 0;
    %load/vec4 v0000017c60d15070_0;
    %assign/vec4 v0000017c60d15890_0, 0;
    %load/vec4 v0000017c60d15110_0;
    %assign/vec4 v0000017c60d14850_0, 0;
    %load/vec4 v0000017c60d159d0_0;
    %assign/vec4 v0000017c60d15750_0, 0;
    %load/vec4 v0000017c60d15570_0;
    %assign/vec4 v0000017c60d14cb0_0, 0;
    %load/vec4 v0000017c60d148f0_0;
    %assign/vec4 v0000017c60d157f0_0, 0;
    %load/vec4 v0000017c60d12e10_0;
    %assign/vec4 v0000017c60d156b0_0, 0;
    %load/vec4 v0000017c60d12cd0_0;
    %assign/vec4 v0000017c60d154d0_0, 0;
    %load/vec4 v0000017c60d14a30_0;
    %assign/vec4 v0000017c60d145d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000017c60d145d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d154d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d156b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d157f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d15930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d14df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d147b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d14d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d14ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d14530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d14710_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d14670_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000017c60d15bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d15430_0, 0;
    %assign/vec4 v0000017c60d152f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017c60b10140;
T_13 ;
    %wait E_0000017c60c88b20;
    %load/vec4 v0000017c60d086c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017c60d08620_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000017c60ac9c30;
T_14 ;
    %wait E_0000017c60c88f20;
    %load/vec4 v0000017c60d077c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000017c60d07720_0;
    %pad/u 33;
    %load/vec4 v0000017c60d07860_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000017c60d08580_0, 0;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000017c60d07720_0;
    %pad/u 33;
    %load/vec4 v0000017c60d07860_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000017c60d08580_0, 0;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000017c60d07720_0;
    %pad/u 33;
    %load/vec4 v0000017c60d07860_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000017c60d08580_0, 0;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000017c60d07720_0;
    %pad/u 33;
    %load/vec4 v0000017c60d07860_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000017c60d08580_0, 0;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000017c60d07720_0;
    %pad/u 33;
    %load/vec4 v0000017c60d07860_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000017c60d08580_0, 0;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000017c60d07720_0;
    %pad/u 33;
    %load/vec4 v0000017c60d07860_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000017c60d08580_0, 0;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000017c60d07860_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000017c60d061e0_0;
    %load/vec4 v0000017c60d07860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017c60d07720_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000017c60d07860_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000017c60d07860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %load/vec4 v0000017c60d07720_0;
    %ix/getv 4, v0000017c60d07860_0;
    %shiftl 4;
    %assign/vec4 v0000017c60d08580_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000017c60d07860_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000017c60d061e0_0;
    %load/vec4 v0000017c60d07860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000017c60d07720_0;
    %load/vec4 v0000017c60d07860_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000017c60d07860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %load/vec4 v0000017c60d07720_0;
    %ix/getv 4, v0000017c60d07860_0;
    %shiftr 4;
    %assign/vec4 v0000017c60d08580_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %load/vec4 v0000017c60d07720_0;
    %load/vec4 v0000017c60d07860_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000017c60d08580_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c60d061e0_0, 0;
    %load/vec4 v0000017c60d07860_0;
    %load/vec4 v0000017c60d07720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000017c60d08580_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000017c60aa61c0;
T_15 ;
    %wait E_0000017c60c896e0;
    %load/vec4 v0000017c60d04ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000017c60d05dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d04750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d05d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d051f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000017c60d04d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d04e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d05970_0, 0;
    %assign/vec4 v0000017c60d04cf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000017c60c25ad0_0;
    %assign/vec4 v0000017c60d04cf0_0, 0;
    %load/vec4 v0000017c60d05150_0;
    %assign/vec4 v0000017c60d05970_0, 0;
    %load/vec4 v0000017c60d04c50_0;
    %assign/vec4 v0000017c60d04e30_0, 0;
    %load/vec4 v0000017c60c10fc0_0;
    %assign/vec4 v0000017c60d04d90_0, 0;
    %load/vec4 v0000017c60c24e50_0;
    %assign/vec4 v0000017c60d051f0_0, 0;
    %load/vec4 v0000017c60c10f20_0;
    %assign/vec4 v0000017c60d05d30_0, 0;
    %load/vec4 v0000017c60d055b0_0;
    %assign/vec4 v0000017c60d04750_0, 0;
    %load/vec4 v0000017c60d05470_0;
    %assign/vec4 v0000017c60d05dd0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017c60d11ac0;
T_16 ;
    %wait E_0000017c60c89960;
    %load/vec4 v0000017c60d30350_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000017c60d31250_0;
    %load/vec4 v0000017c60d30ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000017c60d11ac0;
T_17 ;
    %wait E_0000017c60c89960;
    %load/vec4 v0000017c60d30ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017c60d30170, 4;
    %assign/vec4 v0000017c60d30fd0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017c60d11ac0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c60d31cf0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000017c60d31cf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017c60d31cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %load/vec4 v0000017c60d31cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017c60d31cf0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c60d30170, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000017c60d11ac0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c60d31cf0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000017c60d31cf0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000017c60d31cf0_0;
    %load/vec4a v0000017c60d30170, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000017c60d31cf0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017c60d31cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017c60d31cf0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000017c60d0fd10;
T_20 ;
    %wait E_0000017c60c89b60;
    %load/vec4 v0000017c60d32010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000017c60d31f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d2fef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d316b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017c60d31610_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000017c60d31ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000017c60d312f0_0, 0;
    %assign/vec4 v0000017c60d311b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000017c60d31110_0;
    %assign/vec4 v0000017c60d311b0_0, 0;
    %load/vec4 v0000017c60d31d90_0;
    %assign/vec4 v0000017c60d312f0_0, 0;
    %load/vec4 v0000017c60d302b0_0;
    %assign/vec4 v0000017c60d31610_0, 0;
    %load/vec4 v0000017c60d30210_0;
    %assign/vec4 v0000017c60d31ed0_0, 0;
    %load/vec4 v0000017c60d31e30_0;
    %assign/vec4 v0000017c60d316b0_0, 0;
    %load/vec4 v0000017c60d32150_0;
    %assign/vec4 v0000017c60d31f70_0, 0;
    %load/vec4 v0000017c60d31070_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000017c60d2fef0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000017c60ad9f50;
T_21 ;
    %wait E_0000017c60c89720;
    %load/vec4 v0000017c60d3f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017c60d3d9a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000017c60d3d9a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017c60d3d9a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000017c60caca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c60d3f660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c60d3f7a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000017c60caca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000017c60d3f660_0;
    %inv;
    %assign/vec4 v0000017c60d3f660_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000017c60caca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c60d3f7a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c60d3f7a0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000017c60d3e440_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
