Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d8f00736a9084f76a741672e6f7ac5ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mycpu_tb_behav xil_defaultlib.mycpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'IM_10_6' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/minisys.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.prgrom_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.prgrom_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011100000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100111000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011110000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011000000...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.prgrom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom_blk_mem_gen_top
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.prgrom_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ifetc32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module xil_defaultlib.cpuclk_cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.cpuclk0
Compiling module xil_defaultlib.ram_bindec
Compiling module xil_defaultlib.ram_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.ram_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.ram_blk_mem_gen_top
Compiling module xil_defaultlib.ram_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ALU_mux
Compiling module xil_defaultlib.executs32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.mycpu_tb
WARNING: [XSIM 43-3373] "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/mycpu_tb.v" Line 88. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot mycpu_tb_behav
