Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 30 18:13:52 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   989 |
|    Minimum number of control sets                        |   902 |
|    Addition due to synthesis replication                 |    87 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2833 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   989 |
| >= 0 to < 4        |    82 |
| >= 4 to < 6        |   175 |
| >= 6 to < 8        |    77 |
| >= 8 to < 10       |   145 |
| >= 10 to < 12      |    83 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    27 |
| >= 16              |   375 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4493 |         1345 |
| No           | No                    | Yes                    |             856 |          275 |
| No           | Yes                   | No                     |            3037 |         1243 |
| Yes          | No                    | No                     |            9079 |         3035 |
| Yes          | No                    | Yes                    |             826 |          201 |
| Yes          | Yes                   | No                     |            6156 |         2565 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                                             Enable Signal                                                                                                                                            |                                                                                                                                           Set/Reset Signal                                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_uart_send/uart_txd_i_1_n_0                                                                                                                                                                                                                                                             | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_WR__i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_RD__i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  cpu_mid/u_if_stage/idle_lock_reg/G0                   |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_EN__i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_CLE_i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_ALE_i_1_n_0                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                 |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                      |                2 |              2 |         1.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                 |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                 |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                      |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                     |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/storage_data1[5]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                   |                1 |              2 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                              |                1 |              2 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                  |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]        |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                2 |              3 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                                                                       |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                2 |              3 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]      |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                  |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                2 |              3 |         1.50 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_uart_recv/rx_cnt0                                                                                                                                                                                                                                                                      | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[177]_0                                                                                                                                                                                                                                                              | cpu_mid/u_mem_stage/cpu_aresetn_2_reg                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_pll_1/inst/clk_out1                               | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/wr_fifo/csr6_pm                                                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                     |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                     |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_if_stage/mem_to_if_bus_r_1                                                                                                                                                                                                                                                                 | cpu_mid/u_if_stage/mem_to_if_bus_r[4]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[1].compare_inst/E[0]           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                                                                                                                                                                                | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/E[0]                                                                                                                                                                                                                                                        | cpu_mid/u_id_stage/id_data_reg[3]_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/fifo_rx/bottom[3]_i_1__0_n_0                                                                                                                                                                                                                                             | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | u_axi_2x1_mux/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/ccnt0                                                                                                                                                                                                                                                  | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ncnt[3]_i_2_n_0                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/ncnt[3]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | CONFREG/state_count[3]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[11]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[19]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/gen_arbiter.s_ready_i_reg[2][0]                                                                                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[31]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[3]_i_1_n_0                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/state[0]_i_1__4_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[23]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_if_stage/if_pc1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/state[0]_i_1__2_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/rd_fifo/rvalid_reg_inv[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[27]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[7]_i_1_n_0                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_2_n_0                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                                                          |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_addr_reg[4]_1[0]                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data[15]_i_1_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | APB_DEV/AA_axi2apb_bridge_cpu/apb_s_wstrb[3]_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_valid                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/E[0]                                                                                                                                                                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | APB_DEV/uart0/regs/msr[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[0]                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[5]                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[37]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/nand_command[23]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[46]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/rcs128                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[21]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[34]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/rtcnt[3]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[24]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[14]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[30]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[8]                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[40]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/dest[18]                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[15]                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[0]                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[4]                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/ttcnt[7]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lfield[8]                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/ttcnt[3]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/tcs128                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/lcr_reg[7]_3[0]                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/awlen_ddr[3]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/axi_s_sel_wr_reg_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/bbstub_S00_AXI_ARESET_OUT_N_0                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/arlen_ddr[3]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/p_63_in                                                                                                                                                                                                                                                                                          | SPI/cswcnt0                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_2_n_0                                                                                                                                                                                                                                                | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot                                                                                                                                                                                 | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_ADDR[11]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_uart_send/tx_cnt0                                                                                                                                                                                                                                                                      | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/wr_fifo/E[0]                                                                                                                                                                                                                                                                           | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/fifo_tx/bottom[3]_i_1_n_0                                                                                                                                                                                                                                             | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                  |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state[0]_i_1__0_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[6]_i_1__0_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/fifo_rx/count[4]_i_1__0_n_0                                                                                                                                                                                                                                              | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/FSM_onehot_state[3]_i_1__6_n_0                                                                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/FSM_onehot_state[3]_i_1__3_n_0                                                                                                                                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/mem_data0                                                                                                                                                                                                                                                   | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/exe_data_reg[107]                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state[0]_i_1__5_n_0                                                                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/FSM_sequential_recv_state[4]_i_1_n_0                                                                                                                                                                                                                                       | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                5 |              5 |         1.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/bcnt[5]_i_1__0_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/reg_num_r                                                                                                                                                                                                                                                                  | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[174]_0[1]                                                                                                                                                                                                                                                           | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out1                              | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state[3]_i_1_n_0                                                                                                                                       | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset                                                                                                                                                                    |                2 |              5 |         2.50 |
|  clk_pll_1/inst/clk_out1                               |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state[3]_i_1__7_n_0                                                                                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/SS[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot                                                                                                                                                                          | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot                                                                                                                                                                          | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                          |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/counter[4]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                        | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                     |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                      |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                          |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/reset                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/reset                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___65_n_0                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                                                                |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl_reg_1                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                              |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/rshift[4]_i_1_n_0                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/fifo_tx/count[4]_i_1_n_0                                                                                                                                                                                                                                              | APB_DEV/uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/count_fifo_r00_out                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/write_num                                                                                                                                                                                                                                                                                | DMA_MASTER0/write_num[4]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr7_aie                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/PRE_STATE                                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_ADDR[21]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[180]_8                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/send_state[5]_i_1_n_0                                                                                                                                                                                                                                                      | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | DMA_MASTER0/SR                                                                                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                                  | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                6 |              6 |         1.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___17_n_0                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/axi_s_sel_wr_reg_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/reg_ac97_reg[9]_0                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1[9]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                                                                                 |                5 |              6 |         1.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/axi_s_sel_wr_reg_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                                 |                1 |              6 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                                | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/b_push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/p_0_in13_in                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  clk_pll_33/inst/clk_out2                              | SPI/adbit_cnt0                                                                                                                                                                                                                                                                                       | SPI/adbit_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_addr_reg[4]_2[0]                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/wr_valid                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/rd_valid                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr7_rue                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ifwe_reg_0[0]                                                                                                                                                                                                                                        | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ifaddr                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/bad1                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                          | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_2_n_0                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_state_change_en                                                                                                                                                                                                                                                                      | DMA_MASTER0/dma_read_state[3]_i_1_n_0                                                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/nand_command[23]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/COMMAND                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                               |                3 |              7 |         2.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/E[0]                                                                                                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/E[0]                                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/spcr                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsr_r2                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[31]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/wr_fifo/isReading_reg[1]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[179]_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/dl[23]_i_1_n_0                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[179]_1                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/start_addr_r[31]                                                                                                                                                                                                                                                           | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/block_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/start_addr_r[23]                                                                                                                                                                                                                                                           | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/start_addr_r[15]                                                                                                                                                                                                                                                           | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/trace_pc[26]                                                                                                                                                                                                                                                               | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                     |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/trace_pc[8]                                                                                                                                                                                                                                                                | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/trace_pc[17]                                                                                                                                                                                                                                                               | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/E[0]                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/trace_pc[2]                                                                                                                                                                                                                                                                | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_ADDR[7]_i_1_n_0                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/tf_data_bak[7]_i_1_n_0                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai[7]_i_2_n_0                                                                                                                                                                                                                                                   | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai[7]_i_1_n_0                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/ID_INFORM[31]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/ID_INFORM[15]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/wr_fifo/isReading_reg[3]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[15]                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/wr_fifo/isReading_reg[2]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[7]                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[31]                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                                                                                                |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/reg_datao_32[23]                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | SPI/simple_spi/rfifo/rp__0                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_axi_bridge/awaddr[31]_i_1_n_0                                                                                                                                                                                                                                                              | cpu_mid/d_cache/cpu_aresetn_2_reg                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | APB_DEV/uart0/regs/sclk_count[7]_i_1_n_0                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/ID_INFORM[47]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/wr_fifo/isReading_reg[0]                                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/ID_INFORM[23]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/ID_INFORM[39]_i_1_n_0                                                                                                                                                                                                                                                       | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/HOLD_NUM[7]_i_1_n_0                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/axi_s_sel_wr_reg_4[0]                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/lcr_reg[7][0]                                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/lcr_reg[7]_2[0]                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/lcr_reg[7]_1[0]                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/lcr_reg[7]_6[0]                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[15]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[47]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[55]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[39]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/ID_INFORM[7]_i_1_n_0                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[7]_i_1_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[31]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/buf_r[23]_i_1_n_0                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/E[0]                                                                                                                                                                                                                                       | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_3[3]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_0[0]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_3[2]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_3[1]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_3[0]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_0[1]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_2[0]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/isWriting_reg_1[0]                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/param2[7]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/param[7]_i_1_n_0                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/softcs[7]_i_1_n_0                                                                                                                                                                                                                                                                     | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/treg[7]_i_1_n_0                                                                                                                                                                                                                                                                       | SPI/simple_spi/rfwe_i_1_n_0                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/E[0]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/sper                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/WAIT_NUM                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/nxt_addr_reg[1]_0[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/rd_state_reg[4][0]                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/nxt_addr_reg[0][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/nxt_addr_reg[1][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/sck_reg[1]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                1 |              8 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                                                                                                        |                7 |              8 |         1.14 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_STATE                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_O[7]_i_1_n_0                                                                                                                                                                                                                                                           | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[23]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[15]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                3 |              8 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_DAT_O_RD[7]_i_1_n_0                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                3 |              8 |         2.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                         |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | cpu_mid/u_mem_stage/SS[0]                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/send_data[7]_i_1_n_0                                                                                                                                                                                                                                                       | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/break_pc[26]                                                                                                                                                                                                                                                               | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/break_pc[8]                                                                                                                                                                                                                                                                | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/break_pc[2]                                                                                                                                                                                                                                                                | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/break_pc[17]                                                                                                                                                                                                                                                               | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/status                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                3 |              9 |         3.00 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in1_in                                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad[8]_i_1_n_0                                                                                                                                                                                                                                         | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/dlc1                                                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crchash0                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                3 |              9 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/axi_s_rstrb                                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                3 |              9 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                          |                4 |              9 |         2.25 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_uart_send/tx_flag_i_1_n_0                                                                                                                                                                                                                                                              | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/bcnt[10]_i_1__0_n_0                                                                                                                                                                                                                                  | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/start_addr_r[7]                                                                                                                                                                                                                                                            | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/sad0                                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                          |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                2 |              9 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                3 |              9 |         3.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                          |                2 |              9 |         4.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |         4.50 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/isofad                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | SPI/simple_spi/rfwe_i_1_n_0                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                4 |             10 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                4 |             10 |         2.50 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                               |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                   | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                4 |             10 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/E[0]                                                                                                                                                                                                                                                        | cpu_mid/u_id_stage/id_valid_reg_8                                                                                                                                                                                                                                                                    |                8 |             10 |         1.25 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                4 |             10 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/cpu_aresetn_2_reg_6[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset_n                                                                                                                                                                                |                5 |             10 |         2.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                4 |             10 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                     |                5 |             10 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                4 |             10 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                             |                4 |             10 |         2.50 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/bcnt[11]_i_1_n_0                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             10 |         3.33 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                              |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                       | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/focnt0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/focnt[10]_i_1_n_0                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  clk_pll_1/inst/clk_out1                               | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                        | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                                                                                                                                                                                   | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/E[0]                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  clk_pll_1/inst/clk_out1                               | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/wfifo/wfwe                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                         |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/AR[0]                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/clkcnt[0]_i_1_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                                                                                  |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/fifo_write                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/clkena0                                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[182]_4[0]                                                                                                                                                                                                                                                           | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               12 |             12 |         1.00 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                         |                3 |             12 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |         6.00 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |         6.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/rfwe_reg_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  clk_pll_1/inst/clk_out1                               |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_en                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt                                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_1_n_0                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/WRITE_MAX_COUNT[13]_i_1_n_0                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                7 |             14 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_dev_addr_reg[2]_5[0]                                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/READ_MAX_COUNT[13]_i_1_n_0                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                7 |             14 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/data_count                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |                8 |             14 |         1.75 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                              | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                8 |             14 |         1.75 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                       |                4 |             15 |         3.75 |
|  clk_pll_1/inst/clk_out1                               |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                4 |             15 |         3.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             15 |         7.50 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_DMA/msmbcnt[14]_i_1_n_0                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                7 |             15 |         2.14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                       |                4 |             15 |         3.75 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                        |                3 |             15 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |         5.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/qds_para_neg_1_en                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                8 |             15 |         1.88 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                        |                4 |             15 |         3.75 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                       |                4 |             15 |         3.75 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |         5.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                        |                4 |             15 |         3.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                4 |             15 |         3.75 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             15 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                                                          |                8 |             16 |         2.00 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/mfcnt[0]_i_1_n_0                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/cs_timer[0]_i_2_n_0                                                                                                                                                                                                                                                                              | SPI/simple_spi/rd_state_reg[8]                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                     |                7 |             16 |         2.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/AR[0]                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                     |                6 |             16 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_wb_stage/wb_data[101]_i_1_n_0                                                                                                                                                                                                                                                              | cpu_mid/u_mem_stage/mem_valid_reg_1                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                                                                 | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_CSR/gcnt[15]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/count_fifo_w0                                                                                                                                                                                                                                                                            | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |                4 |             17 |         4.25 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/wad                                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                   |                3 |             18 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                  |                4 |             18 |         4.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                   |                5 |             18 |         3.60 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                  |                5 |             18 |         3.60 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/cpu_aresetn_2_reg_7[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               12 |             19 |         1.58 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                                                                                                                                                  |               12 |             20 |         1.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                                                    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                                                                  |                6 |             20 |         3.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | CONFREG/step1_count[0]_i_1_n_0                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/cpu_aresetn_2_reg_8                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               10 |             20 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[180]_2[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               10 |             20 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/axi_s_req_addr[19]_i_1_n_0                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               14 |             20 |         1.43 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | CONFREG/step0_count[0]_i_1_n_0                                                                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                            | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[181]_6[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | CONFREG/key_count[0]_i_1_n_0                                                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  mrxclk_0_IBUF_BUFG                                    |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               11 |             21 |         1.91 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/rd_fifo/busy_reg[0]                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |               11 |             22 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |               16 |             22 |         1.38 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[0][22]_i_1__0_n_0                                                                                                                                                                                                                             | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[1][22]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               11 |             23 |         2.09 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                               | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |               13 |             23 |         1.77 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[2][22]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RFIFO/csmem[3][22]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  mtxclk_0_IBUF_BUFG                                    |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               13 |             23 |         1.77 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/buf_busy_reg                                                                                                                                                                                                                                                                          | SPI/simple_spi/nxt_addr0                                                                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/apb_high_24b_wr[23]_i_1_n_0                                                                                                                                                                                                                                            | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/rer0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                                                             | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                           | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | SPI/simple_spi/sck_reg[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                                                            |               14 |             25 |         1.79 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/axi_s_sel_wr_reg_1[0]                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               12 |             25 |         2.08 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                     | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                8 |             25 |         3.12 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[179]_6[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                6 |             26 |         4.33 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[184]_0[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             26 |         2.89 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[180]_9[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               17 |             27 |         1.59 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[185]_4[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               18 |             27 |         1.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |               15 |             28 |         1.87 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/E[0]                                                                                                                                                                                               | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               10 |             28 |         2.80 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/gen_arbiter.s_ready_i_reg[2][0]                                                                                                    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |                9 |             28 |         3.11 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |               14 |             29 |         2.07 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/axi_s_sel_wr_reg                                                                                                                                                                                                                                                                         | DMA_MASTER0/axi_s_sel_wr_reg_5                                                                                                                                                                                                                                                                       |               13 |             29 |         2.23 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACCSR2AXI/csr8read_reg[0]                                                                                                                                                                                                                            | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |                8 |             29 |         3.62 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/buf_addr_reg[9]_0[0]                                                                                                                                                                                                                                                                         | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                7 |             30 |         4.29 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/tls0                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               11 |             30 |         2.73 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/bad[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               15 |             30 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_axi_bridge/awaddr[31]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               13 |             31 |         2.38 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/i_cache/requestBuffer_icacop_mode[1]_i_1_n_0                                                                                                                                                                                                                                                 | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |                6 |             31 |         5.17 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/cpu_aresetn_2_reg_9                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                9 |             31 |         3.44 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/count_length[31]_i_2_n_0                                                                                                                                                                                                                                                                 | DMA_MASTER0/count_length0_in[11]                                                                                                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[31][31]_i_2_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[3][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[4][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               22 |             32 |         1.45 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[5][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[6][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               24 |             32 |         1.33 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[7][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               25 |             32 |         1.28 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[8][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               26 |             32 |         1.23 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[9][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/p_32_in                                                                                                                                                                                                                                                                                  | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/reg_ac971                                                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q                                                                                                                                                                                                                                         | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/qds_para_neg_1_en                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[15][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/apb_rw_reg_0[0]                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/rf_rdata_r                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                         | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_dev_addr_reg[2]_4[0]                                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/list_pc_r                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_dev_addr_reg[2]_6[0]                                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/interconnect_aresetn_pipe_reg[2][0]                                                                                                |               10 |             32 |         3.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/interconnect_aresetn_pipe_reg[2][0]                                                                                                |               10 |             32 |         3.20 |
|  mrxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/crc_c                                                                                                                                                                                                                                                  | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[30][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[2][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               23 |             32 |         1.39 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[29][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               23 |             32 |         1.39 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[28][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[27][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               23 |             32 |         1.39 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[26][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               22 |             32 |         1.45 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[25][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q[31]_i_2_n_0                                                                                                                                                                                                                                     | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q[31]_i_1_n_0                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_DMA/addr[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/NAND_OP_NUM                                                                                                                                                                                                                                                                 | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_csr/csr_tval[31]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
| ~cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7_n_0_BUFG |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[24][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[23][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/adwrite                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[22][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/dad[31]_i_1__0_n_0                                                                                                                                                                                                                                   | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/own_c1                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[21][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               22 |             32 |         1.45 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RLSM/statad0                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_uart_recv/E[0]                                                                                                                                                                                                                                                                         | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[20][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[1][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[19][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[18][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[17][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               22 |             32 |         1.45 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crcgen                                                                                                                                                                                                                                                 | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/SS[0]                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[16][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[14][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[13][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               22 |             32 |         1.45 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[12][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/dad[31]_i_1_n_0                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr00[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/statad0                                                                                                                                                                                                                                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[11][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[10][31]_i_1_n_0                                                                                                                                                                                                                                                                      | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr02[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr01[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr04[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr03[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr05[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr06[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/cr07[31]_i_1_n_0                                                                                                                                                                                                                                                                             | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[180]_3[0]                                                                                                                                                                                                                                                           | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/s_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                          | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai_32                                                                                                                                                                                                                                                           | APB_DEV/AA_axi2apb_bridge_cpu/reg_datai_32[31]_i_1_n_0                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[185]_3[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/write_num                                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[180]_7[0]                                                                                                                                                                                                                                                           | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/mem[0][31]_i_1_n_0                                                                                                                                                                                                                                                                       | DMA_MASTER0/p_7_out                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[185]_1[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_step_length[31]_i_1_n_0                                                                                                                                                                                                                                                              | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC2AXI/U_MACDATA2AXI/dataAddr_c_r_en                                                                                                                                                                                                                           | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_step_times                                                                                                                                                                                                                                                                           | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[185]_0[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[177]_2[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[185]_2[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_order_addr                                                                                                                                                                                                                                                                           | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_mem_addr[31]_i_2_n_0                                                                                                                                                                                                                                                                 | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_axi_bridge/wdata[31]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  mtxclk_0_IBUF_BUFG                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/re                                                                                                                                                                                                                                                     | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_if_stage/if_pc[31]_i_1_n_0                                                                                                                                                                                                                                                                 | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_id_stage/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  clk_pll_33/inst/clk_out2                              | APB_DEV/nand_module/NAND/E[0]                                                                                                                                                                                                                                                                        | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/awaddr_ddr                                                                                                                                                                                                                                                                               | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                         |               17 |             33 |         1.94 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_if_stage/id_to_if_bus_r_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               13 |             33 |         2.54 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               17 |             34 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/i_cache/requestBuffer_op                                                                                                                                                                                                                                                                     | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |               15 |             34 |         2.27 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/write_led_rg1                                                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               14 |             34 |         2.43 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/p_0_in3_in                                                                                                                                                                                                                                                  | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/qds_para_neg_1_en                                                                                                                                                                                                                                           |               24 |             34 |         1.42 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/write_led_rg0                                                                                                                                                                                                                                                                                | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               14 |             34 |         2.43 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/i_cache/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               12 |             35 |         2.92 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1[65]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1[65]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               15 |             35 |         2.33 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/NAND_ADDR_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                  |               30 |             36 |         1.20 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  clk_pll_33/inst/clk_out1                              | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s2                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                               |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |               14 |             37 |         2.64 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                      |               11 |             37 |         3.36 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               11 |             37 |         3.36 |
|  clk_pll_33/inst/clk_out1                              | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               11 |             37 |         3.36 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                          |                                                                                                                                                                                                                                                                                                      |               12 |             37 |         3.08 |
|  clk_pll_33/inst/clk_out1                              | u_debug_top/u_trace_debug/wnum_r_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_if_stage/mem_to_if_bus_r_1                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               11 |             38 |         3.45 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |               10 |             38 |         3.80 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                      |               12 |             39 |         3.25 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  clk_pll_33/inst/clk_out1                              | u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |               11 |             39 |         3.55 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                9 |             39 |         4.33 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_ready_i_reg[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               10 |             39 |         3.90 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             39 |         4.88 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               11 |             39 |         3.55 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                      |                8 |             39 |         4.88 |
|  clk_pll_33/inst/clk_out2                              | AXI_SLAVE_MUX/rd_fifo/buf_busy_reg_0[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               10 |             40 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1[65]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                7 |             41 |         5.86 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1[65]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               14 |             41 |         2.93 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |               25 |             41 |         1.64 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/csmem[0][42]_i_1_n_0                                                                                                                                                                                                                                | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               14 |             43 |         3.07 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/cswad                                                                                                                                                                                                                                               | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               14 |             43 |         3.07 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                                                                      |                6 |             43 |         7.17 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/s_ready_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |                8 |             43 |         5.38 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |                9 |             43 |         4.78 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |               12 |             44 |         3.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                7 |             44 |         6.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |               11 |             44 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |               11 |             44 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                8 |             44 |         5.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                8 |             44 |         5.50 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |               11 |             44 |         4.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |                8 |             44 |         5.50 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/prev_quot_digit_en                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               26 |             45 |         1.73 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               11 |             46 |         4.18 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |                8 |             46 |         5.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |                8 |             46 |         5.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               12 |             46 |         3.83 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |                6 |             46 |         7.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1[67]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |                8 |             46 |         5.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |                8 |             46 |         5.75 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               17 |             46 |         2.71 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                      |               17 |             46 |         2.71 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                      |               13 |             46 |         3.54 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |               16 |             46 |         2.88 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |               11 |             46 |         4.18 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/d_cache/write_state0                                                                                                                                                                                                                                                                         | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |               20 |             47 |         2.35 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ccwad_reg[0][0]                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               16 |             48 |         3.00 |
|  clk_pll_33/inst/clk_out2                              | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/ccwad_reg[0]_0[0]                                                                                                                                                                                                                                    | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |               13 |             48 |         3.69 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | APB_DEV/uart0/regs/receiver/fifo_rx/fifo                                                                                                                                                                                                                                                             |               21 |             48 |         2.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | CONFREG/write_led                                                                                                                                                                                                                                                                                    | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |               21 |             48 |         2.29 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                        |               19 |             49 |         2.58 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |               19 |             49 |         2.58 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |               16 |             49 |         3.06 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                          |                                                                                                                                                                                                                                                                                                      |               12 |             50 |         4.17 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1[65]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               11 |             50 |         4.55 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                7 |             50 |         7.14 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                                                                                      |               16 |             50 |         3.12 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               11 |             50 |         4.55 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               12 |             50 |         4.17 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               13 |             50 |         3.85 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi_interconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset_0                                                                                                                                                                                                         |               19 |             52 |         2.74 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_wb_stage/wb_data[101]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               22 |             54 |         2.45 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | u_debug_top/u_trace_debug/resetn                                                                                                                                                                                                                                                                     |               23 |             61 |         2.65 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               18 |             64 |         3.56 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                                                                                  | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                                   |               17 |             64 |         3.76 |
|  clk_pll_33/inst/clk_out2                              | DMA_MASTER0/dma_dev_addr                                                                                                                                                                                                                                                                             | DMA_MASTER0/p_6_in                                                                                                                                                                                                                                                                                   |               23 |             64 |         2.78 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |                8 |             64 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               22 |             64 |         2.91 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               14 |             64 |         4.57 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_en                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               40 |             66 |         1.65 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                      |               22 |             67 |         3.05 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               23 |             67 |         2.91 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                      |               20 |             67 |         3.35 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_if_stage/if_valid_reg_0[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               20 |             68 |         3.40 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/d_cache/requestBuffer_op                                                                                                                                                                                                                                                                     | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |               28 |             72 |         2.57 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                      |               14 |             72 |         5.14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                      |               18 |             72 |         4.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/load_s1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               19 |             73 |         3.84 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/load_s2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                      |               19 |             73 |         3.84 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                       | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               20 |             74 |         3.70 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                         | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/SR[0]                                                                                                                                                                                             |               22 |             74 |         3.36 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               10 |             80 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               10 |             80 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                           |               29 |             82 |         2.83 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/timer_64_reg[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               43 |             88 |         2.05 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_7[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               30 |             88 |         2.93 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_5[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               35 |             88 |         2.51 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_10[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               33 |             88 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_19[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                      |               39 |             88 |         2.26 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[1]_rep[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |               34 |             88 |         2.59 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[2]_rep__1_1[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |               40 |             88 |         2.20 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[2]_rep__1_0[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |               45 |             88 |         1.96 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_9[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               35 |             88 |         2.51 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_8[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               36 |             88 |         2.44 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_3                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               46 |             88 |         1.91 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_17                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               29 |             88 |         3.03 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_18                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               31 |             88 |         2.84 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_13                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               44 |             88 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_wb_stage/wb_to_id_bus[5]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               11 |             88 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[2]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |               46 |             88 |         1.91 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_14                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               44 |             88 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[2]_rep__1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |               44 |             88 |         2.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_12                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               38 |             88 |         2.32 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               36 |             88 |         2.44 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_15                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               45 |             88 |         1.96 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_4                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               35 |             88 |         2.51 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_6                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               34 |             88 |         2.59 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_1                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               33 |             88 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_2                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               35 |             88 |         2.51 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_11                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               42 |             88 |         2.10 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]_16                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                      |               35 |             88 |         2.51 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/csr_tlbidx_reg[4]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                      |               30 |             88 |         2.93 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[158]_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               33 |             88 |         2.67 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[158]_1                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               34 |             88 |         2.59 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/mem_data_reg[177]_3                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                      |               31 |             88 |         2.84 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/timer_64_reg[1]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               28 |             88 |         3.14 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_mem_stage/tlb_vppn                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                      |               44 |             88 |         2.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                           |                                                                                                                                                                                                                                                                                                      |               12 |             92 |         7.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                           |                                                                                                                                                                                                                                                                                                      |               12 |             92 |         7.67 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                              | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                                                         |               30 |             95 |         3.17 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                       |                                                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  clk_pll_33/inst/clk_out2                              | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                      |               13 |             98 |         7.54 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                         |               36 |             98 |         2.72 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                            |               30 |             99 |         3.30 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_axi_bridge/write_buffer_num[2]_i_1_n_0                                                                                                                                                                                                                                                     | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |               53 |             99 |         1.87 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                         |               30 |             99 |         3.30 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsro                                                                                                                                                                                                                                              |               48 |            114 |         2.38 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                      |               33 |            128 |         3.88 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                      |               46 |            128 |         2.78 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                      |               43 |            135 |         3.14 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               30 |            135 |         4.50 |
|  mrxclk_0_IBUF_BUFG                                    |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstrco                                                                                                                                                                                                                                               |               49 |            141 |         2.88 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                      |               52 |            144 |         2.77 |
|  mtxclk_0_IBUF_BUFG                                    |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rsttc                                                                                                                                                                                                                                                |               56 |            151 |         2.70 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg                                             |                                                                                                                                                                                                                                                                                                      |               22 |            176 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/mem_data0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                      |               72 |            182 |         2.53 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    | mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                      |               24 |            192 |         8.00 |
|  clk_pll_33/inst/clk_out1                              | cpu_mid/u_exe_stage/u_int_div_radix_4_v1/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                      |               87 |            193 |         2.22 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |               73 |            205 |         2.81 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstdmao                                                                                                                                                                                                                                              |              111 |            305 |         2.75 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      | APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N                                                                                                                                                                                                                                                 |              155 |            330 |         2.13 |
|  clk_pll_33/inst/clk_out1                              |                                                                                                                                                                                                                                                                                                      | cpu_mid/d_cache/lfsr/SR[0]                                                                                                                                                                                                                                                                           |              270 |            630 |         2.33 |
|  clk_pll_33/inst/clk_out2                              |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |              207 |            664 |         3.21 |
|  u_exe_stage/rst_n0                                    |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |              208 |            816 |         3.92 |
|  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK    |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                      |              821 |           2760 |         3.36 |
+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


