p iccB0 iccB0_ Vdd 2 4
n iccB0 iccB0_ GND 2 4
p controlPath5 Register1Read_2_0# Vdd 2 4
p controlPath4 Register1Read_2_1# Register1Read_2_0# 2 4
p controlPath_3 Register1Read Register1Read_2_1# 2 4
n controlPath5 Register1Read GND 2 4
n controlPath4 Register1Read GND 2 4
n controlPath_3 Register1Read GND 2 4
p controlPath2 Register0Write_6_0# Vdd 2 4
p controlPath1 Register0Write_6_1# Register0Write_6_0# 2 4
p controlPath0 Register0Write Register0Write_6_1# 2 4
n controlPath2 Register0Write GND 2 4
n controlPath1 Register0Write GND 2 4
n controlPath0 Register0Write GND 2 4
p controlPath_5 Register7Read_10_0# Vdd 2 4
p controlPath_4 Register7Read_10_1# Register7Read_10_0# 2 4
p controlPath_3 Register7Read Register7Read_10_1# 2 4
n controlPath_5 Register7Read GND 2 4
n controlPath_4 Register7Read GND 2 4
n controlPath_3 Register7Read GND 2 4
p RESET RESET_ Vdd 2 4
n RESET RESET_ GND 2 4
p controlPath_7 OutputInstruction_16_0# Vdd 2 4
p simpleWrite OutputInstruction_16_1# OutputInstruction_16_0# 2 4
p controlPath2 OutputInstruction_16_2# OutputInstruction_16_1# 2 4
p controlPath_1 OutputInstruction OutputInstruction_16_2# 2 4
n controlPath_7 OutputInstruction GND 2 4
n simpleWrite OutputInstruction GND 2 4
n controlPath2 OutputInstruction GND 2 4
n controlPath_1 OutputInstruction GND 2 4
p controlPath5 Register0Read_21_0# Vdd 2 4
p controlPath4 Register0Read_21_1# Register0Read_21_0# 2 4
p controlPath3 Register0Read Register0Read_21_1# 2 4
n controlPath5 Register0Read GND 2 4
n controlPath4 Register0Read GND 2 4
n controlPath3 Register0Read GND 2 4
p iccB0_ instructionCycleCountIs1_25_0# Vdd 2 4
p iccB1 instructionCycleCountIs1 instructionCycleCountIs1_25_0# 2 4
n iccB0_ instructionCycleCountIs1 GND 2 4
n iccB1 instructionCycleCountIs1 GND 2 4
p asel.out_ addrselect Vdd 2 4
n asel.out_ addrselect GND 2 4
n instructionCycleCountIs1 asel.out__30_0# GND 2 4
n phi0 asel.out__30_1# asel.out__30_0# 2 4
n OutputInstruction asel.out__30_2# asel.out__30_1# 2 4
n controlPath0 asel.out_ asel.out__30_2# 2 4
p instructionCycleCountIs1 asel.out_ Vdd 2 4
p phi0 asel.out_ Vdd 2 4
p OutputInstruction asel.out_ Vdd 2 4
p controlPath0 asel.out_ Vdd 2 4
p controlPath_2 Register4Write_35_0# Vdd 2 4
p controlPath1 Register4Write_35_1# Register4Write_35_0# 2 4
p controlPath0 Register4Write Register4Write_35_1# 2 4
n controlPath_2 Register4Write GND 2 4
n controlPath1 Register4Write GND 2 4
n controlPath0 Register4Write GND 2 4
p controlPath5 Register2Read_39_0# Vdd 2 4
p controlPath_4 Register2Read_39_1# Register2Read_39_0# 2 4
p controlPath3 Register2Read Register2Read_39_1# 2 4
n controlPath5 Register2Read GND 2 4
n controlPath_4 Register2Read GND 2 4
n controlPath3 Register2Read GND 2 4
p dwri.out_ datawrite Vdd 2 4
n dwri.out_ datawrite GND 2 4
n instructionCycleCountIs1 dwri.out__45_0# GND 2 4
n phi0 dwri.out__45_1# dwri.out__45_0# 2 4
n OutputInstruction dwri.out__45_2# dwri.out__45_1# 2 4
n controlPath_0 dwri.out_ dwri.out__45_2# 2 4
p instructionCycleCountIs1 dwri.out_ Vdd 2 4
p phi0 dwri.out_ Vdd 2 4
p OutputInstruction dwri.out_ Vdd 2 4
p controlPath_0 dwri.out_ Vdd 2 4
p iccB0 instructionCycleCountIs2_50_0# Vdd 2 4
p iccB1_ instructionCycleCountIs2 instructionCycleCountIs2_50_0# 2 4
n iccB0 instructionCycleCountIs2 GND 2 4
n iccB1_ instructionCycleCountIs2 GND 2 4
p msel.out_ memselect Vdd 2 4
n msel.out_ memselect GND 2 4
n instructionCycleCountIs1 msel.out__55_0# GND 2 4
n phi1 msel.out__55_1# msel.out__55_0# 2 4
n InputInstruction msel.out__55_2# msel.out__55_1# 2 4
n controlPath3 msel.out_ msel.out__55_2# 2 4
p instructionCycleCountIs1 msel.out_ Vdd 2 4
p phi1 msel.out_ Vdd 2 4
p InputInstruction msel.out_ Vdd 2 4
p controlPath3 msel.out_ Vdd 2 4
p iccB1 iccB1_ Vdd 2 4
n iccB1 iccB1_ GND 2 4
p controlPath_7 ArithmeticInstruction_62_0# Vdd 2 4
p simpleWrite ArithmeticInstruction_62_1# ArithmeticInstruction_62_0# 2 4
p controlPath2 ArithmeticInstruction_62_2# ArithmeticInstruction_62_1# 2 4
p controlPath1 ArithmeticInstruction ArithmeticInstruction_62_2# 2 4
n controlPath_7 ArithmeticInstruction GND 2 4
n simpleWrite ArithmeticInstruction GND 2 4
n controlPath2 ArithmeticInstruction GND 2 4
n controlPath1 ArithmeticInstruction GND 2 4
p controlPath_2 Register5Write_67_0# Vdd 2 4
p controlPath1 Register5Write_67_1# Register5Write_67_0# 2 4
p controlPath_0 Register5Write Register5Write_67_1# 2 4
n controlPath_2 Register5Write GND 2 4
n controlPath1 Register5Write GND 2 4
n controlPath_0 Register5Write GND 2 4
p controlPath2 Register2Write_71_0# Vdd 2 4
p controlPath_1 Register2Write_71_1# Register2Write_71_0# 2 4
p controlPath0 Register2Write Register2Write_71_1# 2 4
n controlPath2 Register2Write GND 2 4
n controlPath_1 Register2Write GND 2 4
n controlPath0 Register2Write GND 2 4
p controlPath_2 Register6Write_75_0# Vdd 2 4
p controlPath_1 Register6Write_75_1# Register6Write_75_0# 2 4
p controlPath0 Register6Write Register6Write_75_1# 2 4
n controlPath_2 Register6Write GND 2 4
n controlPath_1 Register6Write GND 2 4
n controlPath0 Register6Write GND 2 4
p simpleRead InputInstruction_79_0# Vdd 2 4
p controlPath_6 InputInstruction InputInstruction_79_0# 2 4
n simpleRead InputInstruction GND 2 4
n controlPath_6 InputInstruction GND 2 4
n phi0 myCPU.theIR.write__82_0# GND 2 4
n instructionCycleCountIs0 myCPU.theIR.write__82_1# myCPU.theIR.write__82_0# 2 4
n RESET_ myCPU.theIR.write_ myCPU.theIR.write__82_1# 2 4
p phi0 myCPU.theIR.write_ Vdd 2 4
p instructionCycleCountIs0 myCPU.theIR.write_ Vdd 2 4
p RESET_ myCPU.theIR.write_ Vdd 2 4
n myCPU.theIR.write_ myCPU.theIR.write GND 2 4
p myCPU.theIR.write_ myCPU.theIR.write Vdd 2 4
p controlPath0 controlPath_0 Vdd 2 4
n controlPath0 controlPath_0 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[0].latchedBit__90_0# GND 2 4
n out0 myCPU.theIR.IR[0].latchedBit_ myCPU.theIR.IR[0].latchedBit__90_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[0].latchedBit__91_0# Vdd 2 4
p out0 myCPU.theIR.IR[0].latchedBit_ myCPU.theIR.IR[0].latchedBit__91_0# 2 4
p RESET_ myCPU.theIR.IR[0].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 controlPath0 GND 2 4
n myCPU.theIR.IR[0].latchedBit_ controlPath0 GND 2 4
p instructionCycleCountIs0 controlPath0_95_0# Vdd 2 4
p myCPU.theIR.IR[0].latchedBit_ controlPath0 controlPath0_95_0# 2 4
p controlPath1 controlPath_1 Vdd 2 4
n controlPath1 controlPath_1 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[1].latchedBit__98_0# GND 2 4
n out1 myCPU.theIR.IR[1].latchedBit_ myCPU.theIR.IR[1].latchedBit__98_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[1].latchedBit__99_0# Vdd 2 4
p out1 myCPU.theIR.IR[1].latchedBit_ myCPU.theIR.IR[1].latchedBit__99_0# 2 4
p RESET_ myCPU.theIR.IR[1].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 controlPath1 GND 2 4
n myCPU.theIR.IR[1].latchedBit_ controlPath1 GND 2 4
p instructionCycleCountIs0 controlPath1_103_0# Vdd 2 4
p myCPU.theIR.IR[1].latchedBit_ controlPath1 controlPath1_103_0# 2 4
p controlPath2 controlPath_2 Vdd 2 4
n controlPath2 controlPath_2 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[2].latchedBit__106_0# GND 2 4
n out2 myCPU.theIR.IR[2].latchedBit_ myCPU.theIR.IR[2].latchedBit__106_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[2].latchedBit__107_0# Vdd 2 4
p out2 myCPU.theIR.IR[2].latchedBit_ myCPU.theIR.IR[2].latchedBit__107_0# 2 4
p RESET_ myCPU.theIR.IR[2].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 controlPath2 GND 2 4
n myCPU.theIR.IR[2].latchedBit_ controlPath2 GND 2 4
p instructionCycleCountIs0 controlPath2_111_0# Vdd 2 4
p myCPU.theIR.IR[2].latchedBit_ controlPath2 controlPath2_111_0# 2 4
p controlPath3 controlPath_3 Vdd 2 4
n controlPath3 controlPath_3 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[3].latchedBit__114_0# GND 2 4
n out3 myCPU.theIR.IR[3].latchedBit_ myCPU.theIR.IR[3].latchedBit__114_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[3].latchedBit__115_0# Vdd 2 4
p out3 myCPU.theIR.IR[3].latchedBit_ myCPU.theIR.IR[3].latchedBit__115_0# 2 4
p RESET_ myCPU.theIR.IR[3].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 controlPath3 GND 2 4
n myCPU.theIR.IR[3].latchedBit_ controlPath3 GND 2 4
p instructionCycleCountIs0 controlPath3_119_0# Vdd 2 4
p myCPU.theIR.IR[3].latchedBit_ controlPath3 controlPath3_119_0# 2 4
p controlPath4 controlPath_4 Vdd 2 4
n controlPath4 controlPath_4 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[4].latchedBit__122_0# GND 2 4
n out4 myCPU.theIR.IR[4].latchedBit_ myCPU.theIR.IR[4].latchedBit__122_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[4].latchedBit__123_0# Vdd 2 4
p out4 myCPU.theIR.IR[4].latchedBit_ myCPU.theIR.IR[4].latchedBit__123_0# 2 4
p RESET_ myCPU.theIR.IR[4].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 controlPath4 GND 2 4
n myCPU.theIR.IR[4].latchedBit_ controlPath4 GND 2 4
p instructionCycleCountIs0 controlPath4_127_0# Vdd 2 4
p myCPU.theIR.IR[4].latchedBit_ controlPath4 controlPath4_127_0# 2 4
p controlPath5 controlPath_5 Vdd 2 4
n controlPath5 controlPath_5 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[5].latchedBit__130_0# GND 2 4
n out5 myCPU.theIR.IR[5].latchedBit_ myCPU.theIR.IR[5].latchedBit__130_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[5].latchedBit__131_0# Vdd 2 4
p out5 myCPU.theIR.IR[5].latchedBit_ myCPU.theIR.IR[5].latchedBit__131_0# 2 4
p RESET_ myCPU.theIR.IR[5].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 controlPath5 GND 2 4
n myCPU.theIR.IR[5].latchedBit_ controlPath5 GND 2 4
p instructionCycleCountIs0 controlPath5_135_0# Vdd 2 4
p myCPU.theIR.IR[5].latchedBit_ controlPath5 controlPath5_135_0# 2 4
p simpleWrite controlPath_6 Vdd 2 4
n simpleWrite controlPath_6 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[6].latchedBit__138_0# GND 2 4
n out6 myCPU.theIR.IR[6].latchedBit_ myCPU.theIR.IR[6].latchedBit__138_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[6].latchedBit__139_0# Vdd 2 4
p out6 myCPU.theIR.IR[6].latchedBit_ myCPU.theIR.IR[6].latchedBit__139_0# 2 4
p RESET_ myCPU.theIR.IR[6].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 simpleWrite GND 2 4
n myCPU.theIR.IR[6].latchedBit_ simpleWrite GND 2 4
p instructionCycleCountIs0 simpleWrite_143_0# Vdd 2 4
p myCPU.theIR.IR[6].latchedBit_ simpleWrite simpleWrite_143_0# 2 4
p simpleRead controlPath_7 Vdd 2 4
n simpleRead controlPath_7 GND 2 4
n myCPU.theIR.write myCPU.theIR.IR[7].latchedBit__146_0# GND 2 4
n out7 myCPU.theIR.IR[7].latchedBit_ myCPU.theIR.IR[7].latchedBit__146_0# 2 4
p myCPU.theIR.write_ myCPU.theIR.IR[7].latchedBit__147_0# Vdd 2 4
p out7 myCPU.theIR.IR[7].latchedBit_ myCPU.theIR.IR[7].latchedBit__147_0# 2 4
p RESET_ myCPU.theIR.IR[7].latchedBit_ Vdd 2 4
n instructionCycleCountIs0 simpleRead GND 2 4
n myCPU.theIR.IR[7].latchedBit_ simpleRead GND 2 4
p instructionCycleCountIs0 simpleRead_151_0# Vdd 2 4
p myCPU.theIR.IR[7].latchedBit_ simpleRead simpleRead_151_0# 2 4
n phi0 myCPU.reg5w__152_0# GND 2 4
n simpleWrite myCPU.reg5w__152_1# myCPU.reg5w__152_0# 2 4
n Register5Write myCPU.reg5w_ myCPU.reg5w__152_1# 2 4
p phi0 myCPU.reg5w_ Vdd 2 4
p simpleWrite myCPU.reg5w_ Vdd 2 4
p Register5Write myCPU.reg5w_ Vdd 2 4
n myCPU.reg5w_ myCPU.reg5w GND 2 4
p myCPU.reg5w_ myCPU.reg5w Vdd 2 4
n phi1 myCPU.reg5r__158_0# GND 2 4
n simpleRead myCPU.reg5r__158_1# myCPU.reg5r__158_0# 2 4
n Register5Read myCPU.reg5r_ myCPU.reg5r__158_1# 2 4
p phi1 myCPU.reg5r_ Vdd 2 4
p simpleRead myCPU.reg5r_ Vdd 2 4
p Register5Read myCPU.reg5r_ Vdd 2 4
n myCPU.reg5r_ myCPU.reg5r GND 2 4
p myCPU.reg5r_ myCPU.reg5r Vdd 2 4
p myCPU.register6.reg[0].latchedBit_ reg60 Vdd 2 4
n myCPU.register6.reg[0].latchedBit_ reg60 GND 2 4
n myCPU.reg6w myCPU.register6.reg[0].latchedBit__166_0# GND 2 4
n out0 myCPU.register6.reg[0].latchedBit_ myCPU.register6.reg[0].latchedBit__166_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[0].latchedBit__167_0# Vdd 2 4
p out0 myCPU.register6.reg[0].latchedBit_ myCPU.register6.reg[0].latchedBit__167_0# 2 4
n myCPU.reg6r out0_168_0# GND 2 4
n myCPU.register6.reg[0].latchedBit_ out0 out0_168_0# 2 4
p myCPU.reg6r_ out0_169_0# Vdd 2 4
p myCPU.register6.reg[0].latchedBit_ out0 out0_169_0# 2 4
p myCPU.register6.reg[1].latchedBit_ reg61 Vdd 2 4
n myCPU.register6.reg[1].latchedBit_ reg61 GND 2 4
n myCPU.reg6w myCPU.register6.reg[1].latchedBit__172_0# GND 2 4
n out1 myCPU.register6.reg[1].latchedBit_ myCPU.register6.reg[1].latchedBit__172_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[1].latchedBit__173_0# Vdd 2 4
p out1 myCPU.register6.reg[1].latchedBit_ myCPU.register6.reg[1].latchedBit__173_0# 2 4
n myCPU.reg6r out1_174_0# GND 2 4
n myCPU.register6.reg[1].latchedBit_ out1 out1_174_0# 2 4
p myCPU.reg6r_ out1_175_0# Vdd 2 4
p myCPU.register6.reg[1].latchedBit_ out1 out1_175_0# 2 4
p myCPU.register6.reg[2].latchedBit_ reg62 Vdd 2 4
n myCPU.register6.reg[2].latchedBit_ reg62 GND 2 4
n myCPU.reg6w myCPU.register6.reg[2].latchedBit__178_0# GND 2 4
n out2 myCPU.register6.reg[2].latchedBit_ myCPU.register6.reg[2].latchedBit__178_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[2].latchedBit__179_0# Vdd 2 4
p out2 myCPU.register6.reg[2].latchedBit_ myCPU.register6.reg[2].latchedBit__179_0# 2 4
n myCPU.reg6r out2_180_0# GND 2 4
n myCPU.register6.reg[2].latchedBit_ out2 out2_180_0# 2 4
p myCPU.reg6r_ out2_181_0# Vdd 2 4
p myCPU.register6.reg[2].latchedBit_ out2 out2_181_0# 2 4
p myCPU.register6.reg[3].latchedBit_ reg63 Vdd 2 4
n myCPU.register6.reg[3].latchedBit_ reg63 GND 2 4
n myCPU.reg6w myCPU.register6.reg[3].latchedBit__184_0# GND 2 4
n out3 myCPU.register6.reg[3].latchedBit_ myCPU.register6.reg[3].latchedBit__184_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[3].latchedBit__185_0# Vdd 2 4
p out3 myCPU.register6.reg[3].latchedBit_ myCPU.register6.reg[3].latchedBit__185_0# 2 4
n myCPU.reg6r out3_186_0# GND 2 4
n myCPU.register6.reg[3].latchedBit_ out3 out3_186_0# 2 4
p myCPU.reg6r_ out3_187_0# Vdd 2 4
p myCPU.register6.reg[3].latchedBit_ out3 out3_187_0# 2 4
p myCPU.register6.reg[4].latchedBit_ reg64 Vdd 2 4
n myCPU.register6.reg[4].latchedBit_ reg64 GND 2 4
n myCPU.reg6w myCPU.register6.reg[4].latchedBit__190_0# GND 2 4
n out4 myCPU.register6.reg[4].latchedBit_ myCPU.register6.reg[4].latchedBit__190_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[4].latchedBit__191_0# Vdd 2 4
p out4 myCPU.register6.reg[4].latchedBit_ myCPU.register6.reg[4].latchedBit__191_0# 2 4
n myCPU.reg6r out4_192_0# GND 2 4
n myCPU.register6.reg[4].latchedBit_ out4 out4_192_0# 2 4
p myCPU.reg6r_ out4_193_0# Vdd 2 4
p myCPU.register6.reg[4].latchedBit_ out4 out4_193_0# 2 4
p myCPU.register6.reg[5].latchedBit_ reg65 Vdd 2 4
n myCPU.register6.reg[5].latchedBit_ reg65 GND 2 4
n myCPU.reg6w myCPU.register6.reg[5].latchedBit__196_0# GND 2 4
n out5 myCPU.register6.reg[5].latchedBit_ myCPU.register6.reg[5].latchedBit__196_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[5].latchedBit__197_0# Vdd 2 4
p out5 myCPU.register6.reg[5].latchedBit_ myCPU.register6.reg[5].latchedBit__197_0# 2 4
n myCPU.reg6r out5_198_0# GND 2 4
n myCPU.register6.reg[5].latchedBit_ out5 out5_198_0# 2 4
p myCPU.reg6r_ out5_199_0# Vdd 2 4
p myCPU.register6.reg[5].latchedBit_ out5 out5_199_0# 2 4
p myCPU.register6.reg[6].latchedBit_ reg66 Vdd 2 4
n myCPU.register6.reg[6].latchedBit_ reg66 GND 2 4
n myCPU.reg6w myCPU.register6.reg[6].latchedBit__202_0# GND 2 4
n out6 myCPU.register6.reg[6].latchedBit_ myCPU.register6.reg[6].latchedBit__202_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[6].latchedBit__203_0# Vdd 2 4
p out6 myCPU.register6.reg[6].latchedBit_ myCPU.register6.reg[6].latchedBit__203_0# 2 4
n myCPU.reg6r out6_204_0# GND 2 4
n myCPU.register6.reg[6].latchedBit_ out6 out6_204_0# 2 4
p myCPU.reg6r_ out6_205_0# Vdd 2 4
p myCPU.register6.reg[6].latchedBit_ out6 out6_205_0# 2 4
p myCPU.register6.reg[7].latchedBit_ reg67 Vdd 2 4
n myCPU.register6.reg[7].latchedBit_ reg67 GND 2 4
n myCPU.reg6w myCPU.register6.reg[7].latchedBit__208_0# GND 2 4
n out7 myCPU.register6.reg[7].latchedBit_ myCPU.register6.reg[7].latchedBit__208_0# 2 4
p myCPU.reg6w_ myCPU.register6.reg[7].latchedBit__209_0# Vdd 2 4
p out7 myCPU.register6.reg[7].latchedBit_ myCPU.register6.reg[7].latchedBit__209_0# 2 4
n myCPU.reg6r out7_210_0# GND 2 4
n myCPU.register6.reg[7].latchedBit_ out7 out7_210_0# 2 4
p myCPU.reg6r_ out7_211_0# Vdd 2 4
p myCPU.register6.reg[7].latchedBit_ out7 out7_211_0# 2 4
p iccB0 myCPU.theICC.b1update.b_ Vdd 2 4
n iccB0 myCPU.theICC.b1update.b_ GND 2 4
n iccB1 myCPU.theICC.iccB1in_214_0# GND 2 4
n iccB0 myCPU.theICC.iccB1in myCPU.theICC.iccB1in_214_0# 2 4
n myCPU.theICC.b1update.a_ myCPU.theICC.iccB1in_215_0# GND 2 4
n myCPU.theICC.b1update.b_ myCPU.theICC.iccB1in myCPU.theICC.iccB1in_215_0# 2 4
p myCPU.theICC.b1update.a_ myCPU.theICC.iccB1in_216_0# Vdd 2 4
p iccB0 myCPU.theICC.iccB1in myCPU.theICC.iccB1in_216_0# 2 4
p iccB1 myCPU.theICC.iccB1in_217_0# Vdd 2 4
p myCPU.theICC.b1update.b_ myCPU.theICC.iccB1in myCPU.theICC.iccB1in_217_0# 2 4
p iccB1 myCPU.theICC.b1update.a_ Vdd 2 4
n iccB1 myCPU.theICC.b1update.a_ GND 2 4
n phi0 myCPU.theICC.b1.latchedBit__220_0# GND 2 4
n myCPU.theICC.INC myCPU.theICC.b1.latchedBit__220_1# myCPU.theICC.b1.latchedBit__220_0# 2 4
n myCPU.theICC.iccB1in myCPU.theICC.b1.latchedBit_ myCPU.theICC.b1.latchedBit__220_1# 2 4
p phi0_ myCPU.theICC.b1.latchedBit__221_0# Vdd 2 4
p RESET_ myCPU.theICC.b1.latchedBit_ myCPU.theICC.b1.latchedBit__221_0# 2 4
p phi0_ myCPU.theICC.b1.latchedBit__222_0# Vdd 2 4
p myCPU.theICC.INC myCPU.theICC.b1.latchedBit_ myCPU.theICC.b1.latchedBit__222_0# 2 4
p phi0_ myCPU.theICC.b1.latchedBit__223_0# Vdd 2 4
p myCPU.theICC.iccB1in myCPU.theICC.b1.latchedBit_ myCPU.theICC.b1.latchedBit__223_0# 2 4
n phi1 iccB1_224_0# GND 2 4
n myCPU.theICC.b1.latchedBit_ iccB1 iccB1_224_0# 2 4
p phi1_ iccB1_225_0# Vdd 2 4
p myCPU.theICC.b1.latchedBit_ iccB1 iccB1_225_0# 2 4
n phi0 myCPU.theICC.b0.latchedBit__226_0# GND 2 4
n myCPU.theICC.INC myCPU.theICC.b0.latchedBit__226_1# myCPU.theICC.b0.latchedBit__226_0# 2 4
n iccB0_ myCPU.theICC.b0.latchedBit_ myCPU.theICC.b0.latchedBit__226_1# 2 4
p phi0_ myCPU.theICC.b0.latchedBit__227_0# Vdd 2 4
p RESET_ myCPU.theICC.b0.latchedBit_ myCPU.theICC.b0.latchedBit__227_0# 2 4
p phi0_ myCPU.theICC.b0.latchedBit__228_0# Vdd 2 4
p myCPU.theICC.INC myCPU.theICC.b0.latchedBit_ myCPU.theICC.b0.latchedBit__228_0# 2 4
p phi0_ myCPU.theICC.b0.latchedBit__229_0# Vdd 2 4
p iccB0_ myCPU.theICC.b0.latchedBit_ myCPU.theICC.b0.latchedBit__229_0# 2 4
n phi1 iccB0_230_0# GND 2 4
n myCPU.theICC.b0.latchedBit_ iccB0 iccB0_230_0# 2 4
p phi1_ iccB0_231_0# Vdd 2 4
p myCPU.theICC.b0.latchedBit_ iccB0 iccB0_231_0# 2 4
n instructionCycleCountIs2 myCPU.theICC.INC GND 2 4
n instructionCycleCountIs1 myCPU.theICC.INC_233_0# GND 2 4
n BranchInstruction_ myCPU.theICC.INC myCPU.theICC.INC_233_0# 2 4
n RESET myCPU.theICC.INC GND 2 4
p instructionCycleCountIs2 myCPU.theICC.INC_235_0# Vdd 2 4
p instructionCycleCountIs1 myCPU.theICC.INC_235_1# myCPU.theICC.INC_235_0# 2 4
p RESET myCPU.theICC.INC myCPU.theICC.INC_235_1# 2 4
p instructionCycleCountIs2 myCPU.theICC.INC_236_0# Vdd 2 4
p BranchInstruction_ myCPU.theICC.INC_236_1# myCPU.theICC.INC_236_0# 2 4
p RESET myCPU.theICC.INC myCPU.theICC.INC_236_1# 2 4
n instructionCycleCountIs0 myCPU.inputRegCtrl.ungatedRead_ GND 2 4
n instructionCycleCountIs1 myCPU.inputRegCtrl.ungatedRead__238_0# GND 2 4
n InputInstruction myCPU.inputRegCtrl.ungatedRead_ myCPU.inputRegCtrl.ungatedRead__238_0# 2 4
n instructionCycleCountIs1 myCPU.inputRegCtrl.ungatedRead__239_0# GND 2 4
n BranchInstruction myCPU.inputRegCtrl.ungatedRead_ myCPU.inputRegCtrl.ungatedRead__239_0# 2 4
n instructionCycleCountIs2 myCPU.inputRegCtrl.ungatedRead_ GND 2 4
p instructionCycleCountIs0 myCPU.inputRegCtrl.ungatedRead__241_0# Vdd 2 4
p instructionCycleCountIs1 myCPU.inputRegCtrl.ungatedRead__241_1# myCPU.inputRegCtrl.ungatedRead__241_0# 2 4
p instructionCycleCountIs2 myCPU.inputRegCtrl.ungatedRead_ myCPU.inputRegCtrl.ungatedRead__241_1# 2 4
p instructionCycleCountIs0 myCPU.inputRegCtrl.ungatedRead__242_0# Vdd 2 4
p BranchInstruction myCPU.inputRegCtrl.ungatedRead__242_1# myCPU.inputRegCtrl.ungatedRead__242_0# 2 4
p InputInstruction myCPU.inputRegCtrl.ungatedRead__242_2# myCPU.inputRegCtrl.ungatedRead__242_1# 2 4
p instructionCycleCountIs2 myCPU.inputRegCtrl.ungatedRead_ myCPU.inputRegCtrl.ungatedRead__242_2# 2 4
p phi1_ myCPU.inputRead_243_0# Vdd 2 4
p myCPU.inputRegCtrl.ungatedRead_ myCPU.inputRead myCPU.inputRead_243_0# 2 4
n phi1_ myCPU.inputRead GND 2 4
n myCPU.inputRegCtrl.ungatedRead_ myCPU.inputRead GND 2 4
p myCPU.inputRead myCPU.inputRead_ Vdd 2 4
n myCPU.inputRead myCPU.inputRead_ GND 2 4
p myCPU.register4.reg[0].latchedBit_ reg40 Vdd 2 4
n myCPU.register4.reg[0].latchedBit_ reg40 GND 2 4
n myCPU.reg4w myCPU.register4.reg[0].latchedBit__250_0# GND 2 4
n out0 myCPU.register4.reg[0].latchedBit_ myCPU.register4.reg[0].latchedBit__250_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[0].latchedBit__251_0# Vdd 2 4
p out0 myCPU.register4.reg[0].latchedBit_ myCPU.register4.reg[0].latchedBit__251_0# 2 4
n myCPU.reg4r out0_252_0# GND 2 4
n myCPU.register4.reg[0].latchedBit_ out0 out0_252_0# 2 4
p myCPU.reg4r_ out0_253_0# Vdd 2 4
p myCPU.register4.reg[0].latchedBit_ out0 out0_253_0# 2 4
p myCPU.register4.reg[1].latchedBit_ reg41 Vdd 2 4
n myCPU.register4.reg[1].latchedBit_ reg41 GND 2 4
n myCPU.reg4w myCPU.register4.reg[1].latchedBit__256_0# GND 2 4
n out1 myCPU.register4.reg[1].latchedBit_ myCPU.register4.reg[1].latchedBit__256_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[1].latchedBit__257_0# Vdd 2 4
p out1 myCPU.register4.reg[1].latchedBit_ myCPU.register4.reg[1].latchedBit__257_0# 2 4
n myCPU.reg4r out1_258_0# GND 2 4
n myCPU.register4.reg[1].latchedBit_ out1 out1_258_0# 2 4
p myCPU.reg4r_ out1_259_0# Vdd 2 4
p myCPU.register4.reg[1].latchedBit_ out1 out1_259_0# 2 4
p myCPU.register4.reg[2].latchedBit_ reg42 Vdd 2 4
n myCPU.register4.reg[2].latchedBit_ reg42 GND 2 4
n myCPU.reg4w myCPU.register4.reg[2].latchedBit__262_0# GND 2 4
n out2 myCPU.register4.reg[2].latchedBit_ myCPU.register4.reg[2].latchedBit__262_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[2].latchedBit__263_0# Vdd 2 4
p out2 myCPU.register4.reg[2].latchedBit_ myCPU.register4.reg[2].latchedBit__263_0# 2 4
n myCPU.reg4r out2_264_0# GND 2 4
n myCPU.register4.reg[2].latchedBit_ out2 out2_264_0# 2 4
p myCPU.reg4r_ out2_265_0# Vdd 2 4
p myCPU.register4.reg[2].latchedBit_ out2 out2_265_0# 2 4
p myCPU.register4.reg[3].latchedBit_ reg43 Vdd 2 4
n myCPU.register4.reg[3].latchedBit_ reg43 GND 2 4
n myCPU.reg4w myCPU.register4.reg[3].latchedBit__268_0# GND 2 4
n out3 myCPU.register4.reg[3].latchedBit_ myCPU.register4.reg[3].latchedBit__268_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[3].latchedBit__269_0# Vdd 2 4
p out3 myCPU.register4.reg[3].latchedBit_ myCPU.register4.reg[3].latchedBit__269_0# 2 4
n myCPU.reg4r out3_270_0# GND 2 4
n myCPU.register4.reg[3].latchedBit_ out3 out3_270_0# 2 4
p myCPU.reg4r_ out3_271_0# Vdd 2 4
p myCPU.register4.reg[3].latchedBit_ out3 out3_271_0# 2 4
p myCPU.register4.reg[4].latchedBit_ reg44 Vdd 2 4
n myCPU.register4.reg[4].latchedBit_ reg44 GND 2 4
n myCPU.reg4w myCPU.register4.reg[4].latchedBit__274_0# GND 2 4
n out4 myCPU.register4.reg[4].latchedBit_ myCPU.register4.reg[4].latchedBit__274_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[4].latchedBit__275_0# Vdd 2 4
p out4 myCPU.register4.reg[4].latchedBit_ myCPU.register4.reg[4].latchedBit__275_0# 2 4
n myCPU.reg4r out4_276_0# GND 2 4
n myCPU.register4.reg[4].latchedBit_ out4 out4_276_0# 2 4
p myCPU.reg4r_ out4_277_0# Vdd 2 4
p myCPU.register4.reg[4].latchedBit_ out4 out4_277_0# 2 4
p myCPU.register4.reg[5].latchedBit_ reg45 Vdd 2 4
n myCPU.register4.reg[5].latchedBit_ reg45 GND 2 4
n myCPU.reg4w myCPU.register4.reg[5].latchedBit__280_0# GND 2 4
n out5 myCPU.register4.reg[5].latchedBit_ myCPU.register4.reg[5].latchedBit__280_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[5].latchedBit__281_0# Vdd 2 4
p out5 myCPU.register4.reg[5].latchedBit_ myCPU.register4.reg[5].latchedBit__281_0# 2 4
n myCPU.reg4r out5_282_0# GND 2 4
n myCPU.register4.reg[5].latchedBit_ out5 out5_282_0# 2 4
p myCPU.reg4r_ out5_283_0# Vdd 2 4
p myCPU.register4.reg[5].latchedBit_ out5 out5_283_0# 2 4
p myCPU.register4.reg[6].latchedBit_ reg46 Vdd 2 4
n myCPU.register4.reg[6].latchedBit_ reg46 GND 2 4
n myCPU.reg4w myCPU.register4.reg[6].latchedBit__286_0# GND 2 4
n out6 myCPU.register4.reg[6].latchedBit_ myCPU.register4.reg[6].latchedBit__286_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[6].latchedBit__287_0# Vdd 2 4
p out6 myCPU.register4.reg[6].latchedBit_ myCPU.register4.reg[6].latchedBit__287_0# 2 4
n myCPU.reg4r out6_288_0# GND 2 4
n myCPU.register4.reg[6].latchedBit_ out6 out6_288_0# 2 4
p myCPU.reg4r_ out6_289_0# Vdd 2 4
p myCPU.register4.reg[6].latchedBit_ out6 out6_289_0# 2 4
p myCPU.register4.reg[7].latchedBit_ reg47 Vdd 2 4
n myCPU.register4.reg[7].latchedBit_ reg47 GND 2 4
n myCPU.reg4w myCPU.register4.reg[7].latchedBit__292_0# GND 2 4
n out7 myCPU.register4.reg[7].latchedBit_ myCPU.register4.reg[7].latchedBit__292_0# 2 4
p myCPU.reg4w_ myCPU.register4.reg[7].latchedBit__293_0# Vdd 2 4
p out7 myCPU.register4.reg[7].latchedBit_ myCPU.register4.reg[7].latchedBit__293_0# 2 4
n myCPU.reg4r out7_294_0# GND 2 4
n myCPU.register4.reg[7].latchedBit_ out7 out7_294_0# 2 4
p myCPU.reg4r_ out7_295_0# Vdd 2 4
p myCPU.register4.reg[7].latchedBit_ out7 out7_295_0# 2 4
n myCPU.register3.eq_[8] myCPU.register3.po.equal GND 2 4
p myCPU.register3.eq_[8] myCPU.register3.po.equal Vdd 2 4
p myCPU.register3.po.equal pwmOut_298_0# Vdd 2 4
p myCPU.register3.z_[8] pwmOut_298_1# pwmOut_298_0# 2 4
p myCPU.register3.oe_ pwmOut pwmOut_298_1# 2 4
n myCPU.register3.po.equal pwmOut GND 2 4
n myCPU.register3.oe_ pwmOut GND 2 4
n RESET pwmOut GND 2 4
n myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].Comparator.eq__302_0# GND 2 4
n myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].Comparator.eq_ myCPU.register3.PWMCells[0].Comparator.eq__302_0# 2 4
n myCPU.register3.PWMCells[0].cnt myCPU.register3.PWMCells[0].Comparator.eq__303_0# GND 2 4
n myCPU.register3.PWMCells[0].cmp myCPU.register3.PWMCells[0].Comparator.eq_ myCPU.register3.PWMCells[0].Comparator.eq__303_0# 2 4
p myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].Comparator.eq__304_0# Vdd 2 4
p myCPU.register3.PWMCells[0].cmp myCPU.register3.PWMCells[0].Comparator.eq_ myCPU.register3.PWMCells[0].Comparator.eq__304_0# 2 4
p myCPU.register3.PWMCells[0].cnt myCPU.register3.PWMCells[0].Comparator.eq__305_0# Vdd 2 4
p myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].Comparator.eq_ myCPU.register3.PWMCells[0].Comparator.eq__305_0# 2 4
n myCPU.register3.PWMCells[0].Comparator.eq_ myCPU.register3.PWMCells[0].Comparator.eqout GND 2 4
n ALWAYSLOW myCPU.register3.PWMCells[0].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[0].Comparator.eq_ myCPU.register3.PWMCells[0].Comparator.eqout_308_0# Vdd 2 4
p ALWAYSLOW myCPU.register3.PWMCells[0].Comparator.eqout myCPU.register3.PWMCells[0].Comparator.eqout_308_0# 2 4
n myCPU.register3.PWMCells[0].Comparator.eqout myCPU.register3.eq_[1] GND 2 4
p myCPU.register3.PWMCells[0].Comparator.eqout myCPU.register3.eq_[1] Vdd 2 4
n ALWAYSLOW myCPU.register3.PWMCells[0].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[0].cnt myCPU.register3.PWMCells[0].Comparator.zout GND 2 4
p ALWAYSLOW myCPU.register3.PWMCells[0].Comparator.zout_313_0# Vdd 2 4
p myCPU.register3.PWMCells[0].cnt myCPU.register3.PWMCells[0].Comparator.zout myCPU.register3.PWMCells[0].Comparator.zout_313_0# 2 4
n myCPU.register3.PWMCells[0].Comparator.zout myCPU.register3.z_[1] GND 2 4
p myCPU.register3.PWMCells[0].Comparator.zout myCPU.register3.z_[1] Vdd 2 4
p myCPU.register3.PWMCells[0].cmp_ reg30 Vdd 2 4
n myCPU.register3.PWMCells[0].cmp_ reg30 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[0].cmp__318_0# GND 2 4
n out0 myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].cmp__318_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[0].cmp__319_0# Vdd 2 4
p out0 myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].cmp__319_0# 2 4
n myCPU.register3.r out0_320_0# GND 2 4
n myCPU.register3.PWMCells[0].cmp_ out0 out0_320_0# 2 4
p myCPU.register3.r_ out0_321_0# Vdd 2 4
p myCPU.register3.PWMCells[0].cmp_ out0 out0_321_0# 2 4
n myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].cmp GND 2 4
p myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].cmp Vdd 2 4
p myCPU.register3.PWMCells[0].cnt_ pwmc0 Vdd 2 4
n myCPU.register3.PWMCells[0].cnt_ pwmc0 GND 2 4
n phi0 myCPU.register3.PWMCells[0].cnt__326_0# GND 2 4
n myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].cnt__326_0# 2 4
p phi0_ myCPU.register3.PWMCells[0].cnt__327_0# Vdd 2 4
p myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].cnt__327_0# 2 4
p RESET_ myCPU.register3.PWMCells[0].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[0].incin_329_0# GND 2 4
n myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].incin_329_0# 2 4
p phi1_ myCPU.register3.PWMCells[0].incin_330_0# Vdd 2 4
p myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].incin_330_0# 2 4
n myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].cnt GND 2 4
p myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].cnt Vdd 2 4
n myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].Incrementer.a_ Vdd 2 4
n ALWAYSHIGH myCPU.register3.PWMCells[0].Incrementer.cin_ GND 2 4
p ALWAYSHIGH myCPU.register3.PWMCells[0].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[0].Incrementer.cout_ myCPU.register3.c[1] GND 2 4
p myCPU.register3.PWMCells[0].Incrementer.cout_ myCPU.register3.c[1] Vdd 2 4
n myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].incout_339_0# GND 2 4
n ALWAYSHIGH myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].incout_339_0# 2 4
n myCPU.register3.PWMCells[0].Incrementer.a_ myCPU.register3.PWMCells[0].incout_340_0# GND 2 4
n myCPU.register3.PWMCells[0].Incrementer.cin_ myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].incout_340_0# 2 4
p myCPU.register3.PWMCells[0].Incrementer.a_ myCPU.register3.PWMCells[0].incout_341_0# Vdd 2 4
p ALWAYSHIGH myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].incout_341_0# 2 4
p myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].incout_342_0# Vdd 2 4
p myCPU.register3.PWMCells[0].Incrementer.cin_ myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].incout_342_0# 2 4
n myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].Incrementer.cout__343_0# GND 2 4
n ALWAYSHIGH myCPU.register3.PWMCells[0].Incrementer.cout_ myCPU.register3.PWMCells[0].Incrementer.cout__343_0# 2 4
p myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].Incrementer.cout_ Vdd 2 4
p ALWAYSHIGH myCPU.register3.PWMCells[0].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].Comparator.eq__346_0# GND 2 4
n myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].Comparator.eq_ myCPU.register3.PWMCells[1].Comparator.eq__346_0# 2 4
n myCPU.register3.PWMCells[1].cnt myCPU.register3.PWMCells[1].Comparator.eq__347_0# GND 2 4
n myCPU.register3.PWMCells[1].cmp myCPU.register3.PWMCells[1].Comparator.eq_ myCPU.register3.PWMCells[1].Comparator.eq__347_0# 2 4
p myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].Comparator.eq__348_0# Vdd 2 4
p myCPU.register3.PWMCells[1].cmp myCPU.register3.PWMCells[1].Comparator.eq_ myCPU.register3.PWMCells[1].Comparator.eq__348_0# 2 4
p myCPU.register3.PWMCells[1].cnt myCPU.register3.PWMCells[1].Comparator.eq__349_0# Vdd 2 4
p myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].Comparator.eq_ myCPU.register3.PWMCells[1].Comparator.eq__349_0# 2 4
n myCPU.register3.PWMCells[1].Comparator.eq_ myCPU.register3.PWMCells[1].Comparator.eqout GND 2 4
n myCPU.register3.eq_[1] myCPU.register3.PWMCells[1].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[1].Comparator.eq_ myCPU.register3.PWMCells[1].Comparator.eqout_352_0# Vdd 2 4
p myCPU.register3.eq_[1] myCPU.register3.PWMCells[1].Comparator.eqout myCPU.register3.PWMCells[1].Comparator.eqout_352_0# 2 4
n myCPU.register3.PWMCells[1].Comparator.eqout myCPU.register3.eq_[2] GND 2 4
p myCPU.register3.PWMCells[1].Comparator.eqout myCPU.register3.eq_[2] Vdd 2 4
n myCPU.register3.z_[1] myCPU.register3.PWMCells[1].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[1].cnt myCPU.register3.PWMCells[1].Comparator.zout GND 2 4
p myCPU.register3.z_[1] myCPU.register3.PWMCells[1].Comparator.zout_357_0# Vdd 2 4
p myCPU.register3.PWMCells[1].cnt myCPU.register3.PWMCells[1].Comparator.zout myCPU.register3.PWMCells[1].Comparator.zout_357_0# 2 4
n myCPU.register3.PWMCells[1].Comparator.zout myCPU.register3.z_[2] GND 2 4
p myCPU.register3.PWMCells[1].Comparator.zout myCPU.register3.z_[2] Vdd 2 4
p myCPU.register3.PWMCells[1].cmp_ reg31 Vdd 2 4
n myCPU.register3.PWMCells[1].cmp_ reg31 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[1].cmp__362_0# GND 2 4
n out1 myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].cmp__362_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[1].cmp__363_0# Vdd 2 4
p out1 myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].cmp__363_0# 2 4
n myCPU.register3.r out1_364_0# GND 2 4
n myCPU.register3.PWMCells[1].cmp_ out1 out1_364_0# 2 4
p myCPU.register3.r_ out1_365_0# Vdd 2 4
p myCPU.register3.PWMCells[1].cmp_ out1 out1_365_0# 2 4
n myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].cmp GND 2 4
p myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].cmp Vdd 2 4
p myCPU.register3.PWMCells[1].cnt_ pwmc1 Vdd 2 4
n myCPU.register3.PWMCells[1].cnt_ pwmc1 GND 2 4
n phi0 myCPU.register3.PWMCells[1].cnt__370_0# GND 2 4
n myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].cnt__370_0# 2 4
p phi0_ myCPU.register3.PWMCells[1].cnt__371_0# Vdd 2 4
p myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].cnt__371_0# 2 4
p RESET_ myCPU.register3.PWMCells[1].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[1].incin_373_0# GND 2 4
n myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].incin_373_0# 2 4
p phi1_ myCPU.register3.PWMCells[1].incin_374_0# Vdd 2 4
p myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].incin_374_0# 2 4
n myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].cnt GND 2 4
p myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].cnt Vdd 2 4
n myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[1] myCPU.register3.PWMCells[1].Incrementer.cin_ GND 2 4
p myCPU.register3.c[1] myCPU.register3.PWMCells[1].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[1].Incrementer.cout_ myCPU.register3.c[2] GND 2 4
p myCPU.register3.PWMCells[1].Incrementer.cout_ myCPU.register3.c[2] Vdd 2 4
n myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].incout_383_0# GND 2 4
n myCPU.register3.c[1] myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].incout_383_0# 2 4
n myCPU.register3.PWMCells[1].Incrementer.a_ myCPU.register3.PWMCells[1].incout_384_0# GND 2 4
n myCPU.register3.PWMCells[1].Incrementer.cin_ myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].incout_384_0# 2 4
p myCPU.register3.PWMCells[1].Incrementer.a_ myCPU.register3.PWMCells[1].incout_385_0# Vdd 2 4
p myCPU.register3.c[1] myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].incout_385_0# 2 4
p myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].incout_386_0# Vdd 2 4
p myCPU.register3.PWMCells[1].Incrementer.cin_ myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].incout_386_0# 2 4
n myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].Incrementer.cout__387_0# GND 2 4
n myCPU.register3.c[1] myCPU.register3.PWMCells[1].Incrementer.cout_ myCPU.register3.PWMCells[1].Incrementer.cout__387_0# 2 4
p myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[1] myCPU.register3.PWMCells[1].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].Comparator.eq__390_0# GND 2 4
n myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].Comparator.eq_ myCPU.register3.PWMCells[2].Comparator.eq__390_0# 2 4
n myCPU.register3.PWMCells[2].cnt myCPU.register3.PWMCells[2].Comparator.eq__391_0# GND 2 4
n myCPU.register3.PWMCells[2].cmp myCPU.register3.PWMCells[2].Comparator.eq_ myCPU.register3.PWMCells[2].Comparator.eq__391_0# 2 4
p myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].Comparator.eq__392_0# Vdd 2 4
p myCPU.register3.PWMCells[2].cmp myCPU.register3.PWMCells[2].Comparator.eq_ myCPU.register3.PWMCells[2].Comparator.eq__392_0# 2 4
p myCPU.register3.PWMCells[2].cnt myCPU.register3.PWMCells[2].Comparator.eq__393_0# Vdd 2 4
p myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].Comparator.eq_ myCPU.register3.PWMCells[2].Comparator.eq__393_0# 2 4
n myCPU.register3.PWMCells[2].Comparator.eq_ myCPU.register3.PWMCells[2].Comparator.eqout GND 2 4
n myCPU.register3.eq_[2] myCPU.register3.PWMCells[2].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[2].Comparator.eq_ myCPU.register3.PWMCells[2].Comparator.eqout_396_0# Vdd 2 4
p myCPU.register3.eq_[2] myCPU.register3.PWMCells[2].Comparator.eqout myCPU.register3.PWMCells[2].Comparator.eqout_396_0# 2 4
n myCPU.register3.PWMCells[2].Comparator.eqout myCPU.register3.eq_[3] GND 2 4
p myCPU.register3.PWMCells[2].Comparator.eqout myCPU.register3.eq_[3] Vdd 2 4
n myCPU.register3.z_[2] myCPU.register3.PWMCells[2].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[2].cnt myCPU.register3.PWMCells[2].Comparator.zout GND 2 4
p myCPU.register3.z_[2] myCPU.register3.PWMCells[2].Comparator.zout_401_0# Vdd 2 4
p myCPU.register3.PWMCells[2].cnt myCPU.register3.PWMCells[2].Comparator.zout myCPU.register3.PWMCells[2].Comparator.zout_401_0# 2 4
n myCPU.register3.PWMCells[2].Comparator.zout myCPU.register3.z_[3] GND 2 4
p myCPU.register3.PWMCells[2].Comparator.zout myCPU.register3.z_[3] Vdd 2 4
p myCPU.register3.PWMCells[2].cmp_ reg32 Vdd 2 4
n myCPU.register3.PWMCells[2].cmp_ reg32 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[2].cmp__406_0# GND 2 4
n out2 myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].cmp__406_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[2].cmp__407_0# Vdd 2 4
p out2 myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].cmp__407_0# 2 4
n myCPU.register3.r out2_408_0# GND 2 4
n myCPU.register3.PWMCells[2].cmp_ out2 out2_408_0# 2 4
p myCPU.register3.r_ out2_409_0# Vdd 2 4
p myCPU.register3.PWMCells[2].cmp_ out2 out2_409_0# 2 4
n myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].cmp GND 2 4
p myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].cmp Vdd 2 4
p myCPU.register3.PWMCells[2].cnt_ pwmc2 Vdd 2 4
n myCPU.register3.PWMCells[2].cnt_ pwmc2 GND 2 4
n phi0 myCPU.register3.PWMCells[2].cnt__414_0# GND 2 4
n myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].cnt__414_0# 2 4
p phi0_ myCPU.register3.PWMCells[2].cnt__415_0# Vdd 2 4
p myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].cnt__415_0# 2 4
p RESET_ myCPU.register3.PWMCells[2].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[2].incin_417_0# GND 2 4
n myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].incin_417_0# 2 4
p phi1_ myCPU.register3.PWMCells[2].incin_418_0# Vdd 2 4
p myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].incin_418_0# 2 4
n myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].cnt GND 2 4
p myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].cnt Vdd 2 4
n myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[2] myCPU.register3.PWMCells[2].Incrementer.cin_ GND 2 4
p myCPU.register3.c[2] myCPU.register3.PWMCells[2].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[2].Incrementer.cout_ myCPU.register3.c[3] GND 2 4
p myCPU.register3.PWMCells[2].Incrementer.cout_ myCPU.register3.c[3] Vdd 2 4
n myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].incout_427_0# GND 2 4
n myCPU.register3.c[2] myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].incout_427_0# 2 4
n myCPU.register3.PWMCells[2].Incrementer.a_ myCPU.register3.PWMCells[2].incout_428_0# GND 2 4
n myCPU.register3.PWMCells[2].Incrementer.cin_ myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].incout_428_0# 2 4
p myCPU.register3.PWMCells[2].Incrementer.a_ myCPU.register3.PWMCells[2].incout_429_0# Vdd 2 4
p myCPU.register3.c[2] myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].incout_429_0# 2 4
p myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].incout_430_0# Vdd 2 4
p myCPU.register3.PWMCells[2].Incrementer.cin_ myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].incout_430_0# 2 4
n myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].Incrementer.cout__431_0# GND 2 4
n myCPU.register3.c[2] myCPU.register3.PWMCells[2].Incrementer.cout_ myCPU.register3.PWMCells[2].Incrementer.cout__431_0# 2 4
p myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[2] myCPU.register3.PWMCells[2].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].Comparator.eq__434_0# GND 2 4
n myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].Comparator.eq_ myCPU.register3.PWMCells[3].Comparator.eq__434_0# 2 4
n myCPU.register3.PWMCells[3].cnt myCPU.register3.PWMCells[3].Comparator.eq__435_0# GND 2 4
n myCPU.register3.PWMCells[3].cmp myCPU.register3.PWMCells[3].Comparator.eq_ myCPU.register3.PWMCells[3].Comparator.eq__435_0# 2 4
p myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].Comparator.eq__436_0# Vdd 2 4
p myCPU.register3.PWMCells[3].cmp myCPU.register3.PWMCells[3].Comparator.eq_ myCPU.register3.PWMCells[3].Comparator.eq__436_0# 2 4
p myCPU.register3.PWMCells[3].cnt myCPU.register3.PWMCells[3].Comparator.eq__437_0# Vdd 2 4
p myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].Comparator.eq_ myCPU.register3.PWMCells[3].Comparator.eq__437_0# 2 4
n myCPU.register3.PWMCells[3].Comparator.eq_ myCPU.register3.PWMCells[3].Comparator.eqout GND 2 4
n myCPU.register3.eq_[3] myCPU.register3.PWMCells[3].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[3].Comparator.eq_ myCPU.register3.PWMCells[3].Comparator.eqout_440_0# Vdd 2 4
p myCPU.register3.eq_[3] myCPU.register3.PWMCells[3].Comparator.eqout myCPU.register3.PWMCells[3].Comparator.eqout_440_0# 2 4
n myCPU.register3.PWMCells[3].Comparator.eqout myCPU.register3.eq_[4] GND 2 4
p myCPU.register3.PWMCells[3].Comparator.eqout myCPU.register3.eq_[4] Vdd 2 4
n myCPU.register3.z_[3] myCPU.register3.PWMCells[3].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[3].cnt myCPU.register3.PWMCells[3].Comparator.zout GND 2 4
p myCPU.register3.z_[3] myCPU.register3.PWMCells[3].Comparator.zout_445_0# Vdd 2 4
p myCPU.register3.PWMCells[3].cnt myCPU.register3.PWMCells[3].Comparator.zout myCPU.register3.PWMCells[3].Comparator.zout_445_0# 2 4
n myCPU.register3.PWMCells[3].Comparator.zout myCPU.register3.z_[4] GND 2 4
p myCPU.register3.PWMCells[3].Comparator.zout myCPU.register3.z_[4] Vdd 2 4
p myCPU.register3.PWMCells[3].cmp_ reg33 Vdd 2 4
n myCPU.register3.PWMCells[3].cmp_ reg33 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[3].cmp__450_0# GND 2 4
n out3 myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].cmp__450_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[3].cmp__451_0# Vdd 2 4
p out3 myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].cmp__451_0# 2 4
n myCPU.register3.r out3_452_0# GND 2 4
n myCPU.register3.PWMCells[3].cmp_ out3 out3_452_0# 2 4
p myCPU.register3.r_ out3_453_0# Vdd 2 4
p myCPU.register3.PWMCells[3].cmp_ out3 out3_453_0# 2 4
n myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].cmp GND 2 4
p myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].cmp Vdd 2 4
p myCPU.register3.PWMCells[3].cnt_ pwmc3 Vdd 2 4
n myCPU.register3.PWMCells[3].cnt_ pwmc3 GND 2 4
n phi0 myCPU.register3.PWMCells[3].cnt__458_0# GND 2 4
n myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].cnt__458_0# 2 4
p phi0_ myCPU.register3.PWMCells[3].cnt__459_0# Vdd 2 4
p myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].cnt__459_0# 2 4
p RESET_ myCPU.register3.PWMCells[3].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[3].incin_461_0# GND 2 4
n myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].incin_461_0# 2 4
p phi1_ myCPU.register3.PWMCells[3].incin_462_0# Vdd 2 4
p myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].incin_462_0# 2 4
n myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].cnt GND 2 4
p myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].cnt Vdd 2 4
n myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[3] myCPU.register3.PWMCells[3].Incrementer.cin_ GND 2 4
p myCPU.register3.c[3] myCPU.register3.PWMCells[3].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[3].Incrementer.cout_ myCPU.register3.c[4] GND 2 4
p myCPU.register3.PWMCells[3].Incrementer.cout_ myCPU.register3.c[4] Vdd 2 4
n myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].incout_471_0# GND 2 4
n myCPU.register3.c[3] myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].incout_471_0# 2 4
n myCPU.register3.PWMCells[3].Incrementer.a_ myCPU.register3.PWMCells[3].incout_472_0# GND 2 4
n myCPU.register3.PWMCells[3].Incrementer.cin_ myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].incout_472_0# 2 4
p myCPU.register3.PWMCells[3].Incrementer.a_ myCPU.register3.PWMCells[3].incout_473_0# Vdd 2 4
p myCPU.register3.c[3] myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].incout_473_0# 2 4
p myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].incout_474_0# Vdd 2 4
p myCPU.register3.PWMCells[3].Incrementer.cin_ myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].incout_474_0# 2 4
n myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].Incrementer.cout__475_0# GND 2 4
n myCPU.register3.c[3] myCPU.register3.PWMCells[3].Incrementer.cout_ myCPU.register3.PWMCells[3].Incrementer.cout__475_0# 2 4
p myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[3] myCPU.register3.PWMCells[3].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].Comparator.eq__478_0# GND 2 4
n myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].Comparator.eq_ myCPU.register3.PWMCells[4].Comparator.eq__478_0# 2 4
n myCPU.register3.PWMCells[4].cnt myCPU.register3.PWMCells[4].Comparator.eq__479_0# GND 2 4
n myCPU.register3.PWMCells[4].cmp myCPU.register3.PWMCells[4].Comparator.eq_ myCPU.register3.PWMCells[4].Comparator.eq__479_0# 2 4
p myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].Comparator.eq__480_0# Vdd 2 4
p myCPU.register3.PWMCells[4].cmp myCPU.register3.PWMCells[4].Comparator.eq_ myCPU.register3.PWMCells[4].Comparator.eq__480_0# 2 4
p myCPU.register3.PWMCells[4].cnt myCPU.register3.PWMCells[4].Comparator.eq__481_0# Vdd 2 4
p myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].Comparator.eq_ myCPU.register3.PWMCells[4].Comparator.eq__481_0# 2 4
n myCPU.register3.PWMCells[4].Comparator.eq_ myCPU.register3.PWMCells[4].Comparator.eqout GND 2 4
n myCPU.register3.eq_[4] myCPU.register3.PWMCells[4].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[4].Comparator.eq_ myCPU.register3.PWMCells[4].Comparator.eqout_484_0# Vdd 2 4
p myCPU.register3.eq_[4] myCPU.register3.PWMCells[4].Comparator.eqout myCPU.register3.PWMCells[4].Comparator.eqout_484_0# 2 4
n myCPU.register3.PWMCells[4].Comparator.eqout myCPU.register3.eq_[5] GND 2 4
p myCPU.register3.PWMCells[4].Comparator.eqout myCPU.register3.eq_[5] Vdd 2 4
n myCPU.register3.z_[4] myCPU.register3.PWMCells[4].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[4].cnt myCPU.register3.PWMCells[4].Comparator.zout GND 2 4
p myCPU.register3.z_[4] myCPU.register3.PWMCells[4].Comparator.zout_489_0# Vdd 2 4
p myCPU.register3.PWMCells[4].cnt myCPU.register3.PWMCells[4].Comparator.zout myCPU.register3.PWMCells[4].Comparator.zout_489_0# 2 4
n myCPU.register3.PWMCells[4].Comparator.zout myCPU.register3.z_[5] GND 2 4
p myCPU.register3.PWMCells[4].Comparator.zout myCPU.register3.z_[5] Vdd 2 4
p myCPU.register3.PWMCells[4].cmp_ reg34 Vdd 2 4
n myCPU.register3.PWMCells[4].cmp_ reg34 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[4].cmp__494_0# GND 2 4
n out4 myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].cmp__494_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[4].cmp__495_0# Vdd 2 4
p out4 myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].cmp__495_0# 2 4
n myCPU.register3.r out4_496_0# GND 2 4
n myCPU.register3.PWMCells[4].cmp_ out4 out4_496_0# 2 4
p myCPU.register3.r_ out4_497_0# Vdd 2 4
p myCPU.register3.PWMCells[4].cmp_ out4 out4_497_0# 2 4
n myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].cmp GND 2 4
p myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].cmp Vdd 2 4
p myCPU.register3.PWMCells[4].cnt_ pwmc4 Vdd 2 4
n myCPU.register3.PWMCells[4].cnt_ pwmc4 GND 2 4
n phi0 myCPU.register3.PWMCells[4].cnt__502_0# GND 2 4
n myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].cnt__502_0# 2 4
p phi0_ myCPU.register3.PWMCells[4].cnt__503_0# Vdd 2 4
p myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].cnt__503_0# 2 4
p RESET_ myCPU.register3.PWMCells[4].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[4].incin_505_0# GND 2 4
n myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].incin_505_0# 2 4
p phi1_ myCPU.register3.PWMCells[4].incin_506_0# Vdd 2 4
p myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].incin_506_0# 2 4
n myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].cnt GND 2 4
p myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].cnt Vdd 2 4
n myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[4] myCPU.register3.PWMCells[4].Incrementer.cin_ GND 2 4
p myCPU.register3.c[4] myCPU.register3.PWMCells[4].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[4].Incrementer.cout_ myCPU.register3.c[5] GND 2 4
p myCPU.register3.PWMCells[4].Incrementer.cout_ myCPU.register3.c[5] Vdd 2 4
n myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].incout_515_0# GND 2 4
n myCPU.register3.c[4] myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].incout_515_0# 2 4
n myCPU.register3.PWMCells[4].Incrementer.a_ myCPU.register3.PWMCells[4].incout_516_0# GND 2 4
n myCPU.register3.PWMCells[4].Incrementer.cin_ myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].incout_516_0# 2 4
p myCPU.register3.PWMCells[4].Incrementer.a_ myCPU.register3.PWMCells[4].incout_517_0# Vdd 2 4
p myCPU.register3.c[4] myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].incout_517_0# 2 4
p myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].incout_518_0# Vdd 2 4
p myCPU.register3.PWMCells[4].Incrementer.cin_ myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].incout_518_0# 2 4
n myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].Incrementer.cout__519_0# GND 2 4
n myCPU.register3.c[4] myCPU.register3.PWMCells[4].Incrementer.cout_ myCPU.register3.PWMCells[4].Incrementer.cout__519_0# 2 4
p myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[4] myCPU.register3.PWMCells[4].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].Comparator.eq__522_0# GND 2 4
n myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].Comparator.eq_ myCPU.register3.PWMCells[5].Comparator.eq__522_0# 2 4
n myCPU.register3.PWMCells[5].cnt myCPU.register3.PWMCells[5].Comparator.eq__523_0# GND 2 4
n myCPU.register3.PWMCells[5].cmp myCPU.register3.PWMCells[5].Comparator.eq_ myCPU.register3.PWMCells[5].Comparator.eq__523_0# 2 4
p myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].Comparator.eq__524_0# Vdd 2 4
p myCPU.register3.PWMCells[5].cmp myCPU.register3.PWMCells[5].Comparator.eq_ myCPU.register3.PWMCells[5].Comparator.eq__524_0# 2 4
p myCPU.register3.PWMCells[5].cnt myCPU.register3.PWMCells[5].Comparator.eq__525_0# Vdd 2 4
p myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].Comparator.eq_ myCPU.register3.PWMCells[5].Comparator.eq__525_0# 2 4
n myCPU.register3.PWMCells[5].Comparator.eq_ myCPU.register3.PWMCells[5].Comparator.eqout GND 2 4
n myCPU.register3.eq_[5] myCPU.register3.PWMCells[5].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[5].Comparator.eq_ myCPU.register3.PWMCells[5].Comparator.eqout_528_0# Vdd 2 4
p myCPU.register3.eq_[5] myCPU.register3.PWMCells[5].Comparator.eqout myCPU.register3.PWMCells[5].Comparator.eqout_528_0# 2 4
n myCPU.register3.PWMCells[5].Comparator.eqout myCPU.register3.eq_[6] GND 2 4
p myCPU.register3.PWMCells[5].Comparator.eqout myCPU.register3.eq_[6] Vdd 2 4
n myCPU.register3.z_[5] myCPU.register3.PWMCells[5].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[5].cnt myCPU.register3.PWMCells[5].Comparator.zout GND 2 4
p myCPU.register3.z_[5] myCPU.register3.PWMCells[5].Comparator.zout_533_0# Vdd 2 4
p myCPU.register3.PWMCells[5].cnt myCPU.register3.PWMCells[5].Comparator.zout myCPU.register3.PWMCells[5].Comparator.zout_533_0# 2 4
n myCPU.register3.PWMCells[5].Comparator.zout myCPU.register3.z_[6] GND 2 4
p myCPU.register3.PWMCells[5].Comparator.zout myCPU.register3.z_[6] Vdd 2 4
p myCPU.register3.PWMCells[5].cmp_ reg35 Vdd 2 4
n myCPU.register3.PWMCells[5].cmp_ reg35 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[5].cmp__538_0# GND 2 4
n out5 myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].cmp__538_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[5].cmp__539_0# Vdd 2 4
p out5 myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].cmp__539_0# 2 4
n myCPU.register3.r out5_540_0# GND 2 4
n myCPU.register3.PWMCells[5].cmp_ out5 out5_540_0# 2 4
p myCPU.register3.r_ out5_541_0# Vdd 2 4
p myCPU.register3.PWMCells[5].cmp_ out5 out5_541_0# 2 4
n myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].cmp GND 2 4
p myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].cmp Vdd 2 4
p myCPU.register3.PWMCells[5].cnt_ pwmc5 Vdd 2 4
n myCPU.register3.PWMCells[5].cnt_ pwmc5 GND 2 4
n phi0 myCPU.register3.PWMCells[5].cnt__546_0# GND 2 4
n myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].cnt__546_0# 2 4
p phi0_ myCPU.register3.PWMCells[5].cnt__547_0# Vdd 2 4
p myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].cnt__547_0# 2 4
p RESET_ myCPU.register3.PWMCells[5].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[5].incin_549_0# GND 2 4
n myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].incin_549_0# 2 4
p phi1_ myCPU.register3.PWMCells[5].incin_550_0# Vdd 2 4
p myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].incin_550_0# 2 4
n myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].cnt GND 2 4
p myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].cnt Vdd 2 4
n myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[5] myCPU.register3.PWMCells[5].Incrementer.cin_ GND 2 4
p myCPU.register3.c[5] myCPU.register3.PWMCells[5].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[5].Incrementer.cout_ myCPU.register3.c[6] GND 2 4
p myCPU.register3.PWMCells[5].Incrementer.cout_ myCPU.register3.c[6] Vdd 2 4
n myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].incout_559_0# GND 2 4
n myCPU.register3.c[5] myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].incout_559_0# 2 4
n myCPU.register3.PWMCells[5].Incrementer.a_ myCPU.register3.PWMCells[5].incout_560_0# GND 2 4
n myCPU.register3.PWMCells[5].Incrementer.cin_ myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].incout_560_0# 2 4
p myCPU.register3.PWMCells[5].Incrementer.a_ myCPU.register3.PWMCells[5].incout_561_0# Vdd 2 4
p myCPU.register3.c[5] myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].incout_561_0# 2 4
p myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].incout_562_0# Vdd 2 4
p myCPU.register3.PWMCells[5].Incrementer.cin_ myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].incout_562_0# 2 4
n myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].Incrementer.cout__563_0# GND 2 4
n myCPU.register3.c[5] myCPU.register3.PWMCells[5].Incrementer.cout_ myCPU.register3.PWMCells[5].Incrementer.cout__563_0# 2 4
p myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[5] myCPU.register3.PWMCells[5].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].Comparator.eq__566_0# GND 2 4
n myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].Comparator.eq_ myCPU.register3.PWMCells[6].Comparator.eq__566_0# 2 4
n myCPU.register3.PWMCells[6].cnt myCPU.register3.PWMCells[6].Comparator.eq__567_0# GND 2 4
n myCPU.register3.PWMCells[6].cmp myCPU.register3.PWMCells[6].Comparator.eq_ myCPU.register3.PWMCells[6].Comparator.eq__567_0# 2 4
p myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].Comparator.eq__568_0# Vdd 2 4
p myCPU.register3.PWMCells[6].cmp myCPU.register3.PWMCells[6].Comparator.eq_ myCPU.register3.PWMCells[6].Comparator.eq__568_0# 2 4
p myCPU.register3.PWMCells[6].cnt myCPU.register3.PWMCells[6].Comparator.eq__569_0# Vdd 2 4
p myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].Comparator.eq_ myCPU.register3.PWMCells[6].Comparator.eq__569_0# 2 4
n myCPU.register3.PWMCells[6].Comparator.eq_ myCPU.register3.PWMCells[6].Comparator.eqout GND 2 4
n myCPU.register3.eq_[6] myCPU.register3.PWMCells[6].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[6].Comparator.eq_ myCPU.register3.PWMCells[6].Comparator.eqout_572_0# Vdd 2 4
p myCPU.register3.eq_[6] myCPU.register3.PWMCells[6].Comparator.eqout myCPU.register3.PWMCells[6].Comparator.eqout_572_0# 2 4
n myCPU.register3.PWMCells[6].Comparator.eqout myCPU.register3.eq_[7] GND 2 4
p myCPU.register3.PWMCells[6].Comparator.eqout myCPU.register3.eq_[7] Vdd 2 4
n myCPU.register3.z_[6] myCPU.register3.PWMCells[6].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[6].cnt myCPU.register3.PWMCells[6].Comparator.zout GND 2 4
p myCPU.register3.z_[6] myCPU.register3.PWMCells[6].Comparator.zout_577_0# Vdd 2 4
p myCPU.register3.PWMCells[6].cnt myCPU.register3.PWMCells[6].Comparator.zout myCPU.register3.PWMCells[6].Comparator.zout_577_0# 2 4
n myCPU.register3.PWMCells[6].Comparator.zout myCPU.register3.z_[7] GND 2 4
p myCPU.register3.PWMCells[6].Comparator.zout myCPU.register3.z_[7] Vdd 2 4
p myCPU.register3.PWMCells[6].cmp_ reg36 Vdd 2 4
n myCPU.register3.PWMCells[6].cmp_ reg36 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[6].cmp__582_0# GND 2 4
n out6 myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].cmp__582_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[6].cmp__583_0# Vdd 2 4
p out6 myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].cmp__583_0# 2 4
n myCPU.register3.r out6_584_0# GND 2 4
n myCPU.register3.PWMCells[6].cmp_ out6 out6_584_0# 2 4
p myCPU.register3.r_ out6_585_0# Vdd 2 4
p myCPU.register3.PWMCells[6].cmp_ out6 out6_585_0# 2 4
n myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].cmp GND 2 4
p myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].cmp Vdd 2 4
p myCPU.register3.PWMCells[6].cnt_ pwmc6 Vdd 2 4
n myCPU.register3.PWMCells[6].cnt_ pwmc6 GND 2 4
n phi0 myCPU.register3.PWMCells[6].cnt__590_0# GND 2 4
n myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].cnt__590_0# 2 4
p phi0_ myCPU.register3.PWMCells[6].cnt__591_0# Vdd 2 4
p myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].cnt__591_0# 2 4
p RESET_ myCPU.register3.PWMCells[6].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[6].incin_593_0# GND 2 4
n myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].incin_593_0# 2 4
p phi1_ myCPU.register3.PWMCells[6].incin_594_0# Vdd 2 4
p myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].incin_594_0# 2 4
n myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].cnt GND 2 4
p myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].cnt Vdd 2 4
n myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[6] myCPU.register3.PWMCells[6].Incrementer.cin_ GND 2 4
p myCPU.register3.c[6] myCPU.register3.PWMCells[6].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[6].Incrementer.cout_ myCPU.register3.c[7] GND 2 4
p myCPU.register3.PWMCells[6].Incrementer.cout_ myCPU.register3.c[7] Vdd 2 4
n myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].incout_603_0# GND 2 4
n myCPU.register3.c[6] myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].incout_603_0# 2 4
n myCPU.register3.PWMCells[6].Incrementer.a_ myCPU.register3.PWMCells[6].incout_604_0# GND 2 4
n myCPU.register3.PWMCells[6].Incrementer.cin_ myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].incout_604_0# 2 4
p myCPU.register3.PWMCells[6].Incrementer.a_ myCPU.register3.PWMCells[6].incout_605_0# Vdd 2 4
p myCPU.register3.c[6] myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].incout_605_0# 2 4
p myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].incout_606_0# Vdd 2 4
p myCPU.register3.PWMCells[6].Incrementer.cin_ myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].incout_606_0# 2 4
n myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].Incrementer.cout__607_0# GND 2 4
n myCPU.register3.c[6] myCPU.register3.PWMCells[6].Incrementer.cout_ myCPU.register3.PWMCells[6].Incrementer.cout__607_0# 2 4
p myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[6] myCPU.register3.PWMCells[6].Incrementer.cout_ Vdd 2 4
n myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].Comparator.eq__610_0# GND 2 4
n myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].Comparator.eq_ myCPU.register3.PWMCells[7].Comparator.eq__610_0# 2 4
n myCPU.register3.PWMCells[7].cnt myCPU.register3.PWMCells[7].Comparator.eq__611_0# GND 2 4
n myCPU.register3.PWMCells[7].cmp myCPU.register3.PWMCells[7].Comparator.eq_ myCPU.register3.PWMCells[7].Comparator.eq__611_0# 2 4
p myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].Comparator.eq__612_0# Vdd 2 4
p myCPU.register3.PWMCells[7].cmp myCPU.register3.PWMCells[7].Comparator.eq_ myCPU.register3.PWMCells[7].Comparator.eq__612_0# 2 4
p myCPU.register3.PWMCells[7].cnt myCPU.register3.PWMCells[7].Comparator.eq__613_0# Vdd 2 4
p myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].Comparator.eq_ myCPU.register3.PWMCells[7].Comparator.eq__613_0# 2 4
n myCPU.register3.PWMCells[7].Comparator.eq_ myCPU.register3.PWMCells[7].Comparator.eqout GND 2 4
n myCPU.register3.eq_[7] myCPU.register3.PWMCells[7].Comparator.eqout GND 2 4
p myCPU.register3.PWMCells[7].Comparator.eq_ myCPU.register3.PWMCells[7].Comparator.eqout_616_0# Vdd 2 4
p myCPU.register3.eq_[7] myCPU.register3.PWMCells[7].Comparator.eqout myCPU.register3.PWMCells[7].Comparator.eqout_616_0# 2 4
n myCPU.register3.PWMCells[7].Comparator.eqout myCPU.register3.eq_[8] GND 2 4
p myCPU.register3.PWMCells[7].Comparator.eqout myCPU.register3.eq_[8] Vdd 2 4
n myCPU.register3.z_[7] myCPU.register3.PWMCells[7].Comparator.zout GND 2 4
n myCPU.register3.PWMCells[7].cnt myCPU.register3.PWMCells[7].Comparator.zout GND 2 4
p myCPU.register3.z_[7] myCPU.register3.PWMCells[7].Comparator.zout_621_0# Vdd 2 4
p myCPU.register3.PWMCells[7].cnt myCPU.register3.PWMCells[7].Comparator.zout myCPU.register3.PWMCells[7].Comparator.zout_621_0# 2 4
n myCPU.register3.PWMCells[7].Comparator.zout myCPU.register3.z_[8] GND 2 4
p myCPU.register3.PWMCells[7].Comparator.zout myCPU.register3.z_[8] Vdd 2 4
p myCPU.register3.PWMCells[7].cmp_ reg37 Vdd 2 4
n myCPU.register3.PWMCells[7].cmp_ reg37 GND 2 4
n myCPU.register3.w myCPU.register3.PWMCells[7].cmp__626_0# GND 2 4
n out7 myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].cmp__626_0# 2 4
p myCPU.register3.w_ myCPU.register3.PWMCells[7].cmp__627_0# Vdd 2 4
p out7 myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].cmp__627_0# 2 4
n myCPU.register3.r out7_628_0# GND 2 4
n myCPU.register3.PWMCells[7].cmp_ out7 out7_628_0# 2 4
p myCPU.register3.r_ out7_629_0# Vdd 2 4
p myCPU.register3.PWMCells[7].cmp_ out7 out7_629_0# 2 4
n myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].cmp GND 2 4
p myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].cmp Vdd 2 4
p myCPU.register3.PWMCells[7].cnt_ pwmc7 Vdd 2 4
n myCPU.register3.PWMCells[7].cnt_ pwmc7 GND 2 4
n phi0 myCPU.register3.PWMCells[7].cnt__634_0# GND 2 4
n myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].cnt__634_0# 2 4
p phi0_ myCPU.register3.PWMCells[7].cnt__635_0# Vdd 2 4
p myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].cnt__635_0# 2 4
p RESET_ myCPU.register3.PWMCells[7].cnt_ Vdd 2 4
n phi1 myCPU.register3.PWMCells[7].incin_637_0# GND 2 4
n myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].incin_637_0# 2 4
p phi1_ myCPU.register3.PWMCells[7].incin_638_0# Vdd 2 4
p myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].incin_638_0# 2 4
n myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].cnt GND 2 4
p myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].cnt Vdd 2 4
n myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].Incrementer.a_ GND 2 4
p myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].Incrementer.a_ Vdd 2 4
n myCPU.register3.c[7] myCPU.register3.PWMCells[7].Incrementer.cin_ GND 2 4
p myCPU.register3.c[7] myCPU.register3.PWMCells[7].Incrementer.cin_ Vdd 2 4
n myCPU.register3.PWMCells[7].Incrementer.cout_ myCPU.register3.c[8] GND 2 4
p myCPU.register3.PWMCells[7].Incrementer.cout_ myCPU.register3.c[8] Vdd 2 4
n myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].incout_647_0# GND 2 4
n myCPU.register3.c[7] myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].incout_647_0# 2 4
n myCPU.register3.PWMCells[7].Incrementer.a_ myCPU.register3.PWMCells[7].incout_648_0# GND 2 4
n myCPU.register3.PWMCells[7].Incrementer.cin_ myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].incout_648_0# 2 4
p myCPU.register3.PWMCells[7].Incrementer.a_ myCPU.register3.PWMCells[7].incout_649_0# Vdd 2 4
p myCPU.register3.c[7] myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].incout_649_0# 2 4
p myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].incout_650_0# Vdd 2 4
p myCPU.register3.PWMCells[7].Incrementer.cin_ myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].incout_650_0# 2 4
n myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].Incrementer.cout__651_0# GND 2 4
n myCPU.register3.c[7] myCPU.register3.PWMCells[7].Incrementer.cout_ myCPU.register3.PWMCells[7].Incrementer.cout__651_0# 2 4
p myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].Incrementer.cout_ Vdd 2 4
p myCPU.register3.c[7] myCPU.register3.PWMCells[7].Incrementer.cout_ Vdd 2 4
n phi0 myCPU.register3.ctl.PWMOEw__654_0# GND 2 4
n PWMInstruction myCPU.register3.ctl.PWMOEw_ myCPU.register3.ctl.PWMOEw__654_0# 2 4
p phi0 myCPU.register3.ctl.PWMOEw_ Vdd 2 4
p PWMInstruction myCPU.register3.ctl.PWMOEw_ Vdd 2 4
n myCPU.register3.ctl.PWMOEw_ myCPU.register3.ctl.PWMOEw GND 2 4
p myCPU.register3.ctl.PWMOEw_ myCPU.register3.ctl.PWMOEw Vdd 2 4
n myCPU.register3.ctl.PWMOEw myCPU.register3.oe__659_0# GND 2 4
n controlPath3 myCPU.register3.oe_ myCPU.register3.oe__659_0# 2 4
p myCPU.register3.ctl.PWMOEw_ myCPU.register3.oe__660_0# Vdd 2 4
p controlPath3 myCPU.register3.oe_ myCPU.register3.oe__660_0# 2 4
p RESET_ myCPU.register3.oe_ Vdd 2 4
n phi0 myCPU.register3.w__662_0# GND 2 4
n simpleWrite myCPU.register3.w__662_1# myCPU.register3.w__662_0# 2 4
n Register3Write myCPU.register3.w_ myCPU.register3.w__662_1# 2 4
p phi0 myCPU.register3.w_ Vdd 2 4
p simpleWrite myCPU.register3.w_ Vdd 2 4
p Register3Write myCPU.register3.w_ Vdd 2 4
n myCPU.register3.w_ myCPU.register3.w GND 2 4
p myCPU.register3.w_ myCPU.register3.w Vdd 2 4
n phi1 myCPU.register3.r__668_0# GND 2 4
n simpleRead myCPU.register3.r__668_1# myCPU.register3.r__668_0# 2 4
n Register3Read myCPU.register3.r_ myCPU.register3.r__668_1# 2 4
p phi1 myCPU.register3.r_ Vdd 2 4
p simpleRead myCPU.register3.r_ Vdd 2 4
p Register3Read myCPU.register3.r_ Vdd 2 4
n myCPU.register3.r_ myCPU.register3.r GND 2 4
p myCPU.register3.r_ myCPU.register3.r Vdd 2 4
p myCPU.register1.FNode[0].FReg.reg_ reg10 Vdd 2 4
n myCPU.register1.FNode[0].FReg.reg_ reg10 GND 2 4
n myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].FReg.reg__676_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.reg__676_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[0].FReg.reg__677_0# GND 2 4
n out0 myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.reg__677_0# 2 4
p myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].FReg.reg__678_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.reg__678_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[0].FReg.reg__679_0# Vdd 2 4
p out0 myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.reg__679_0# 2 4
n myCPU.register1.br out0_680_0# GND 2 4
n myCPU.register1.FNode[0].FReg.reg_ out0 out0_680_0# 2 4
p myCPU.register1.br_ out0_681_0# Vdd 2 4
p myCPU.register1.FNode[0].FReg.reg_ out0 out0_681_0# 2 4
n phi1 myCPU.register1.FNode[0].regout_682_0# GND 2 4
n myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].regout_682_0# 2 4
p phi1_ myCPU.register1.FNode[0].regout_683_0# Vdd 2 4
p myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].regout_683_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[0].FReg.zout__684_0# GND 2 4
n myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.zout_ myCPU.register1.FNode[0].FReg.zout__684_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[0].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[0].FReg.zout_ myCPU.register1.z[1] GND 2 4
p myCPU.register1.FNode[0].FReg.zout_ myCPU.register1.z[1] Vdd 2 4
p myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].Function.a_ Vdd 2 4
n myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].Function.a_ GND 2 4
p out0 myCPU.register1.FNode[0].Function.b_ Vdd 2 4
n out0 myCPU.register1.FNode[0].Function.b_ GND 2 4
n myCPU.register1.FNode[0].Function.a_ myCPU.register1.FNode[0].regin_693_0# GND 2 4
n myCPU.register1.FNode[0].Function.b_ myCPU.register1.FNode[0].regin_693_1# myCPU.register1.FNode[0].regin_693_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_693_1# 2 4
n myCPU.register1.FNode[0].Function.a_ myCPU.register1.FNode[0].regin_694_0# GND 2 4
n out0 myCPU.register1.FNode[0].regin_694_1# myCPU.register1.FNode[0].regin_694_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_694_1# 2 4
n myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].regin_695_0# GND 2 4
n myCPU.register1.FNode[0].Function.b_ myCPU.register1.FNode[0].regin_695_1# myCPU.register1.FNode[0].regin_695_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_695_1# 2 4
n myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].regin_696_0# GND 2 4
n out0 myCPU.register1.FNode[0].regin_696_1# myCPU.register1.FNode[0].regin_696_0# 2 4
n controlPath1 myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_696_1# 2 4
p myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].regin_697_0# Vdd 2 4
p out0 myCPU.register1.FNode[0].regin_697_1# myCPU.register1.FNode[0].regin_697_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_697_1# 2 4
p myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].regin_698_0# Vdd 2 4
p myCPU.register1.FNode[0].Function.b_ myCPU.register1.FNode[0].regin_698_1# myCPU.register1.FNode[0].regin_698_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_698_1# 2 4
p myCPU.register1.FNode[0].Function.a_ myCPU.register1.FNode[0].regin_699_0# Vdd 2 4
p out0 myCPU.register1.FNode[0].regin_699_1# myCPU.register1.FNode[0].regin_699_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_699_1# 2 4
p myCPU.register1.FNode[0].Function.a_ myCPU.register1.FNode[0].regin_700_0# Vdd 2 4
p myCPU.register1.FNode[0].Function.b_ myCPU.register1.FNode[0].regin_700_1# myCPU.register1.FNode[0].regin_700_0# 2 4
p controlPath1 myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].regin_700_1# 2 4
p myCPU.register1.FNode[1].FReg.reg_ reg11 Vdd 2 4
n myCPU.register1.FNode[1].FReg.reg_ reg11 GND 2 4
n myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].FReg.reg__703_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.reg__703_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[1].FReg.reg__704_0# GND 2 4
n out1 myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.reg__704_0# 2 4
p myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].FReg.reg__705_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.reg__705_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[1].FReg.reg__706_0# Vdd 2 4
p out1 myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.reg__706_0# 2 4
n myCPU.register1.br out1_707_0# GND 2 4
n myCPU.register1.FNode[1].FReg.reg_ out1 out1_707_0# 2 4
p myCPU.register1.br_ out1_708_0# Vdd 2 4
p myCPU.register1.FNode[1].FReg.reg_ out1 out1_708_0# 2 4
n phi1 myCPU.register1.FNode[1].regout_709_0# GND 2 4
n myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].regout_709_0# 2 4
p phi1_ myCPU.register1.FNode[1].regout_710_0# Vdd 2 4
p myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].regout_710_0# 2 4
n myCPU.register1.z[1] myCPU.register1.FNode[1].FReg.zout__711_0# GND 2 4
n myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.zout_ myCPU.register1.FNode[1].FReg.zout__711_0# 2 4
p myCPU.register1.z[1] myCPU.register1.FNode[1].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[1].FReg.zout_ myCPU.register1.z[2] GND 2 4
p myCPU.register1.FNode[1].FReg.zout_ myCPU.register1.z[2] Vdd 2 4
p myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].Function.a_ Vdd 2 4
n myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].Function.a_ GND 2 4
p out1 myCPU.register1.FNode[1].Function.b_ Vdd 2 4
n out1 myCPU.register1.FNode[1].Function.b_ GND 2 4
n myCPU.register1.FNode[1].Function.a_ myCPU.register1.FNode[1].regin_720_0# GND 2 4
n myCPU.register1.FNode[1].Function.b_ myCPU.register1.FNode[1].regin_720_1# myCPU.register1.FNode[1].regin_720_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_720_1# 2 4
n myCPU.register1.FNode[1].Function.a_ myCPU.register1.FNode[1].regin_721_0# GND 2 4
n out1 myCPU.register1.FNode[1].regin_721_1# myCPU.register1.FNode[1].regin_721_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_721_1# 2 4
n myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].regin_722_0# GND 2 4
n myCPU.register1.FNode[1].Function.b_ myCPU.register1.FNode[1].regin_722_1# myCPU.register1.FNode[1].regin_722_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_722_1# 2 4
n myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].regin_723_0# GND 2 4
n out1 myCPU.register1.FNode[1].regin_723_1# myCPU.register1.FNode[1].regin_723_0# 2 4
n controlPath1 myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_723_1# 2 4
p myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].regin_724_0# Vdd 2 4
p out1 myCPU.register1.FNode[1].regin_724_1# myCPU.register1.FNode[1].regin_724_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_724_1# 2 4
p myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].regin_725_0# Vdd 2 4
p myCPU.register1.FNode[1].Function.b_ myCPU.register1.FNode[1].regin_725_1# myCPU.register1.FNode[1].regin_725_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_725_1# 2 4
p myCPU.register1.FNode[1].Function.a_ myCPU.register1.FNode[1].regin_726_0# Vdd 2 4
p out1 myCPU.register1.FNode[1].regin_726_1# myCPU.register1.FNode[1].regin_726_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_726_1# 2 4
p myCPU.register1.FNode[1].Function.a_ myCPU.register1.FNode[1].regin_727_0# Vdd 2 4
p myCPU.register1.FNode[1].Function.b_ myCPU.register1.FNode[1].regin_727_1# myCPU.register1.FNode[1].regin_727_0# 2 4
p controlPath1 myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].regin_727_1# 2 4
p myCPU.register1.FNode[2].FReg.reg_ reg12 Vdd 2 4
n myCPU.register1.FNode[2].FReg.reg_ reg12 GND 2 4
n myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].FReg.reg__730_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.reg__730_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[2].FReg.reg__731_0# GND 2 4
n out2 myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.reg__731_0# 2 4
p myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].FReg.reg__732_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.reg__732_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[2].FReg.reg__733_0# Vdd 2 4
p out2 myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.reg__733_0# 2 4
n myCPU.register1.br out2_734_0# GND 2 4
n myCPU.register1.FNode[2].FReg.reg_ out2 out2_734_0# 2 4
p myCPU.register1.br_ out2_735_0# Vdd 2 4
p myCPU.register1.FNode[2].FReg.reg_ out2 out2_735_0# 2 4
n phi1 myCPU.register1.FNode[2].regout_736_0# GND 2 4
n myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].regout_736_0# 2 4
p phi1_ myCPU.register1.FNode[2].regout_737_0# Vdd 2 4
p myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].regout_737_0# 2 4
n myCPU.register1.z[2] myCPU.register1.FNode[2].FReg.zout__738_0# GND 2 4
n myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.zout_ myCPU.register1.FNode[2].FReg.zout__738_0# 2 4
p myCPU.register1.z[2] myCPU.register1.FNode[2].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[2].FReg.zout_ myCPU.register1.z[3] GND 2 4
p myCPU.register1.FNode[2].FReg.zout_ myCPU.register1.z[3] Vdd 2 4
p myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].Function.a_ Vdd 2 4
n myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].Function.a_ GND 2 4
p out2 myCPU.register1.FNode[2].Function.b_ Vdd 2 4
n out2 myCPU.register1.FNode[2].Function.b_ GND 2 4
n myCPU.register1.FNode[2].Function.a_ myCPU.register1.FNode[2].regin_747_0# GND 2 4
n myCPU.register1.FNode[2].Function.b_ myCPU.register1.FNode[2].regin_747_1# myCPU.register1.FNode[2].regin_747_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_747_1# 2 4
n myCPU.register1.FNode[2].Function.a_ myCPU.register1.FNode[2].regin_748_0# GND 2 4
n out2 myCPU.register1.FNode[2].regin_748_1# myCPU.register1.FNode[2].regin_748_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_748_1# 2 4
n myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].regin_749_0# GND 2 4
n myCPU.register1.FNode[2].Function.b_ myCPU.register1.FNode[2].regin_749_1# myCPU.register1.FNode[2].regin_749_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_749_1# 2 4
n myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].regin_750_0# GND 2 4
n out2 myCPU.register1.FNode[2].regin_750_1# myCPU.register1.FNode[2].regin_750_0# 2 4
n controlPath1 myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_750_1# 2 4
p myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].regin_751_0# Vdd 2 4
p out2 myCPU.register1.FNode[2].regin_751_1# myCPU.register1.FNode[2].regin_751_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_751_1# 2 4
p myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].regin_752_0# Vdd 2 4
p myCPU.register1.FNode[2].Function.b_ myCPU.register1.FNode[2].regin_752_1# myCPU.register1.FNode[2].regin_752_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_752_1# 2 4
p myCPU.register1.FNode[2].Function.a_ myCPU.register1.FNode[2].regin_753_0# Vdd 2 4
p out2 myCPU.register1.FNode[2].regin_753_1# myCPU.register1.FNode[2].regin_753_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_753_1# 2 4
p myCPU.register1.FNode[2].Function.a_ myCPU.register1.FNode[2].regin_754_0# Vdd 2 4
p myCPU.register1.FNode[2].Function.b_ myCPU.register1.FNode[2].regin_754_1# myCPU.register1.FNode[2].regin_754_0# 2 4
p controlPath1 myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].regin_754_1# 2 4
p myCPU.register1.FNode[3].FReg.reg_ reg13 Vdd 2 4
n myCPU.register1.FNode[3].FReg.reg_ reg13 GND 2 4
n myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].FReg.reg__757_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.reg__757_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[3].FReg.reg__758_0# GND 2 4
n out3 myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.reg__758_0# 2 4
p myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].FReg.reg__759_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.reg__759_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[3].FReg.reg__760_0# Vdd 2 4
p out3 myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.reg__760_0# 2 4
n myCPU.register1.br out3_761_0# GND 2 4
n myCPU.register1.FNode[3].FReg.reg_ out3 out3_761_0# 2 4
p myCPU.register1.br_ out3_762_0# Vdd 2 4
p myCPU.register1.FNode[3].FReg.reg_ out3 out3_762_0# 2 4
n phi1 myCPU.register1.FNode[3].regout_763_0# GND 2 4
n myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].regout_763_0# 2 4
p phi1_ myCPU.register1.FNode[3].regout_764_0# Vdd 2 4
p myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].regout_764_0# 2 4
n myCPU.register1.z[3] myCPU.register1.FNode[3].FReg.zout__765_0# GND 2 4
n myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.zout_ myCPU.register1.FNode[3].FReg.zout__765_0# 2 4
p myCPU.register1.z[3] myCPU.register1.FNode[3].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[3].FReg.zout_ myCPU.register1.z[4] GND 2 4
p myCPU.register1.FNode[3].FReg.zout_ myCPU.register1.z[4] Vdd 2 4
p myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].Function.a_ Vdd 2 4
n myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].Function.a_ GND 2 4
p out3 myCPU.register1.FNode[3].Function.b_ Vdd 2 4
n out3 myCPU.register1.FNode[3].Function.b_ GND 2 4
n myCPU.register1.FNode[3].Function.a_ myCPU.register1.FNode[3].regin_774_0# GND 2 4
n myCPU.register1.FNode[3].Function.b_ myCPU.register1.FNode[3].regin_774_1# myCPU.register1.FNode[3].regin_774_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_774_1# 2 4
n myCPU.register1.FNode[3].Function.a_ myCPU.register1.FNode[3].regin_775_0# GND 2 4
n out3 myCPU.register1.FNode[3].regin_775_1# myCPU.register1.FNode[3].regin_775_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_775_1# 2 4
n myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].regin_776_0# GND 2 4
n myCPU.register1.FNode[3].Function.b_ myCPU.register1.FNode[3].regin_776_1# myCPU.register1.FNode[3].regin_776_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_776_1# 2 4
n myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].regin_777_0# GND 2 4
n out3 myCPU.register1.FNode[3].regin_777_1# myCPU.register1.FNode[3].regin_777_0# 2 4
n controlPath1 myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_777_1# 2 4
p myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].regin_778_0# Vdd 2 4
p out3 myCPU.register1.FNode[3].regin_778_1# myCPU.register1.FNode[3].regin_778_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_778_1# 2 4
p myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].regin_779_0# Vdd 2 4
p myCPU.register1.FNode[3].Function.b_ myCPU.register1.FNode[3].regin_779_1# myCPU.register1.FNode[3].regin_779_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_779_1# 2 4
p myCPU.register1.FNode[3].Function.a_ myCPU.register1.FNode[3].regin_780_0# Vdd 2 4
p out3 myCPU.register1.FNode[3].regin_780_1# myCPU.register1.FNode[3].regin_780_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_780_1# 2 4
p myCPU.register1.FNode[3].Function.a_ myCPU.register1.FNode[3].regin_781_0# Vdd 2 4
p myCPU.register1.FNode[3].Function.b_ myCPU.register1.FNode[3].regin_781_1# myCPU.register1.FNode[3].regin_781_0# 2 4
p controlPath1 myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].regin_781_1# 2 4
p myCPU.register1.FNode[4].FReg.reg_ reg14 Vdd 2 4
n myCPU.register1.FNode[4].FReg.reg_ reg14 GND 2 4
n myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].FReg.reg__784_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.reg__784_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[4].FReg.reg__785_0# GND 2 4
n out4 myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.reg__785_0# 2 4
p myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].FReg.reg__786_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.reg__786_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[4].FReg.reg__787_0# Vdd 2 4
p out4 myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.reg__787_0# 2 4
n myCPU.register1.br out4_788_0# GND 2 4
n myCPU.register1.FNode[4].FReg.reg_ out4 out4_788_0# 2 4
p myCPU.register1.br_ out4_789_0# Vdd 2 4
p myCPU.register1.FNode[4].FReg.reg_ out4 out4_789_0# 2 4
n phi1 myCPU.register1.FNode[4].regout_790_0# GND 2 4
n myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].regout_790_0# 2 4
p phi1_ myCPU.register1.FNode[4].regout_791_0# Vdd 2 4
p myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].regout_791_0# 2 4
n myCPU.register1.z[4] myCPU.register1.FNode[4].FReg.zout__792_0# GND 2 4
n myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.zout_ myCPU.register1.FNode[4].FReg.zout__792_0# 2 4
p myCPU.register1.z[4] myCPU.register1.FNode[4].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[4].FReg.zout_ myCPU.register1.z[5] GND 2 4
p myCPU.register1.FNode[4].FReg.zout_ myCPU.register1.z[5] Vdd 2 4
p myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].Function.a_ Vdd 2 4
n myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].Function.a_ GND 2 4
p out4 myCPU.register1.FNode[4].Function.b_ Vdd 2 4
n out4 myCPU.register1.FNode[4].Function.b_ GND 2 4
n myCPU.register1.FNode[4].Function.a_ myCPU.register1.FNode[4].regin_801_0# GND 2 4
n myCPU.register1.FNode[4].Function.b_ myCPU.register1.FNode[4].regin_801_1# myCPU.register1.FNode[4].regin_801_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_801_1# 2 4
n myCPU.register1.FNode[4].Function.a_ myCPU.register1.FNode[4].regin_802_0# GND 2 4
n out4 myCPU.register1.FNode[4].regin_802_1# myCPU.register1.FNode[4].regin_802_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_802_1# 2 4
n myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].regin_803_0# GND 2 4
n myCPU.register1.FNode[4].Function.b_ myCPU.register1.FNode[4].regin_803_1# myCPU.register1.FNode[4].regin_803_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_803_1# 2 4
n myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].regin_804_0# GND 2 4
n out4 myCPU.register1.FNode[4].regin_804_1# myCPU.register1.FNode[4].regin_804_0# 2 4
n controlPath1 myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_804_1# 2 4
p myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].regin_805_0# Vdd 2 4
p out4 myCPU.register1.FNode[4].regin_805_1# myCPU.register1.FNode[4].regin_805_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_805_1# 2 4
p myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].regin_806_0# Vdd 2 4
p myCPU.register1.FNode[4].Function.b_ myCPU.register1.FNode[4].regin_806_1# myCPU.register1.FNode[4].regin_806_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_806_1# 2 4
p myCPU.register1.FNode[4].Function.a_ myCPU.register1.FNode[4].regin_807_0# Vdd 2 4
p out4 myCPU.register1.FNode[4].regin_807_1# myCPU.register1.FNode[4].regin_807_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_807_1# 2 4
p myCPU.register1.FNode[4].Function.a_ myCPU.register1.FNode[4].regin_808_0# Vdd 2 4
p myCPU.register1.FNode[4].Function.b_ myCPU.register1.FNode[4].regin_808_1# myCPU.register1.FNode[4].regin_808_0# 2 4
p controlPath1 myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].regin_808_1# 2 4
p myCPU.register1.FNode[5].FReg.reg_ reg15 Vdd 2 4
n myCPU.register1.FNode[5].FReg.reg_ reg15 GND 2 4
n myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].FReg.reg__811_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.reg__811_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[5].FReg.reg__812_0# GND 2 4
n out5 myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.reg__812_0# 2 4
p myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].FReg.reg__813_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.reg__813_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[5].FReg.reg__814_0# Vdd 2 4
p out5 myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.reg__814_0# 2 4
n myCPU.register1.br out5_815_0# GND 2 4
n myCPU.register1.FNode[5].FReg.reg_ out5 out5_815_0# 2 4
p myCPU.register1.br_ out5_816_0# Vdd 2 4
p myCPU.register1.FNode[5].FReg.reg_ out5 out5_816_0# 2 4
n phi1 myCPU.register1.FNode[5].regout_817_0# GND 2 4
n myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].regout_817_0# 2 4
p phi1_ myCPU.register1.FNode[5].regout_818_0# Vdd 2 4
p myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].regout_818_0# 2 4
n myCPU.register1.z[5] myCPU.register1.FNode[5].FReg.zout__819_0# GND 2 4
n myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.zout_ myCPU.register1.FNode[5].FReg.zout__819_0# 2 4
p myCPU.register1.z[5] myCPU.register1.FNode[5].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[5].FReg.zout_ myCPU.register1.z[6] GND 2 4
p myCPU.register1.FNode[5].FReg.zout_ myCPU.register1.z[6] Vdd 2 4
p myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].Function.a_ Vdd 2 4
n myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].Function.a_ GND 2 4
p out5 myCPU.register1.FNode[5].Function.b_ Vdd 2 4
n out5 myCPU.register1.FNode[5].Function.b_ GND 2 4
n myCPU.register1.FNode[5].Function.a_ myCPU.register1.FNode[5].regin_828_0# GND 2 4
n myCPU.register1.FNode[5].Function.b_ myCPU.register1.FNode[5].regin_828_1# myCPU.register1.FNode[5].regin_828_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_828_1# 2 4
n myCPU.register1.FNode[5].Function.a_ myCPU.register1.FNode[5].regin_829_0# GND 2 4
n out5 myCPU.register1.FNode[5].regin_829_1# myCPU.register1.FNode[5].regin_829_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_829_1# 2 4
n myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].regin_830_0# GND 2 4
n myCPU.register1.FNode[5].Function.b_ myCPU.register1.FNode[5].regin_830_1# myCPU.register1.FNode[5].regin_830_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_830_1# 2 4
n myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].regin_831_0# GND 2 4
n out5 myCPU.register1.FNode[5].regin_831_1# myCPU.register1.FNode[5].regin_831_0# 2 4
n controlPath1 myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_831_1# 2 4
p myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].regin_832_0# Vdd 2 4
p out5 myCPU.register1.FNode[5].regin_832_1# myCPU.register1.FNode[5].regin_832_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_832_1# 2 4
p myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].regin_833_0# Vdd 2 4
p myCPU.register1.FNode[5].Function.b_ myCPU.register1.FNode[5].regin_833_1# myCPU.register1.FNode[5].regin_833_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_833_1# 2 4
p myCPU.register1.FNode[5].Function.a_ myCPU.register1.FNode[5].regin_834_0# Vdd 2 4
p out5 myCPU.register1.FNode[5].regin_834_1# myCPU.register1.FNode[5].regin_834_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_834_1# 2 4
p myCPU.register1.FNode[5].Function.a_ myCPU.register1.FNode[5].regin_835_0# Vdd 2 4
p myCPU.register1.FNode[5].Function.b_ myCPU.register1.FNode[5].regin_835_1# myCPU.register1.FNode[5].regin_835_0# 2 4
p controlPath1 myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].regin_835_1# 2 4
p myCPU.register1.FNode[6].FReg.reg_ reg16 Vdd 2 4
n myCPU.register1.FNode[6].FReg.reg_ reg16 GND 2 4
n myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].FReg.reg__838_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.reg__838_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[6].FReg.reg__839_0# GND 2 4
n out6 myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.reg__839_0# 2 4
p myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].FReg.reg__840_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.reg__840_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[6].FReg.reg__841_0# Vdd 2 4
p out6 myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.reg__841_0# 2 4
n myCPU.register1.br out6_842_0# GND 2 4
n myCPU.register1.FNode[6].FReg.reg_ out6 out6_842_0# 2 4
p myCPU.register1.br_ out6_843_0# Vdd 2 4
p myCPU.register1.FNode[6].FReg.reg_ out6 out6_843_0# 2 4
n phi1 myCPU.register1.FNode[6].regout_844_0# GND 2 4
n myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].regout_844_0# 2 4
p phi1_ myCPU.register1.FNode[6].regout_845_0# Vdd 2 4
p myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].regout_845_0# 2 4
n myCPU.register1.z[6] myCPU.register1.FNode[6].FReg.zout__846_0# GND 2 4
n myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.zout_ myCPU.register1.FNode[6].FReg.zout__846_0# 2 4
p myCPU.register1.z[6] myCPU.register1.FNode[6].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[6].FReg.zout_ myCPU.register1.z[7] GND 2 4
p myCPU.register1.FNode[6].FReg.zout_ myCPU.register1.z[7] Vdd 2 4
p myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].Function.a_ Vdd 2 4
n myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].Function.a_ GND 2 4
p out6 myCPU.register1.FNode[6].Function.b_ Vdd 2 4
n out6 myCPU.register1.FNode[6].Function.b_ GND 2 4
n myCPU.register1.FNode[6].Function.a_ myCPU.register1.FNode[6].regin_855_0# GND 2 4
n myCPU.register1.FNode[6].Function.b_ myCPU.register1.FNode[6].regin_855_1# myCPU.register1.FNode[6].regin_855_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_855_1# 2 4
n myCPU.register1.FNode[6].Function.a_ myCPU.register1.FNode[6].regin_856_0# GND 2 4
n out6 myCPU.register1.FNode[6].regin_856_1# myCPU.register1.FNode[6].regin_856_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_856_1# 2 4
n myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].regin_857_0# GND 2 4
n myCPU.register1.FNode[6].Function.b_ myCPU.register1.FNode[6].regin_857_1# myCPU.register1.FNode[6].regin_857_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_857_1# 2 4
n myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].regin_858_0# GND 2 4
n out6 myCPU.register1.FNode[6].regin_858_1# myCPU.register1.FNode[6].regin_858_0# 2 4
n controlPath1 myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_858_1# 2 4
p myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].regin_859_0# Vdd 2 4
p out6 myCPU.register1.FNode[6].regin_859_1# myCPU.register1.FNode[6].regin_859_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_859_1# 2 4
p myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].regin_860_0# Vdd 2 4
p myCPU.register1.FNode[6].Function.b_ myCPU.register1.FNode[6].regin_860_1# myCPU.register1.FNode[6].regin_860_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_860_1# 2 4
p myCPU.register1.FNode[6].Function.a_ myCPU.register1.FNode[6].regin_861_0# Vdd 2 4
p out6 myCPU.register1.FNode[6].regin_861_1# myCPU.register1.FNode[6].regin_861_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_861_1# 2 4
p myCPU.register1.FNode[6].Function.a_ myCPU.register1.FNode[6].regin_862_0# Vdd 2 4
p myCPU.register1.FNode[6].Function.b_ myCPU.register1.FNode[6].regin_862_1# myCPU.register1.FNode[6].regin_862_0# 2 4
p controlPath1 myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].regin_862_1# 2 4
p myCPU.register1.FNode[7].FReg.reg_ reg17 Vdd 2 4
n myCPU.register1.FNode[7].FReg.reg_ reg17 GND 2 4
n myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].FReg.reg__865_0# GND 2 4
n myCPU.register1.fw myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.reg__865_0# 2 4
n myCPU.register1.bw myCPU.register1.FNode[7].FReg.reg__866_0# GND 2 4
n out7 myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.reg__866_0# 2 4
p myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].FReg.reg__867_0# Vdd 2 4
p myCPU.register1.fw_ myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.reg__867_0# 2 4
p myCPU.register1.bw_ myCPU.register1.FNode[7].FReg.reg__868_0# Vdd 2 4
p out7 myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.reg__868_0# 2 4
n myCPU.register1.br out7_869_0# GND 2 4
n myCPU.register1.FNode[7].FReg.reg_ out7 out7_869_0# 2 4
p myCPU.register1.br_ out7_870_0# Vdd 2 4
p myCPU.register1.FNode[7].FReg.reg_ out7 out7_870_0# 2 4
n phi1 myCPU.register1.FNode[7].regout_871_0# GND 2 4
n myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].regout_871_0# 2 4
p phi1_ myCPU.register1.FNode[7].regout_872_0# Vdd 2 4
p myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].regout_872_0# 2 4
n myCPU.register1.z[7] myCPU.register1.FNode[7].FReg.zout__873_0# GND 2 4
n myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.zout_ myCPU.register1.FNode[7].FReg.zout__873_0# 2 4
p myCPU.register1.z[7] myCPU.register1.FNode[7].FReg.zout_ Vdd 2 4
p myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.zout_ Vdd 2 4
n myCPU.register1.FNode[7].FReg.zout_ logicalAccumulatorIs0 GND 2 4
p myCPU.register1.FNode[7].FReg.zout_ logicalAccumulatorIs0 Vdd 2 4
p myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].Function.a_ Vdd 2 4
n myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].Function.a_ GND 2 4
p out7 myCPU.register1.FNode[7].Function.b_ Vdd 2 4
n out7 myCPU.register1.FNode[7].Function.b_ GND 2 4
n myCPU.register1.FNode[7].Function.a_ myCPU.register1.FNode[7].regin_882_0# GND 2 4
n myCPU.register1.FNode[7].Function.b_ myCPU.register1.FNode[7].regin_882_1# myCPU.register1.FNode[7].regin_882_0# 2 4
n ALWAYSHIGH myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_882_1# 2 4
n myCPU.register1.FNode[7].Function.a_ myCPU.register1.FNode[7].regin_883_0# GND 2 4
n out7 myCPU.register1.FNode[7].regin_883_1# myCPU.register1.FNode[7].regin_883_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_883_1# 2 4
n myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].regin_884_0# GND 2 4
n myCPU.register1.FNode[7].Function.b_ myCPU.register1.FNode[7].regin_884_1# myCPU.register1.FNode[7].regin_884_0# 2 4
n myCPU.register1.g1_ myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_884_1# 2 4
n myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].regin_885_0# GND 2 4
n out7 myCPU.register1.FNode[7].regin_885_1# myCPU.register1.FNode[7].regin_885_0# 2 4
n controlPath1 myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_885_1# 2 4
p myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].regin_886_0# Vdd 2 4
p out7 myCPU.register1.FNode[7].regin_886_1# myCPU.register1.FNode[7].regin_886_0# 2 4
p ALWAYSHIGH myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_886_1# 2 4
p myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].regin_887_0# Vdd 2 4
p myCPU.register1.FNode[7].Function.b_ myCPU.register1.FNode[7].regin_887_1# myCPU.register1.FNode[7].regin_887_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_887_1# 2 4
p myCPU.register1.FNode[7].Function.a_ myCPU.register1.FNode[7].regin_888_0# Vdd 2 4
p out7 myCPU.register1.FNode[7].regin_888_1# myCPU.register1.FNode[7].regin_888_0# 2 4
p myCPU.register1.g1_ myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_888_1# 2 4
p myCPU.register1.FNode[7].Function.a_ myCPU.register1.FNode[7].regin_889_0# Vdd 2 4
p myCPU.register1.FNode[7].Function.b_ myCPU.register1.FNode[7].regin_889_1# myCPU.register1.FNode[7].regin_889_0# 2 4
p controlPath1 myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].regin_889_1# 2 4
p controlPath1 myCPU.register1.g1__890_0# Vdd 2 4
p controlPath0 myCPU.register1.g1_ myCPU.register1.g1__890_0# 2 4
n controlPath1 myCPU.register1.g1_ GND 2 4
n controlPath0 myCPU.register1.g1_ GND 2 4
n phi0 myCPU.register1.fw__893_0# GND 2 4
n LogicalInstruction myCPU.register1.fw_ myCPU.register1.fw__893_0# 2 4
p phi0 myCPU.register1.fw_ Vdd 2 4
p LogicalInstruction myCPU.register1.fw_ Vdd 2 4
n myCPU.register1.fw_ myCPU.register1.fw GND 2 4
p myCPU.register1.fw_ myCPU.register1.fw Vdd 2 4
n phi0 myCPU.register1.bw__898_0# GND 2 4
n simpleWrite myCPU.register1.bw__898_1# myCPU.register1.bw__898_0# 2 4
n Register1Write myCPU.register1.bw_ myCPU.register1.bw__898_1# 2 4
p phi0 myCPU.register1.bw_ Vdd 2 4
p simpleWrite myCPU.register1.bw_ Vdd 2 4
p Register1Write myCPU.register1.bw_ Vdd 2 4
n myCPU.register1.bw_ myCPU.register1.bw GND 2 4
p myCPU.register1.bw_ myCPU.register1.bw Vdd 2 4
n phi1 myCPU.register1.br__904_0# GND 2 4
n simpleRead myCPU.register1.br__904_1# myCPU.register1.br__904_0# 2 4
n Register1Read myCPU.register1.br_ myCPU.register1.br__904_1# 2 4
p phi1 myCPU.register1.br_ Vdd 2 4
p simpleRead myCPU.register1.br_ Vdd 2 4
p Register1Read myCPU.register1.br_ Vdd 2 4
n myCPU.register1.br_ myCPU.register1.br GND 2 4
p myCPU.register1.br_ myCPU.register1.br Vdd 2 4
p myCPU.register7.reg[0].latchedBit_ reg70 Vdd 2 4
n myCPU.register7.reg[0].latchedBit_ reg70 GND 2 4
n myCPU.reg7w myCPU.register7.reg[0].latchedBit__912_0# GND 2 4
n out0 myCPU.register7.reg[0].latchedBit_ myCPU.register7.reg[0].latchedBit__912_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[0].latchedBit__913_0# Vdd 2 4
p out0 myCPU.register7.reg[0].latchedBit_ myCPU.register7.reg[0].latchedBit__913_0# 2 4
n myCPU.reg7r out0_914_0# GND 2 4
n myCPU.register7.reg[0].latchedBit_ out0 out0_914_0# 2 4
p myCPU.reg7r_ out0_915_0# Vdd 2 4
p myCPU.register7.reg[0].latchedBit_ out0 out0_915_0# 2 4
p myCPU.register7.reg[1].latchedBit_ reg71 Vdd 2 4
n myCPU.register7.reg[1].latchedBit_ reg71 GND 2 4
n myCPU.reg7w myCPU.register7.reg[1].latchedBit__918_0# GND 2 4
n out1 myCPU.register7.reg[1].latchedBit_ myCPU.register7.reg[1].latchedBit__918_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[1].latchedBit__919_0# Vdd 2 4
p out1 myCPU.register7.reg[1].latchedBit_ myCPU.register7.reg[1].latchedBit__919_0# 2 4
n myCPU.reg7r out1_920_0# GND 2 4
n myCPU.register7.reg[1].latchedBit_ out1 out1_920_0# 2 4
p myCPU.reg7r_ out1_921_0# Vdd 2 4
p myCPU.register7.reg[1].latchedBit_ out1 out1_921_0# 2 4
p myCPU.register7.reg[2].latchedBit_ reg72 Vdd 2 4
n myCPU.register7.reg[2].latchedBit_ reg72 GND 2 4
n myCPU.reg7w myCPU.register7.reg[2].latchedBit__924_0# GND 2 4
n out2 myCPU.register7.reg[2].latchedBit_ myCPU.register7.reg[2].latchedBit__924_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[2].latchedBit__925_0# Vdd 2 4
p out2 myCPU.register7.reg[2].latchedBit_ myCPU.register7.reg[2].latchedBit__925_0# 2 4
n myCPU.reg7r out2_926_0# GND 2 4
n myCPU.register7.reg[2].latchedBit_ out2 out2_926_0# 2 4
p myCPU.reg7r_ out2_927_0# Vdd 2 4
p myCPU.register7.reg[2].latchedBit_ out2 out2_927_0# 2 4
p myCPU.register7.reg[3].latchedBit_ reg73 Vdd 2 4
n myCPU.register7.reg[3].latchedBit_ reg73 GND 2 4
n myCPU.reg7w myCPU.register7.reg[3].latchedBit__930_0# GND 2 4
n out3 myCPU.register7.reg[3].latchedBit_ myCPU.register7.reg[3].latchedBit__930_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[3].latchedBit__931_0# Vdd 2 4
p out3 myCPU.register7.reg[3].latchedBit_ myCPU.register7.reg[3].latchedBit__931_0# 2 4
n myCPU.reg7r out3_932_0# GND 2 4
n myCPU.register7.reg[3].latchedBit_ out3 out3_932_0# 2 4
p myCPU.reg7r_ out3_933_0# Vdd 2 4
p myCPU.register7.reg[3].latchedBit_ out3 out3_933_0# 2 4
p myCPU.register7.reg[4].latchedBit_ reg74 Vdd 2 4
n myCPU.register7.reg[4].latchedBit_ reg74 GND 2 4
n myCPU.reg7w myCPU.register7.reg[4].latchedBit__936_0# GND 2 4
n out4 myCPU.register7.reg[4].latchedBit_ myCPU.register7.reg[4].latchedBit__936_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[4].latchedBit__937_0# Vdd 2 4
p out4 myCPU.register7.reg[4].latchedBit_ myCPU.register7.reg[4].latchedBit__937_0# 2 4
n myCPU.reg7r out4_938_0# GND 2 4
n myCPU.register7.reg[4].latchedBit_ out4 out4_938_0# 2 4
p myCPU.reg7r_ out4_939_0# Vdd 2 4
p myCPU.register7.reg[4].latchedBit_ out4 out4_939_0# 2 4
p myCPU.register7.reg[5].latchedBit_ reg75 Vdd 2 4
n myCPU.register7.reg[5].latchedBit_ reg75 GND 2 4
n myCPU.reg7w myCPU.register7.reg[5].latchedBit__942_0# GND 2 4
n out5 myCPU.register7.reg[5].latchedBit_ myCPU.register7.reg[5].latchedBit__942_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[5].latchedBit__943_0# Vdd 2 4
p out5 myCPU.register7.reg[5].latchedBit_ myCPU.register7.reg[5].latchedBit__943_0# 2 4
n myCPU.reg7r out5_944_0# GND 2 4
n myCPU.register7.reg[5].latchedBit_ out5 out5_944_0# 2 4
p myCPU.reg7r_ out5_945_0# Vdd 2 4
p myCPU.register7.reg[5].latchedBit_ out5 out5_945_0# 2 4
p myCPU.register7.reg[6].latchedBit_ reg76 Vdd 2 4
n myCPU.register7.reg[6].latchedBit_ reg76 GND 2 4
n myCPU.reg7w myCPU.register7.reg[6].latchedBit__948_0# GND 2 4
n out6 myCPU.register7.reg[6].latchedBit_ myCPU.register7.reg[6].latchedBit__948_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[6].latchedBit__949_0# Vdd 2 4
p out6 myCPU.register7.reg[6].latchedBit_ myCPU.register7.reg[6].latchedBit__949_0# 2 4
n myCPU.reg7r out6_950_0# GND 2 4
n myCPU.register7.reg[6].latchedBit_ out6 out6_950_0# 2 4
p myCPU.reg7r_ out6_951_0# Vdd 2 4
p myCPU.register7.reg[6].latchedBit_ out6 out6_951_0# 2 4
p myCPU.register7.reg[7].latchedBit_ reg77 Vdd 2 4
n myCPU.register7.reg[7].latchedBit_ reg77 GND 2 4
n myCPU.reg7w myCPU.register7.reg[7].latchedBit__954_0# GND 2 4
n out7 myCPU.register7.reg[7].latchedBit_ myCPU.register7.reg[7].latchedBit__954_0# 2 4
p myCPU.reg7w_ myCPU.register7.reg[7].latchedBit__955_0# Vdd 2 4
p out7 myCPU.register7.reg[7].latchedBit_ myCPU.register7.reg[7].latchedBit__955_0# 2 4
n myCPU.reg7r out7_956_0# GND 2 4
n myCPU.register7.reg[7].latchedBit_ out7 out7_956_0# 2 4
p myCPU.reg7r_ out7_957_0# Vdd 2 4
p myCPU.register7.reg[7].latchedBit_ out7 out7_957_0# 2 4
n phi0 myCPU.reg6w__958_0# GND 2 4
n simpleWrite myCPU.reg6w__958_1# myCPU.reg6w__958_0# 2 4
n Register6Write myCPU.reg6w_ myCPU.reg6w__958_1# 2 4
p phi0 myCPU.reg6w_ Vdd 2 4
p simpleWrite myCPU.reg6w_ Vdd 2 4
p Register6Write myCPU.reg6w_ Vdd 2 4
n myCPU.reg6w_ myCPU.reg6w GND 2 4
p myCPU.reg6w_ myCPU.reg6w Vdd 2 4
n phi1 myCPU.reg6r__964_0# GND 2 4
n simpleRead myCPU.reg6r__964_1# myCPU.reg6r__964_0# 2 4
n Register6Read myCPU.reg6r_ myCPU.reg6r__964_1# 2 4
p phi1 myCPU.reg6r_ Vdd 2 4
p simpleRead myCPU.reg6r_ Vdd 2 4
p Register6Read myCPU.reg6r_ Vdd 2 4
n myCPU.reg6r_ myCPU.reg6r GND 2 4
p myCPU.reg6r_ myCPU.reg6r Vdd 2 4
n phi0 myCPU.reg4w__970_0# GND 2 4
n simpleWrite myCPU.reg4w__970_1# myCPU.reg4w__970_0# 2 4
n Register4Write myCPU.reg4w_ myCPU.reg4w__970_1# 2 4
p phi0 myCPU.reg4w_ Vdd 2 4
p simpleWrite myCPU.reg4w_ Vdd 2 4
p Register4Write myCPU.reg4w_ Vdd 2 4
n myCPU.reg4w_ myCPU.reg4w GND 2 4
p myCPU.reg4w_ myCPU.reg4w Vdd 2 4
n phi1 myCPU.reg4r__976_0# GND 2 4
n simpleRead myCPU.reg4r__976_1# myCPU.reg4r__976_0# 2 4
n Register4Read myCPU.reg4r_ myCPU.reg4r__976_1# 2 4
p phi1 myCPU.reg4r_ Vdd 2 4
p simpleRead myCPU.reg4r_ Vdd 2 4
p Register4Read myCPU.reg4r_ Vdd 2 4
n myCPU.reg4r_ myCPU.reg4r GND 2 4
p myCPU.reg4r_ myCPU.reg4r Vdd 2 4
p myCPU.inputRead_ out0_982_0# Vdd 2 4
p myCPU.inputReg.ireg[0].bFOw_ out0 out0_982_0# 2 4
n myCPU.inputRead out0_983_0# GND 2 4
n myCPU.inputReg.ireg[0].bFOw_ out0 out0_983_0# 2 4
p in0 myCPU.inputReg.ireg[0].bFOw_ Vdd 2 4
n in0 myCPU.inputReg.ireg[0].bFOw_ GND 2 4
p myCPU.inputRead_ out1_986_0# Vdd 2 4
p myCPU.inputReg.ireg[1].bFOw_ out1 out1_986_0# 2 4
n myCPU.inputRead out1_987_0# GND 2 4
n myCPU.inputReg.ireg[1].bFOw_ out1 out1_987_0# 2 4
p in1 myCPU.inputReg.ireg[1].bFOw_ Vdd 2 4
n in1 myCPU.inputReg.ireg[1].bFOw_ GND 2 4
p myCPU.inputRead_ out2_990_0# Vdd 2 4
p myCPU.inputReg.ireg[2].bFOw_ out2 out2_990_0# 2 4
n myCPU.inputRead out2_991_0# GND 2 4
n myCPU.inputReg.ireg[2].bFOw_ out2 out2_991_0# 2 4
p in2 myCPU.inputReg.ireg[2].bFOw_ Vdd 2 4
n in2 myCPU.inputReg.ireg[2].bFOw_ GND 2 4
p myCPU.inputRead_ out3_994_0# Vdd 2 4
p myCPU.inputReg.ireg[3].bFOw_ out3 out3_994_0# 2 4
n myCPU.inputRead out3_995_0# GND 2 4
n myCPU.inputReg.ireg[3].bFOw_ out3 out3_995_0# 2 4
p in3 myCPU.inputReg.ireg[3].bFOw_ Vdd 2 4
n in3 myCPU.inputReg.ireg[3].bFOw_ GND 2 4
p myCPU.inputRead_ out4_998_0# Vdd 2 4
p myCPU.inputReg.ireg[4].bFOw_ out4 out4_998_0# 2 4
n myCPU.inputRead out4_999_0# GND 2 4
n myCPU.inputReg.ireg[4].bFOw_ out4 out4_999_0# 2 4
p in4 myCPU.inputReg.ireg[4].bFOw_ Vdd 2 4
n in4 myCPU.inputReg.ireg[4].bFOw_ GND 2 4
p myCPU.inputRead_ out5_1002_0# Vdd 2 4
p myCPU.inputReg.ireg[5].bFOw_ out5 out5_1002_0# 2 4
n myCPU.inputRead out5_1003_0# GND 2 4
n myCPU.inputReg.ireg[5].bFOw_ out5 out5_1003_0# 2 4
p in5 myCPU.inputReg.ireg[5].bFOw_ Vdd 2 4
n in5 myCPU.inputReg.ireg[5].bFOw_ GND 2 4
p myCPU.inputRead_ out6_1006_0# Vdd 2 4
p myCPU.inputReg.ireg[6].bFOw_ out6 out6_1006_0# 2 4
n myCPU.inputRead out6_1007_0# GND 2 4
n myCPU.inputReg.ireg[6].bFOw_ out6 out6_1007_0# 2 4
p in6 myCPU.inputReg.ireg[6].bFOw_ Vdd 2 4
n in6 myCPU.inputReg.ireg[6].bFOw_ GND 2 4
p myCPU.inputRead_ out7_1010_0# Vdd 2 4
p myCPU.inputReg.ireg[7].bFOw_ out7 out7_1010_0# 2 4
n myCPU.inputRead out7_1011_0# GND 2 4
n myCPU.inputReg.ireg[7].bFOw_ out7 out7_1011_0# 2 4
p in7 myCPU.inputReg.ireg[7].bFOw_ Vdd 2 4
n in7 myCPU.inputReg.ireg[7].bFOw_ GND 2 4
p myCPU.register5.reg[0].latchedBit_ reg50 Vdd 2 4
n myCPU.register5.reg[0].latchedBit_ reg50 GND 2 4
n myCPU.reg5w myCPU.register5.reg[0].latchedBit__1016_0# GND 2 4
n out0 myCPU.register5.reg[0].latchedBit_ myCPU.register5.reg[0].latchedBit__1016_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[0].latchedBit__1017_0# Vdd 2 4
p out0 myCPU.register5.reg[0].latchedBit_ myCPU.register5.reg[0].latchedBit__1017_0# 2 4
n myCPU.reg5r out0_1018_0# GND 2 4
n myCPU.register5.reg[0].latchedBit_ out0 out0_1018_0# 2 4
p myCPU.reg5r_ out0_1019_0# Vdd 2 4
p myCPU.register5.reg[0].latchedBit_ out0 out0_1019_0# 2 4
p myCPU.register5.reg[1].latchedBit_ reg51 Vdd 2 4
n myCPU.register5.reg[1].latchedBit_ reg51 GND 2 4
n myCPU.reg5w myCPU.register5.reg[1].latchedBit__1022_0# GND 2 4
n out1 myCPU.register5.reg[1].latchedBit_ myCPU.register5.reg[1].latchedBit__1022_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[1].latchedBit__1023_0# Vdd 2 4
p out1 myCPU.register5.reg[1].latchedBit_ myCPU.register5.reg[1].latchedBit__1023_0# 2 4
n myCPU.reg5r out1_1024_0# GND 2 4
n myCPU.register5.reg[1].latchedBit_ out1 out1_1024_0# 2 4
p myCPU.reg5r_ out1_1025_0# Vdd 2 4
p myCPU.register5.reg[1].latchedBit_ out1 out1_1025_0# 2 4
p myCPU.register5.reg[2].latchedBit_ reg52 Vdd 2 4
n myCPU.register5.reg[2].latchedBit_ reg52 GND 2 4
n myCPU.reg5w myCPU.register5.reg[2].latchedBit__1028_0# GND 2 4
n out2 myCPU.register5.reg[2].latchedBit_ myCPU.register5.reg[2].latchedBit__1028_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[2].latchedBit__1029_0# Vdd 2 4
p out2 myCPU.register5.reg[2].latchedBit_ myCPU.register5.reg[2].latchedBit__1029_0# 2 4
n myCPU.reg5r out2_1030_0# GND 2 4
n myCPU.register5.reg[2].latchedBit_ out2 out2_1030_0# 2 4
p myCPU.reg5r_ out2_1031_0# Vdd 2 4
p myCPU.register5.reg[2].latchedBit_ out2 out2_1031_0# 2 4
p myCPU.register5.reg[3].latchedBit_ reg53 Vdd 2 4
n myCPU.register5.reg[3].latchedBit_ reg53 GND 2 4
n myCPU.reg5w myCPU.register5.reg[3].latchedBit__1034_0# GND 2 4
n out3 myCPU.register5.reg[3].latchedBit_ myCPU.register5.reg[3].latchedBit__1034_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[3].latchedBit__1035_0# Vdd 2 4
p out3 myCPU.register5.reg[3].latchedBit_ myCPU.register5.reg[3].latchedBit__1035_0# 2 4
n myCPU.reg5r out3_1036_0# GND 2 4
n myCPU.register5.reg[3].latchedBit_ out3 out3_1036_0# 2 4
p myCPU.reg5r_ out3_1037_0# Vdd 2 4
p myCPU.register5.reg[3].latchedBit_ out3 out3_1037_0# 2 4
p myCPU.register5.reg[4].latchedBit_ reg54 Vdd 2 4
n myCPU.register5.reg[4].latchedBit_ reg54 GND 2 4
n myCPU.reg5w myCPU.register5.reg[4].latchedBit__1040_0# GND 2 4
n out4 myCPU.register5.reg[4].latchedBit_ myCPU.register5.reg[4].latchedBit__1040_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[4].latchedBit__1041_0# Vdd 2 4
p out4 myCPU.register5.reg[4].latchedBit_ myCPU.register5.reg[4].latchedBit__1041_0# 2 4
n myCPU.reg5r out4_1042_0# GND 2 4
n myCPU.register5.reg[4].latchedBit_ out4 out4_1042_0# 2 4
p myCPU.reg5r_ out4_1043_0# Vdd 2 4
p myCPU.register5.reg[4].latchedBit_ out4 out4_1043_0# 2 4
p myCPU.register5.reg[5].latchedBit_ reg55 Vdd 2 4
n myCPU.register5.reg[5].latchedBit_ reg55 GND 2 4
n myCPU.reg5w myCPU.register5.reg[5].latchedBit__1046_0# GND 2 4
n out5 myCPU.register5.reg[5].latchedBit_ myCPU.register5.reg[5].latchedBit__1046_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[5].latchedBit__1047_0# Vdd 2 4
p out5 myCPU.register5.reg[5].latchedBit_ myCPU.register5.reg[5].latchedBit__1047_0# 2 4
n myCPU.reg5r out5_1048_0# GND 2 4
n myCPU.register5.reg[5].latchedBit_ out5 out5_1048_0# 2 4
p myCPU.reg5r_ out5_1049_0# Vdd 2 4
p myCPU.register5.reg[5].latchedBit_ out5 out5_1049_0# 2 4
p myCPU.register5.reg[6].latchedBit_ reg56 Vdd 2 4
n myCPU.register5.reg[6].latchedBit_ reg56 GND 2 4
n myCPU.reg5w myCPU.register5.reg[6].latchedBit__1052_0# GND 2 4
n out6 myCPU.register5.reg[6].latchedBit_ myCPU.register5.reg[6].latchedBit__1052_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[6].latchedBit__1053_0# Vdd 2 4
p out6 myCPU.register5.reg[6].latchedBit_ myCPU.register5.reg[6].latchedBit__1053_0# 2 4
n myCPU.reg5r out6_1054_0# GND 2 4
n myCPU.register5.reg[6].latchedBit_ out6 out6_1054_0# 2 4
p myCPU.reg5r_ out6_1055_0# Vdd 2 4
p myCPU.register5.reg[6].latchedBit_ out6 out6_1055_0# 2 4
p myCPU.register5.reg[7].latchedBit_ reg57 Vdd 2 4
n myCPU.register5.reg[7].latchedBit_ reg57 GND 2 4
n myCPU.reg5w myCPU.register5.reg[7].latchedBit__1058_0# GND 2 4
n out7 myCPU.register5.reg[7].latchedBit_ myCPU.register5.reg[7].latchedBit__1058_0# 2 4
p myCPU.reg5w_ myCPU.register5.reg[7].latchedBit__1059_0# Vdd 2 4
p out7 myCPU.register5.reg[7].latchedBit_ myCPU.register5.reg[7].latchedBit__1059_0# 2 4
n myCPU.reg5r out7_1060_0# GND 2 4
n myCPU.register5.reg[7].latchedBit_ out7 out7_1060_0# 2 4
p myCPU.reg5r_ out7_1061_0# Vdd 2 4
p myCPU.register5.reg[7].latchedBit_ out7 out7_1061_0# 2 4
n phi0 myCPU.register0.wA__1062_0# GND 2 4
n ArithmeticInstruction myCPU.register0.wA_ myCPU.register0.wA__1062_0# 2 4
p phi0 myCPU.register0.wA_ Vdd 2 4
p ArithmeticInstruction myCPU.register0.wA_ Vdd 2 4
n myCPU.register0.wA_ myCPU.register0.wA GND 2 4
p myCPU.register0.wA_ myCPU.register0.wA Vdd 2 4
n phi0 myCPU.register0.wDP__1067_0# GND 2 4
n simpleWrite myCPU.register0.wDP__1067_1# myCPU.register0.wDP__1067_0# 2 4
n Register0Write myCPU.register0.wDP_ myCPU.register0.wDP__1067_1# 2 4
p phi0 myCPU.register0.wDP_ Vdd 2 4
p simpleWrite myCPU.register0.wDP_ Vdd 2 4
p Register0Write myCPU.register0.wDP_ Vdd 2 4
n myCPU.register0.wDP_ myCPU.register0.wDP GND 2 4
p myCPU.register0.wDP_ myCPU.register0.wDP Vdd 2 4
n phi1 myCPU.register0.rDP__1073_0# GND 2 4
n simpleRead myCPU.register0.rDP__1073_1# myCPU.register0.rDP__1073_0# 2 4
n Register0Read myCPU.register0.rDP_ myCPU.register0.rDP__1073_1# 2 4
p phi1 myCPU.register0.rDP_ Vdd 2 4
p simpleRead myCPU.register0.rDP_ Vdd 2 4
p Register0Read myCPU.register0.rDP_ Vdd 2 4
n myCPU.register0.rDP_ myCPU.register0.rDP GND 2 4
p myCPU.register0.rDP_ myCPU.register0.rDP Vdd 2 4
p myCPU.register0.lCo.latchedBit_ myCPU.register0.lCo.toFile Vdd 2 4
n myCPU.register0.lCo.latchedBit_ myCPU.register0.lCo.toFile GND 2 4
n myCPU.register0.wA myCPU.register0.lCo.latchedBit__1081_0# GND 2 4
n myCPU.register0.c[8] myCPU.register0.lCo.latchedBit_ myCPU.register0.lCo.latchedBit__1081_0# 2 4
p myCPU.register0.wA_ myCPU.register0.lCo.latchedBit__1082_0# Vdd 2 4
p myCPU.register0.c[8] myCPU.register0.lCo.latchedBit_ myCPU.register0.lCo.latchedBit__1082_0# 2 4
n phi1 latchedCarryOut_1083_0# GND 2 4
n myCPU.register0.lCo.latchedBit_ latchedCarryOut latchedCarryOut_1083_0# 2 4
p phi1_ latchedCarryOut_1084_0# Vdd 2 4
p myCPU.register0.lCo.latchedBit_ latchedCarryOut latchedCarryOut_1084_0# 2 4
p myCPU.register0.additiveAcc[0].aab.accumulated_ reg00 Vdd 2 4
n myCPU.register0.additiveAcc[0].aab.accumulated_ reg00 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[0].aab.accumulated__1087_0# GND 2 4
n out0 myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].aab.accumulated__1087_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[0].aab.accumulated__1088_0# GND 2 4
n myCPU.register0.additiveAcc[0].fromAdder myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].aab.accumulated__1088_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[0].aab.accumulated__1089_0# Vdd 2 4
p out0 myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].aab.accumulated__1089_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[0].aab.accumulated__1090_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].fromAdder myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].aab.accumulated__1090_0# 2 4
n myCPU.register0.rDP out0_1091_0# GND 2 4
n myCPU.register0.additiveAcc[0].aab.accumulated_ out0 out0_1091_0# 2 4
p myCPU.register0.rDP_ out0_1092_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].aab.accumulated_ out0 out0_1092_0# 2 4
n phi1 myCPU.register0.additiveAcc[0].toAdder_1093_0# GND 2 4
n myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].toAdder_1093_0# 2 4
p phi1_ myCPU.register0.additiveAcc[0].toAdder_1094_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].toAdder_1094_0# 2 4
n out0 myCPU.register0.additiveAcc[0].asb.b_ GND 2 4
p out0 myCPU.register0.additiveAcc[0].asb.b_ Vdd 2 4
n out0 myCPU.register0.additiveAcc[0].asb.opb_1097_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.opb_1097_0# 2 4
n myCPU.register0.additiveAcc[0].asb.b_ myCPU.register0.additiveAcc[0].asb.opb_1098_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.opb_1098_0# 2 4
p myCPU.register0.additiveAcc[0].asb.b_ myCPU.register0.additiveAcc[0].asb.opb_1099_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.opb_1099_0# 2 4
p out0 myCPU.register0.additiveAcc[0].asb.opb_1100_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.opb_1100_0# 2 4
p myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int1_1101_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int1_1101_0# 2 4
p controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int1_1102_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int1_1102_0# 2 4
p controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int1_1103_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int1_1103_0# 2 4
n myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int1_1104_0# GND 2 4
n myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int1_1104_0# 2 4
n controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int1_1105_0# GND 2 4
n myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int1_1105_0# 2 4
n controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int1_1106_0# GND 2 4
n myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int1_1106_0# 2 4
p myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.c[1] Vdd 2 4
n myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.c[1] GND 2 4
p controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int2_1109_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1109_0# 2 4
p myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int2_1110_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1110_0# 2 4
p myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int2_1111_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1111_0# 2 4
p myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int2_1112_0# Vdd 2 4
p myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int2_1112_1# myCPU.register0.additiveAcc[0].asb.Add.int2_1112_0# 2 4
p controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1112_1# 2 4
n controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int2_1113_0# GND 2 4
n myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1113_0# 2 4
n myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int2_1114_0# GND 2 4
n myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1114_0# 2 4
n myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int2_1115_0# GND 2 4
n myCPU.register0.additiveAcc[0].asb.Add.int1 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1115_0# 2 4
n myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.int2_1116_0# GND 2 4
n myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.int2_1116_1# myCPU.register0.additiveAcc[0].asb.Add.int2_1116_0# 2 4
n controlPath0 myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].asb.Add.int2_1116_1# 2 4
p myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[0].asb.Add.int2 myCPU.register0.additiveAcc[0].fromAdder GND 2 4
p myCPU.register0.additiveAcc[1].aab.accumulated_ reg01 Vdd 2 4
n myCPU.register0.additiveAcc[1].aab.accumulated_ reg01 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[1].aab.accumulated__1121_0# GND 2 4
n out1 myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].aab.accumulated__1121_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[1].aab.accumulated__1122_0# GND 2 4
n myCPU.register0.additiveAcc[1].fromAdder myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].aab.accumulated__1122_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[1].aab.accumulated__1123_0# Vdd 2 4
p out1 myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].aab.accumulated__1123_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[1].aab.accumulated__1124_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].fromAdder myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].aab.accumulated__1124_0# 2 4
n myCPU.register0.rDP out1_1125_0# GND 2 4
n myCPU.register0.additiveAcc[1].aab.accumulated_ out1 out1_1125_0# 2 4
p myCPU.register0.rDP_ out1_1126_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].aab.accumulated_ out1 out1_1126_0# 2 4
n phi1 myCPU.register0.additiveAcc[1].toAdder_1127_0# GND 2 4
n myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].toAdder_1127_0# 2 4
p phi1_ myCPU.register0.additiveAcc[1].toAdder_1128_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].toAdder_1128_0# 2 4
n out1 myCPU.register0.additiveAcc[1].asb.b_ GND 2 4
p out1 myCPU.register0.additiveAcc[1].asb.b_ Vdd 2 4
n out1 myCPU.register0.additiveAcc[1].asb.opb_1131_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.opb_1131_0# 2 4
n myCPU.register0.additiveAcc[1].asb.b_ myCPU.register0.additiveAcc[1].asb.opb_1132_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.opb_1132_0# 2 4
p myCPU.register0.additiveAcc[1].asb.b_ myCPU.register0.additiveAcc[1].asb.opb_1133_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.opb_1133_0# 2 4
p out1 myCPU.register0.additiveAcc[1].asb.opb_1134_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.opb_1134_0# 2 4
p myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int1_1135_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int1_1135_0# 2 4
p myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int1_1136_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int1_1136_0# 2 4
p myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int1_1137_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int1_1137_0# 2 4
n myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int1_1138_0# GND 2 4
n myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int1_1138_0# 2 4
n myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int1_1139_0# GND 2 4
n myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int1_1139_0# 2 4
n myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int1_1140_0# GND 2 4
n myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int1_1140_0# 2 4
p myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.c[2] Vdd 2 4
n myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.c[2] GND 2 4
p myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int2_1143_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1143_0# 2 4
p myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int2_1144_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1144_0# 2 4
p myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int2_1145_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1145_0# 2 4
p myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int2_1146_0# Vdd 2 4
p myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int2_1146_1# myCPU.register0.additiveAcc[1].asb.Add.int2_1146_0# 2 4
p myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1146_1# 2 4
n myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int2_1147_0# GND 2 4
n myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1147_0# 2 4
n myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int2_1148_0# GND 2 4
n myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1148_0# 2 4
n myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int2_1149_0# GND 2 4
n myCPU.register0.additiveAcc[1].asb.Add.int1 myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1149_0# 2 4
n myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.int2_1150_0# GND 2 4
n myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.int2_1150_1# myCPU.register0.additiveAcc[1].asb.Add.int2_1150_0# 2 4
n myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].asb.Add.int2_1150_1# 2 4
p myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[1].asb.Add.int2 myCPU.register0.additiveAcc[1].fromAdder GND 2 4
p myCPU.register0.additiveAcc[2].aab.accumulated_ reg02 Vdd 2 4
n myCPU.register0.additiveAcc[2].aab.accumulated_ reg02 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[2].aab.accumulated__1155_0# GND 2 4
n out2 myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].aab.accumulated__1155_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[2].aab.accumulated__1156_0# GND 2 4
n myCPU.register0.additiveAcc[2].fromAdder myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].aab.accumulated__1156_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[2].aab.accumulated__1157_0# Vdd 2 4
p out2 myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].aab.accumulated__1157_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[2].aab.accumulated__1158_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].fromAdder myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].aab.accumulated__1158_0# 2 4
n myCPU.register0.rDP out2_1159_0# GND 2 4
n myCPU.register0.additiveAcc[2].aab.accumulated_ out2 out2_1159_0# 2 4
p myCPU.register0.rDP_ out2_1160_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].aab.accumulated_ out2 out2_1160_0# 2 4
n phi1 myCPU.register0.additiveAcc[2].toAdder_1161_0# GND 2 4
n myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].toAdder_1161_0# 2 4
p phi1_ myCPU.register0.additiveAcc[2].toAdder_1162_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].toAdder_1162_0# 2 4
n out2 myCPU.register0.additiveAcc[2].asb.b_ GND 2 4
p out2 myCPU.register0.additiveAcc[2].asb.b_ Vdd 2 4
n out2 myCPU.register0.additiveAcc[2].asb.opb_1165_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.opb_1165_0# 2 4
n myCPU.register0.additiveAcc[2].asb.b_ myCPU.register0.additiveAcc[2].asb.opb_1166_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.opb_1166_0# 2 4
p myCPU.register0.additiveAcc[2].asb.b_ myCPU.register0.additiveAcc[2].asb.opb_1167_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.opb_1167_0# 2 4
p out2 myCPU.register0.additiveAcc[2].asb.opb_1168_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.opb_1168_0# 2 4
p myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int1_1169_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int1_1169_0# 2 4
p myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int1_1170_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int1_1170_0# 2 4
p myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int1_1171_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int1_1171_0# 2 4
n myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int1_1172_0# GND 2 4
n myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int1_1172_0# 2 4
n myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int1_1173_0# GND 2 4
n myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int1_1173_0# 2 4
n myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int1_1174_0# GND 2 4
n myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int1_1174_0# 2 4
p myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.c[3] Vdd 2 4
n myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.c[3] GND 2 4
p myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int2_1177_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1177_0# 2 4
p myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int2_1178_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1178_0# 2 4
p myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int2_1179_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1179_0# 2 4
p myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int2_1180_0# Vdd 2 4
p myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int2_1180_1# myCPU.register0.additiveAcc[2].asb.Add.int2_1180_0# 2 4
p myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1180_1# 2 4
n myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int2_1181_0# GND 2 4
n myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1181_0# 2 4
n myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int2_1182_0# GND 2 4
n myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1182_0# 2 4
n myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int2_1183_0# GND 2 4
n myCPU.register0.additiveAcc[2].asb.Add.int1 myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1183_0# 2 4
n myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.int2_1184_0# GND 2 4
n myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.int2_1184_1# myCPU.register0.additiveAcc[2].asb.Add.int2_1184_0# 2 4
n myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].asb.Add.int2_1184_1# 2 4
p myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[2].asb.Add.int2 myCPU.register0.additiveAcc[2].fromAdder GND 2 4
p myCPU.register0.additiveAcc[3].aab.accumulated_ reg03 Vdd 2 4
n myCPU.register0.additiveAcc[3].aab.accumulated_ reg03 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[3].aab.accumulated__1189_0# GND 2 4
n out3 myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].aab.accumulated__1189_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[3].aab.accumulated__1190_0# GND 2 4
n myCPU.register0.additiveAcc[3].fromAdder myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].aab.accumulated__1190_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[3].aab.accumulated__1191_0# Vdd 2 4
p out3 myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].aab.accumulated__1191_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[3].aab.accumulated__1192_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].fromAdder myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].aab.accumulated__1192_0# 2 4
n myCPU.register0.rDP out3_1193_0# GND 2 4
n myCPU.register0.additiveAcc[3].aab.accumulated_ out3 out3_1193_0# 2 4
p myCPU.register0.rDP_ out3_1194_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].aab.accumulated_ out3 out3_1194_0# 2 4
n phi1 myCPU.register0.additiveAcc[3].toAdder_1195_0# GND 2 4
n myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].toAdder_1195_0# 2 4
p phi1_ myCPU.register0.additiveAcc[3].toAdder_1196_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].toAdder_1196_0# 2 4
n out3 myCPU.register0.additiveAcc[3].asb.b_ GND 2 4
p out3 myCPU.register0.additiveAcc[3].asb.b_ Vdd 2 4
n out3 myCPU.register0.additiveAcc[3].asb.opb_1199_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.opb_1199_0# 2 4
n myCPU.register0.additiveAcc[3].asb.b_ myCPU.register0.additiveAcc[3].asb.opb_1200_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.opb_1200_0# 2 4
p myCPU.register0.additiveAcc[3].asb.b_ myCPU.register0.additiveAcc[3].asb.opb_1201_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.opb_1201_0# 2 4
p out3 myCPU.register0.additiveAcc[3].asb.opb_1202_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.opb_1202_0# 2 4
p myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int1_1203_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int1_1203_0# 2 4
p myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int1_1204_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int1_1204_0# 2 4
p myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int1_1205_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int1_1205_0# 2 4
n myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int1_1206_0# GND 2 4
n myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int1_1206_0# 2 4
n myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int1_1207_0# GND 2 4
n myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int1_1207_0# 2 4
n myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int1_1208_0# GND 2 4
n myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int1_1208_0# 2 4
p myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.c[4] Vdd 2 4
n myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.c[4] GND 2 4
p myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int2_1211_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1211_0# 2 4
p myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int2_1212_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1212_0# 2 4
p myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int2_1213_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1213_0# 2 4
p myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int2_1214_0# Vdd 2 4
p myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int2_1214_1# myCPU.register0.additiveAcc[3].asb.Add.int2_1214_0# 2 4
p myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1214_1# 2 4
n myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int2_1215_0# GND 2 4
n myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1215_0# 2 4
n myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int2_1216_0# GND 2 4
n myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1216_0# 2 4
n myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int2_1217_0# GND 2 4
n myCPU.register0.additiveAcc[3].asb.Add.int1 myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1217_0# 2 4
n myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.int2_1218_0# GND 2 4
n myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.int2_1218_1# myCPU.register0.additiveAcc[3].asb.Add.int2_1218_0# 2 4
n myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].asb.Add.int2_1218_1# 2 4
p myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[3].asb.Add.int2 myCPU.register0.additiveAcc[3].fromAdder GND 2 4
p myCPU.register0.additiveAcc[4].aab.accumulated_ reg04 Vdd 2 4
n myCPU.register0.additiveAcc[4].aab.accumulated_ reg04 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[4].aab.accumulated__1223_0# GND 2 4
n out4 myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].aab.accumulated__1223_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[4].aab.accumulated__1224_0# GND 2 4
n myCPU.register0.additiveAcc[4].fromAdder myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].aab.accumulated__1224_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[4].aab.accumulated__1225_0# Vdd 2 4
p out4 myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].aab.accumulated__1225_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[4].aab.accumulated__1226_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].fromAdder myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].aab.accumulated__1226_0# 2 4
n myCPU.register0.rDP out4_1227_0# GND 2 4
n myCPU.register0.additiveAcc[4].aab.accumulated_ out4 out4_1227_0# 2 4
p myCPU.register0.rDP_ out4_1228_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].aab.accumulated_ out4 out4_1228_0# 2 4
n phi1 myCPU.register0.additiveAcc[4].toAdder_1229_0# GND 2 4
n myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].toAdder_1229_0# 2 4
p phi1_ myCPU.register0.additiveAcc[4].toAdder_1230_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].toAdder_1230_0# 2 4
n out4 myCPU.register0.additiveAcc[4].asb.b_ GND 2 4
p out4 myCPU.register0.additiveAcc[4].asb.b_ Vdd 2 4
n out4 myCPU.register0.additiveAcc[4].asb.opb_1233_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.opb_1233_0# 2 4
n myCPU.register0.additiveAcc[4].asb.b_ myCPU.register0.additiveAcc[4].asb.opb_1234_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.opb_1234_0# 2 4
p myCPU.register0.additiveAcc[4].asb.b_ myCPU.register0.additiveAcc[4].asb.opb_1235_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.opb_1235_0# 2 4
p out4 myCPU.register0.additiveAcc[4].asb.opb_1236_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.opb_1236_0# 2 4
p myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int1_1237_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int1_1237_0# 2 4
p myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int1_1238_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int1_1238_0# 2 4
p myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int1_1239_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int1_1239_0# 2 4
n myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int1_1240_0# GND 2 4
n myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int1_1240_0# 2 4
n myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int1_1241_0# GND 2 4
n myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int1_1241_0# 2 4
n myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int1_1242_0# GND 2 4
n myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int1_1242_0# 2 4
p myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.c[5] Vdd 2 4
n myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.c[5] GND 2 4
p myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int2_1245_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1245_0# 2 4
p myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int2_1246_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1246_0# 2 4
p myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int2_1247_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1247_0# 2 4
p myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int2_1248_0# Vdd 2 4
p myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int2_1248_1# myCPU.register0.additiveAcc[4].asb.Add.int2_1248_0# 2 4
p myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1248_1# 2 4
n myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int2_1249_0# GND 2 4
n myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1249_0# 2 4
n myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int2_1250_0# GND 2 4
n myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1250_0# 2 4
n myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int2_1251_0# GND 2 4
n myCPU.register0.additiveAcc[4].asb.Add.int1 myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1251_0# 2 4
n myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.int2_1252_0# GND 2 4
n myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.int2_1252_1# myCPU.register0.additiveAcc[4].asb.Add.int2_1252_0# 2 4
n myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].asb.Add.int2_1252_1# 2 4
p myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[4].asb.Add.int2 myCPU.register0.additiveAcc[4].fromAdder GND 2 4
p myCPU.register0.additiveAcc[5].aab.accumulated_ reg05 Vdd 2 4
n myCPU.register0.additiveAcc[5].aab.accumulated_ reg05 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[5].aab.accumulated__1257_0# GND 2 4
n out5 myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].aab.accumulated__1257_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[5].aab.accumulated__1258_0# GND 2 4
n myCPU.register0.additiveAcc[5].fromAdder myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].aab.accumulated__1258_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[5].aab.accumulated__1259_0# Vdd 2 4
p out5 myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].aab.accumulated__1259_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[5].aab.accumulated__1260_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].fromAdder myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].aab.accumulated__1260_0# 2 4
n myCPU.register0.rDP out5_1261_0# GND 2 4
n myCPU.register0.additiveAcc[5].aab.accumulated_ out5 out5_1261_0# 2 4
p myCPU.register0.rDP_ out5_1262_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].aab.accumulated_ out5 out5_1262_0# 2 4
n phi1 myCPU.register0.additiveAcc[5].toAdder_1263_0# GND 2 4
n myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].toAdder_1263_0# 2 4
p phi1_ myCPU.register0.additiveAcc[5].toAdder_1264_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].toAdder_1264_0# 2 4
n out5 myCPU.register0.additiveAcc[5].asb.b_ GND 2 4
p out5 myCPU.register0.additiveAcc[5].asb.b_ Vdd 2 4
n out5 myCPU.register0.additiveAcc[5].asb.opb_1267_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.opb_1267_0# 2 4
n myCPU.register0.additiveAcc[5].asb.b_ myCPU.register0.additiveAcc[5].asb.opb_1268_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.opb_1268_0# 2 4
p myCPU.register0.additiveAcc[5].asb.b_ myCPU.register0.additiveAcc[5].asb.opb_1269_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.opb_1269_0# 2 4
p out5 myCPU.register0.additiveAcc[5].asb.opb_1270_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.opb_1270_0# 2 4
p myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int1_1271_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int1_1271_0# 2 4
p myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int1_1272_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int1_1272_0# 2 4
p myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int1_1273_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int1_1273_0# 2 4
n myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int1_1274_0# GND 2 4
n myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int1_1274_0# 2 4
n myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int1_1275_0# GND 2 4
n myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int1_1275_0# 2 4
n myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int1_1276_0# GND 2 4
n myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int1_1276_0# 2 4
p myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.c[6] Vdd 2 4
n myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.c[6] GND 2 4
p myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int2_1279_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1279_0# 2 4
p myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int2_1280_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1280_0# 2 4
p myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int2_1281_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1281_0# 2 4
p myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int2_1282_0# Vdd 2 4
p myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int2_1282_1# myCPU.register0.additiveAcc[5].asb.Add.int2_1282_0# 2 4
p myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1282_1# 2 4
n myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int2_1283_0# GND 2 4
n myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1283_0# 2 4
n myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int2_1284_0# GND 2 4
n myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1284_0# 2 4
n myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int2_1285_0# GND 2 4
n myCPU.register0.additiveAcc[5].asb.Add.int1 myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1285_0# 2 4
n myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.int2_1286_0# GND 2 4
n myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.int2_1286_1# myCPU.register0.additiveAcc[5].asb.Add.int2_1286_0# 2 4
n myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].asb.Add.int2_1286_1# 2 4
p myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[5].asb.Add.int2 myCPU.register0.additiveAcc[5].fromAdder GND 2 4
p myCPU.register0.additiveAcc[6].aab.accumulated_ reg06 Vdd 2 4
n myCPU.register0.additiveAcc[6].aab.accumulated_ reg06 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[6].aab.accumulated__1291_0# GND 2 4
n out6 myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].aab.accumulated__1291_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[6].aab.accumulated__1292_0# GND 2 4
n myCPU.register0.additiveAcc[6].fromAdder myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].aab.accumulated__1292_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[6].aab.accumulated__1293_0# Vdd 2 4
p out6 myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].aab.accumulated__1293_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[6].aab.accumulated__1294_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].fromAdder myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].aab.accumulated__1294_0# 2 4
n myCPU.register0.rDP out6_1295_0# GND 2 4
n myCPU.register0.additiveAcc[6].aab.accumulated_ out6 out6_1295_0# 2 4
p myCPU.register0.rDP_ out6_1296_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].aab.accumulated_ out6 out6_1296_0# 2 4
n phi1 myCPU.register0.additiveAcc[6].toAdder_1297_0# GND 2 4
n myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].toAdder_1297_0# 2 4
p phi1_ myCPU.register0.additiveAcc[6].toAdder_1298_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].toAdder_1298_0# 2 4
n out6 myCPU.register0.additiveAcc[6].asb.b_ GND 2 4
p out6 myCPU.register0.additiveAcc[6].asb.b_ Vdd 2 4
n out6 myCPU.register0.additiveAcc[6].asb.opb_1301_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.opb_1301_0# 2 4
n myCPU.register0.additiveAcc[6].asb.b_ myCPU.register0.additiveAcc[6].asb.opb_1302_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.opb_1302_0# 2 4
p myCPU.register0.additiveAcc[6].asb.b_ myCPU.register0.additiveAcc[6].asb.opb_1303_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.opb_1303_0# 2 4
p out6 myCPU.register0.additiveAcc[6].asb.opb_1304_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.opb_1304_0# 2 4
p myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int1_1305_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int1_1305_0# 2 4
p myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int1_1306_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int1_1306_0# 2 4
p myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int1_1307_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int1_1307_0# 2 4
n myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int1_1308_0# GND 2 4
n myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int1_1308_0# 2 4
n myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int1_1309_0# GND 2 4
n myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int1_1309_0# 2 4
n myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int1_1310_0# GND 2 4
n myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int1_1310_0# 2 4
p myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.c[7] Vdd 2 4
n myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.c[7] GND 2 4
p myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int2_1313_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1313_0# 2 4
p myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int2_1314_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1314_0# 2 4
p myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int2_1315_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1315_0# 2 4
p myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int2_1316_0# Vdd 2 4
p myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int2_1316_1# myCPU.register0.additiveAcc[6].asb.Add.int2_1316_0# 2 4
p myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1316_1# 2 4
n myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int2_1317_0# GND 2 4
n myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1317_0# 2 4
n myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int2_1318_0# GND 2 4
n myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1318_0# 2 4
n myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int2_1319_0# GND 2 4
n myCPU.register0.additiveAcc[6].asb.Add.int1 myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1319_0# 2 4
n myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.int2_1320_0# GND 2 4
n myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.int2_1320_1# myCPU.register0.additiveAcc[6].asb.Add.int2_1320_0# 2 4
n myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].asb.Add.int2_1320_1# 2 4
p myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[6].asb.Add.int2 myCPU.register0.additiveAcc[6].fromAdder GND 2 4
p myCPU.register0.additiveAcc[7].aab.accumulated_ reg07 Vdd 2 4
n myCPU.register0.additiveAcc[7].aab.accumulated_ reg07 GND 2 4
n myCPU.register0.wDP myCPU.register0.additiveAcc[7].aab.accumulated__1325_0# GND 2 4
n out7 myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].aab.accumulated__1325_0# 2 4
n myCPU.register0.wA myCPU.register0.additiveAcc[7].aab.accumulated__1326_0# GND 2 4
n myCPU.register0.additiveAcc[7].fromAdder myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].aab.accumulated__1326_0# 2 4
p myCPU.register0.wDP_ myCPU.register0.additiveAcc[7].aab.accumulated__1327_0# Vdd 2 4
p out7 myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].aab.accumulated__1327_0# 2 4
p myCPU.register0.wA_ myCPU.register0.additiveAcc[7].aab.accumulated__1328_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].fromAdder myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].aab.accumulated__1328_0# 2 4
n myCPU.register0.rDP out7_1329_0# GND 2 4
n myCPU.register0.additiveAcc[7].aab.accumulated_ out7 out7_1329_0# 2 4
p myCPU.register0.rDP_ out7_1330_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].aab.accumulated_ out7 out7_1330_0# 2 4
n phi1 myCPU.register0.additiveAcc[7].toAdder_1331_0# GND 2 4
n myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].toAdder_1331_0# 2 4
p phi1_ myCPU.register0.additiveAcc[7].toAdder_1332_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].toAdder_1332_0# 2 4
n out7 myCPU.register0.additiveAcc[7].asb.b_ GND 2 4
p out7 myCPU.register0.additiveAcc[7].asb.b_ Vdd 2 4
n out7 myCPU.register0.additiveAcc[7].asb.opb_1335_0# GND 2 4
n controlPath0 myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.opb_1335_0# 2 4
n myCPU.register0.additiveAcc[7].asb.b_ myCPU.register0.additiveAcc[7].asb.opb_1336_0# GND 2 4
n controlPath_0 myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.opb_1336_0# 2 4
p myCPU.register0.additiveAcc[7].asb.b_ myCPU.register0.additiveAcc[7].asb.opb_1337_0# Vdd 2 4
p controlPath0 myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.opb_1337_0# 2 4
p out7 myCPU.register0.additiveAcc[7].asb.opb_1338_0# Vdd 2 4
p controlPath_0 myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.opb_1338_0# 2 4
p myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int1_1339_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int1_1339_0# 2 4
p myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int1_1340_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int1_1340_0# 2 4
p myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int1_1341_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int1_1341_0# 2 4
n myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int1_1342_0# GND 2 4
n myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int1_1342_0# 2 4
n myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int1_1343_0# GND 2 4
n myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int1_1343_0# 2 4
n myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int1_1344_0# GND 2 4
n myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int1_1344_0# 2 4
p myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.c[8] Vdd 2 4
n myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.c[8] GND 2 4
p myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int2_1347_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1347_0# 2 4
p myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int2_1348_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1348_0# 2 4
p myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int2_1349_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1349_0# 2 4
p myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int2_1350_0# Vdd 2 4
p myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int2_1350_1# myCPU.register0.additiveAcc[7].asb.Add.int2_1350_0# 2 4
p myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1350_1# 2 4
n myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int2_1351_0# GND 2 4
n myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1351_0# 2 4
n myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int2_1352_0# GND 2 4
n myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1352_0# 2 4
n myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int2_1353_0# GND 2 4
n myCPU.register0.additiveAcc[7].asb.Add.int1 myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1353_0# 2 4
n myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.int2_1354_0# GND 2 4
n myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.int2_1354_1# myCPU.register0.additiveAcc[7].asb.Add.int2_1354_0# 2 4
n myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].asb.Add.int2_1354_1# 2 4
p myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].fromAdder Vdd 2 4
n myCPU.register0.additiveAcc[7].asb.Add.int2 myCPU.register0.additiveAcc[7].fromAdder GND 2 4
n phi0 myCPU.register2.w__1357_0# GND 2 4
n simpleWrite myCPU.register2.w__1357_1# myCPU.register2.w__1357_0# 2 4
n Register2Write myCPU.register2.w_ myCPU.register2.w__1357_1# 2 4
p phi0 myCPU.register2.w_ Vdd 2 4
p simpleWrite myCPU.register2.w_ Vdd 2 4
p Register2Write myCPU.register2.w_ Vdd 2 4
n myCPU.register2.w_ myCPU.register2.w GND 2 4
p myCPU.register2.w_ myCPU.register2.w Vdd 2 4
n phi1 myCPU.register2.r__1363_0# GND 2 4
n simpleRead myCPU.register2.r__1363_1# myCPU.register2.r__1363_0# 2 4
n Register2Read myCPU.register2.r_ myCPU.register2.r__1363_1# 2 4
p phi1 myCPU.register2.r_ Vdd 2 4
p simpleRead myCPU.register2.r_ Vdd 2 4
p Register2Read myCPU.register2.r_ Vdd 2 4
n myCPU.register2.r_ myCPU.register2.r GND 2 4
p myCPU.register2.r_ myCPU.register2.r Vdd 2 4
n phi0 myCPU.register2.shift__1369_0# GND 2 4
n ShiftInstruction myCPU.register2.shift_ myCPU.register2.shift__1369_0# 2 4
p phi0 myCPU.register2.shift_ Vdd 2 4
p ShiftInstruction myCPU.register2.shift_ Vdd 2 4
n myCPU.register2.shift_ myCPU.register2.shift GND 2 4
p myCPU.register2.shift_ myCPU.register2.shift Vdd 2 4
n myCPU.register2.MSBsign_ myCPU.register2.Ctl.MSBsign GND 2 4
p myCPU.register2.MSBsign_ myCPU.register2.Ctl.MSBsign Vdd 2 4
n myCPU.register2.Ctl.MSBsign myCPU.register2.Ctl.shiftInToMSB__1376_0# GND 2 4
n controlPath0 myCPU.register2.Ctl.shiftInToMSB_ myCPU.register2.Ctl.shiftInToMSB__1376_0# 2 4
p myCPU.register2.Ctl.MSBsign myCPU.register2.Ctl.shiftInToMSB_ Vdd 2 4
p controlPath0 myCPU.register2.Ctl.shiftInToMSB_ Vdd 2 4
n myCPU.register2.Ctl.shiftInToMSB_ myCPU.register2.s[8] GND 2 4
p myCPU.register2.Ctl.shiftInToMSB_ myCPU.register2.s[8] Vdd 2 4
n myCPU.register2.s[7] myCPU.register2.MSBsign_ GND 2 4
p myCPU.register2.s[7] myCPU.register2.MSBsign_ Vdd 2 4
p myCPU.register2.SReg[0].reg reg20 Vdd 2 4
n myCPU.register2.SReg[0].reg reg20 GND 2 4
n myCPU.register2.s[1] myCPU.register2.SReg[0].reg_1385_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[0].reg myCPU.register2.SReg[0].reg_1385_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[0].reg_1386_0# GND 2 4
n out0 myCPU.register2.SReg[0].reg myCPU.register2.SReg[0].reg_1386_0# 2 4
p myCPU.register2.s[1] myCPU.register2.SReg[0].reg_1387_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[0].reg myCPU.register2.SReg[0].reg_1387_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[0].reg_1388_0# Vdd 2 4
p out0 myCPU.register2.SReg[0].reg myCPU.register2.SReg[0].reg_1388_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[0]_1389_0# GND 2 4
n myCPU.register2.SReg[0].reg myCPU.register2.s[0] myCPU.register2.s[0]_1389_0# 2 4
p myCPU.register2.shift myCPU.register2.s[0]_1390_0# Vdd 2 4
p myCPU.register2.SReg[0].reg myCPU.register2.s[0] myCPU.register2.s[0]_1390_0# 2 4
n myCPU.register2.r out0_1391_0# GND 2 4
n myCPU.register2.SReg[0].reg out0 out0_1391_0# 2 4
p myCPU.register2.r_ out0_1392_0# Vdd 2 4
p myCPU.register2.SReg[0].reg out0 out0_1392_0# 2 4
p myCPU.register2.SReg[1].reg reg21 Vdd 2 4
n myCPU.register2.SReg[1].reg reg21 GND 2 4
n myCPU.register2.s[2] myCPU.register2.SReg[1].reg_1395_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[1].reg myCPU.register2.SReg[1].reg_1395_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[1].reg_1396_0# GND 2 4
n out1 myCPU.register2.SReg[1].reg myCPU.register2.SReg[1].reg_1396_0# 2 4
p myCPU.register2.s[2] myCPU.register2.SReg[1].reg_1397_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[1].reg myCPU.register2.SReg[1].reg_1397_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[1].reg_1398_0# Vdd 2 4
p out1 myCPU.register2.SReg[1].reg myCPU.register2.SReg[1].reg_1398_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[1]_1399_0# GND 2 4
n myCPU.register2.SReg[1].reg myCPU.register2.s[1] myCPU.register2.s[1]_1399_0# 2 4
p myCPU.register2.shift myCPU.register2.s[1]_1400_0# Vdd 2 4
p myCPU.register2.SReg[1].reg myCPU.register2.s[1] myCPU.register2.s[1]_1400_0# 2 4
n myCPU.register2.r out1_1401_0# GND 2 4
n myCPU.register2.SReg[1].reg out1 out1_1401_0# 2 4
p myCPU.register2.r_ out1_1402_0# Vdd 2 4
p myCPU.register2.SReg[1].reg out1 out1_1402_0# 2 4
p myCPU.register2.SReg[2].reg reg22 Vdd 2 4
n myCPU.register2.SReg[2].reg reg22 GND 2 4
n myCPU.register2.s[3] myCPU.register2.SReg[2].reg_1405_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[2].reg myCPU.register2.SReg[2].reg_1405_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[2].reg_1406_0# GND 2 4
n out2 myCPU.register2.SReg[2].reg myCPU.register2.SReg[2].reg_1406_0# 2 4
p myCPU.register2.s[3] myCPU.register2.SReg[2].reg_1407_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[2].reg myCPU.register2.SReg[2].reg_1407_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[2].reg_1408_0# Vdd 2 4
p out2 myCPU.register2.SReg[2].reg myCPU.register2.SReg[2].reg_1408_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[2]_1409_0# GND 2 4
n myCPU.register2.SReg[2].reg myCPU.register2.s[2] myCPU.register2.s[2]_1409_0# 2 4
p myCPU.register2.shift myCPU.register2.s[2]_1410_0# Vdd 2 4
p myCPU.register2.SReg[2].reg myCPU.register2.s[2] myCPU.register2.s[2]_1410_0# 2 4
n myCPU.register2.r out2_1411_0# GND 2 4
n myCPU.register2.SReg[2].reg out2 out2_1411_0# 2 4
p myCPU.register2.r_ out2_1412_0# Vdd 2 4
p myCPU.register2.SReg[2].reg out2 out2_1412_0# 2 4
p myCPU.register2.SReg[3].reg reg23 Vdd 2 4
n myCPU.register2.SReg[3].reg reg23 GND 2 4
n myCPU.register2.s[4] myCPU.register2.SReg[3].reg_1415_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[3].reg myCPU.register2.SReg[3].reg_1415_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[3].reg_1416_0# GND 2 4
n out3 myCPU.register2.SReg[3].reg myCPU.register2.SReg[3].reg_1416_0# 2 4
p myCPU.register2.s[4] myCPU.register2.SReg[3].reg_1417_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[3].reg myCPU.register2.SReg[3].reg_1417_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[3].reg_1418_0# Vdd 2 4
p out3 myCPU.register2.SReg[3].reg myCPU.register2.SReg[3].reg_1418_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[3]_1419_0# GND 2 4
n myCPU.register2.SReg[3].reg myCPU.register2.s[3] myCPU.register2.s[3]_1419_0# 2 4
p myCPU.register2.shift myCPU.register2.s[3]_1420_0# Vdd 2 4
p myCPU.register2.SReg[3].reg myCPU.register2.s[3] myCPU.register2.s[3]_1420_0# 2 4
n myCPU.register2.r out3_1421_0# GND 2 4
n myCPU.register2.SReg[3].reg out3 out3_1421_0# 2 4
p myCPU.register2.r_ out3_1422_0# Vdd 2 4
p myCPU.register2.SReg[3].reg out3 out3_1422_0# 2 4
p myCPU.register2.SReg[4].reg reg24 Vdd 2 4
n myCPU.register2.SReg[4].reg reg24 GND 2 4
n myCPU.register2.s[5] myCPU.register2.SReg[4].reg_1425_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[4].reg myCPU.register2.SReg[4].reg_1425_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[4].reg_1426_0# GND 2 4
n out4 myCPU.register2.SReg[4].reg myCPU.register2.SReg[4].reg_1426_0# 2 4
p myCPU.register2.s[5] myCPU.register2.SReg[4].reg_1427_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[4].reg myCPU.register2.SReg[4].reg_1427_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[4].reg_1428_0# Vdd 2 4
p out4 myCPU.register2.SReg[4].reg myCPU.register2.SReg[4].reg_1428_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[4]_1429_0# GND 2 4
n myCPU.register2.SReg[4].reg myCPU.register2.s[4] myCPU.register2.s[4]_1429_0# 2 4
p myCPU.register2.shift myCPU.register2.s[4]_1430_0# Vdd 2 4
p myCPU.register2.SReg[4].reg myCPU.register2.s[4] myCPU.register2.s[4]_1430_0# 2 4
n myCPU.register2.r out4_1431_0# GND 2 4
n myCPU.register2.SReg[4].reg out4 out4_1431_0# 2 4
p myCPU.register2.r_ out4_1432_0# Vdd 2 4
p myCPU.register2.SReg[4].reg out4 out4_1432_0# 2 4
p myCPU.register2.SReg[5].reg reg25 Vdd 2 4
n myCPU.register2.SReg[5].reg reg25 GND 2 4
n myCPU.register2.s[6] myCPU.register2.SReg[5].reg_1435_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[5].reg myCPU.register2.SReg[5].reg_1435_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[5].reg_1436_0# GND 2 4
n out5 myCPU.register2.SReg[5].reg myCPU.register2.SReg[5].reg_1436_0# 2 4
p myCPU.register2.s[6] myCPU.register2.SReg[5].reg_1437_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[5].reg myCPU.register2.SReg[5].reg_1437_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[5].reg_1438_0# Vdd 2 4
p out5 myCPU.register2.SReg[5].reg myCPU.register2.SReg[5].reg_1438_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[5]_1439_0# GND 2 4
n myCPU.register2.SReg[5].reg myCPU.register2.s[5] myCPU.register2.s[5]_1439_0# 2 4
p myCPU.register2.shift myCPU.register2.s[5]_1440_0# Vdd 2 4
p myCPU.register2.SReg[5].reg myCPU.register2.s[5] myCPU.register2.s[5]_1440_0# 2 4
n myCPU.register2.r out5_1441_0# GND 2 4
n myCPU.register2.SReg[5].reg out5 out5_1441_0# 2 4
p myCPU.register2.r_ out5_1442_0# Vdd 2 4
p myCPU.register2.SReg[5].reg out5 out5_1442_0# 2 4
p myCPU.register2.SReg[6].reg reg26 Vdd 2 4
n myCPU.register2.SReg[6].reg reg26 GND 2 4
n myCPU.register2.s[7] myCPU.register2.SReg[6].reg_1445_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[6].reg myCPU.register2.SReg[6].reg_1445_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[6].reg_1446_0# GND 2 4
n out6 myCPU.register2.SReg[6].reg myCPU.register2.SReg[6].reg_1446_0# 2 4
p myCPU.register2.s[7] myCPU.register2.SReg[6].reg_1447_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[6].reg myCPU.register2.SReg[6].reg_1447_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[6].reg_1448_0# Vdd 2 4
p out6 myCPU.register2.SReg[6].reg myCPU.register2.SReg[6].reg_1448_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[6]_1449_0# GND 2 4
n myCPU.register2.SReg[6].reg myCPU.register2.s[6] myCPU.register2.s[6]_1449_0# 2 4
p myCPU.register2.shift myCPU.register2.s[6]_1450_0# Vdd 2 4
p myCPU.register2.SReg[6].reg myCPU.register2.s[6] myCPU.register2.s[6]_1450_0# 2 4
n myCPU.register2.r out6_1451_0# GND 2 4
n myCPU.register2.SReg[6].reg out6 out6_1451_0# 2 4
p myCPU.register2.r_ out6_1452_0# Vdd 2 4
p myCPU.register2.SReg[6].reg out6 out6_1452_0# 2 4
p myCPU.register2.SReg[7].reg reg27 Vdd 2 4
n myCPU.register2.SReg[7].reg reg27 GND 2 4
n myCPU.register2.s[8] myCPU.register2.SReg[7].reg_1455_0# GND 2 4
n myCPU.register2.shift myCPU.register2.SReg[7].reg myCPU.register2.SReg[7].reg_1455_0# 2 4
n myCPU.register2.w myCPU.register2.SReg[7].reg_1456_0# GND 2 4
n out7 myCPU.register2.SReg[7].reg myCPU.register2.SReg[7].reg_1456_0# 2 4
p myCPU.register2.s[8] myCPU.register2.SReg[7].reg_1457_0# Vdd 2 4
p myCPU.register2.shift_ myCPU.register2.SReg[7].reg myCPU.register2.SReg[7].reg_1457_0# 2 4
p myCPU.register2.w_ myCPU.register2.SReg[7].reg_1458_0# Vdd 2 4
p out7 myCPU.register2.SReg[7].reg myCPU.register2.SReg[7].reg_1458_0# 2 4
n myCPU.register2.shift_ myCPU.register2.s[7]_1459_0# GND 2 4
n myCPU.register2.SReg[7].reg myCPU.register2.s[7] myCPU.register2.s[7]_1459_0# 2 4
p myCPU.register2.shift myCPU.register2.s[7]_1460_0# Vdd 2 4
p myCPU.register2.SReg[7].reg myCPU.register2.s[7] myCPU.register2.s[7]_1460_0# 2 4
n myCPU.register2.r out7_1461_0# GND 2 4
n myCPU.register2.SReg[7].reg out7 out7_1461_0# 2 4
p myCPU.register2.r_ out7_1462_0# Vdd 2 4
p myCPU.register2.SReg[7].reg out7 out7_1462_0# 2 4
n phi0 myCPU.reg7w__1463_0# GND 2 4
n simpleWrite myCPU.reg7w__1463_1# myCPU.reg7w__1463_0# 2 4
n Register7Write myCPU.reg7w_ myCPU.reg7w__1463_1# 2 4
p phi0 myCPU.reg7w_ Vdd 2 4
p simpleWrite myCPU.reg7w_ Vdd 2 4
p Register7Write myCPU.reg7w_ Vdd 2 4
n myCPU.reg7w_ myCPU.reg7w GND 2 4
p myCPU.reg7w_ myCPU.reg7w Vdd 2 4
n phi1 myCPU.reg7r__1469_0# GND 2 4
n simpleRead myCPU.reg7r__1469_1# myCPU.reg7r__1469_0# 2 4
n Register7Read myCPU.reg7r_ myCPU.reg7r__1469_1# 2 4
p phi1 myCPU.reg7r_ Vdd 2 4
p simpleRead myCPU.reg7r_ Vdd 2 4
p Register7Read myCPU.reg7r_ Vdd 2 4
n myCPU.reg7r_ myCPU.reg7r GND 2 4
p myCPU.reg7r_ myCPU.reg7r Vdd 2 4
p ALWAYSLOW myCPU.thePC.NORNANDCarryChain[1]_1475_0# Vdd 2 4
p myCPU.thePC.toIncrementor[0] myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.NORNANDCarryChain[1]_1475_0# 2 4
n ALWAYSLOW myCPU.thePC.NORNANDCarryChain[1] GND 2 4
n myCPU.thePC.toIncrementor[0] myCPU.thePC.NORNANDCarryChain[1] GND 2 4
p myCPU.thePC.toIncrementor[0] myCPU.thePC.evenIncs[0].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[0] myCPU.thePC.evenIncs[0].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[0].invsum.a_ myCPU.thePC.IncLoadIn[0]_1480_0# GND 2 4
n myCPU.thePC.toIncrementor[0] myCPU.thePC.IncLoadIn[0] myCPU.thePC.IncLoadIn[0]_1480_0# 2 4
n ALWAYSLOW myCPU.thePC.IncLoadIn[0]_1481_0# GND 2 4
n myCPU.thePC.evenIncs[0].invsum.b_ myCPU.thePC.IncLoadIn[0] myCPU.thePC.IncLoadIn[0]_1481_0# 2 4
p ALWAYSLOW myCPU.thePC.IncLoadIn[0]_1482_0# Vdd 2 4
p myCPU.thePC.toIncrementor[0] myCPU.thePC.IncLoadIn[0] myCPU.thePC.IncLoadIn[0]_1482_0# 2 4
p myCPU.thePC.evenIncs[0].invsum.a_ myCPU.thePC.IncLoadIn[0]_1483_0# Vdd 2 4
p myCPU.thePC.evenIncs[0].invsum.b_ myCPU.thePC.IncLoadIn[0] myCPU.thePC.IncLoadIn[0]_1483_0# 2 4
p ALWAYSLOW myCPU.thePC.evenIncs[0].invsum.a_ Vdd 2 4
n ALWAYSLOW myCPU.thePC.evenIncs[0].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.NORNANDCarryChain[3]_1486_0# Vdd 2 4
p myCPU.thePC.toIncrementor[2] myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.NORNANDCarryChain[3]_1486_0# 2 4
n myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.NORNANDCarryChain[3] GND 2 4
n myCPU.thePC.toIncrementor[2] myCPU.thePC.NORNANDCarryChain[3] GND 2 4
p myCPU.thePC.toIncrementor[2] myCPU.thePC.evenIncs[1].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[2] myCPU.thePC.evenIncs[1].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[1].invsum.a_ myCPU.thePC.IncLoadIn[2]_1491_0# GND 2 4
n myCPU.thePC.toIncrementor[2] myCPU.thePC.IncLoadIn[2] myCPU.thePC.IncLoadIn[2]_1491_0# 2 4
n myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.IncLoadIn[2]_1492_0# GND 2 4
n myCPU.thePC.evenIncs[1].invsum.b_ myCPU.thePC.IncLoadIn[2] myCPU.thePC.IncLoadIn[2]_1492_0# 2 4
p myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.IncLoadIn[2]_1493_0# Vdd 2 4
p myCPU.thePC.toIncrementor[2] myCPU.thePC.IncLoadIn[2] myCPU.thePC.IncLoadIn[2]_1493_0# 2 4
p myCPU.thePC.evenIncs[1].invsum.a_ myCPU.thePC.IncLoadIn[2]_1494_0# Vdd 2 4
p myCPU.thePC.evenIncs[1].invsum.b_ myCPU.thePC.IncLoadIn[2] myCPU.thePC.IncLoadIn[2]_1494_0# 2 4
p myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.evenIncs[1].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.evenIncs[1].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.NORNANDCarryChain[5]_1497_0# Vdd 2 4
p myCPU.thePC.toIncrementor[4] myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.NORNANDCarryChain[5]_1497_0# 2 4
n myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.NORNANDCarryChain[5] GND 2 4
n myCPU.thePC.toIncrementor[4] myCPU.thePC.NORNANDCarryChain[5] GND 2 4
p myCPU.thePC.toIncrementor[4] myCPU.thePC.evenIncs[2].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[4] myCPU.thePC.evenIncs[2].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[2].invsum.a_ myCPU.thePC.IncLoadIn[4]_1502_0# GND 2 4
n myCPU.thePC.toIncrementor[4] myCPU.thePC.IncLoadIn[4] myCPU.thePC.IncLoadIn[4]_1502_0# 2 4
n myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.IncLoadIn[4]_1503_0# GND 2 4
n myCPU.thePC.evenIncs[2].invsum.b_ myCPU.thePC.IncLoadIn[4] myCPU.thePC.IncLoadIn[4]_1503_0# 2 4
p myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.IncLoadIn[4]_1504_0# Vdd 2 4
p myCPU.thePC.toIncrementor[4] myCPU.thePC.IncLoadIn[4] myCPU.thePC.IncLoadIn[4]_1504_0# 2 4
p myCPU.thePC.evenIncs[2].invsum.a_ myCPU.thePC.IncLoadIn[4]_1505_0# Vdd 2 4
p myCPU.thePC.evenIncs[2].invsum.b_ myCPU.thePC.IncLoadIn[4] myCPU.thePC.IncLoadIn[4]_1505_0# 2 4
p myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.evenIncs[2].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.evenIncs[2].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.NORNANDCarryChain[7]_1508_0# Vdd 2 4
p myCPU.thePC.toIncrementor[6] myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.NORNANDCarryChain[7]_1508_0# 2 4
n myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.NORNANDCarryChain[7] GND 2 4
n myCPU.thePC.toIncrementor[6] myCPU.thePC.NORNANDCarryChain[7] GND 2 4
p myCPU.thePC.toIncrementor[6] myCPU.thePC.evenIncs[3].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[6] myCPU.thePC.evenIncs[3].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[3].invsum.a_ myCPU.thePC.IncLoadIn[6]_1513_0# GND 2 4
n myCPU.thePC.toIncrementor[6] myCPU.thePC.IncLoadIn[6] myCPU.thePC.IncLoadIn[6]_1513_0# 2 4
n myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.IncLoadIn[6]_1514_0# GND 2 4
n myCPU.thePC.evenIncs[3].invsum.b_ myCPU.thePC.IncLoadIn[6] myCPU.thePC.IncLoadIn[6]_1514_0# 2 4
p myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.IncLoadIn[6]_1515_0# Vdd 2 4
p myCPU.thePC.toIncrementor[6] myCPU.thePC.IncLoadIn[6] myCPU.thePC.IncLoadIn[6]_1515_0# 2 4
p myCPU.thePC.evenIncs[3].invsum.a_ myCPU.thePC.IncLoadIn[6]_1516_0# Vdd 2 4
p myCPU.thePC.evenIncs[3].invsum.b_ myCPU.thePC.IncLoadIn[6] myCPU.thePC.IncLoadIn[6]_1516_0# 2 4
p myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.evenIncs[3].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.evenIncs[3].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.NORNANDCarryChain[9]_1519_0# Vdd 2 4
p myCPU.thePC.toIncrementor[8] myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.NORNANDCarryChain[9]_1519_0# 2 4
n myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.NORNANDCarryChain[9] GND 2 4
n myCPU.thePC.toIncrementor[8] myCPU.thePC.NORNANDCarryChain[9] GND 2 4
p myCPU.thePC.toIncrementor[8] myCPU.thePC.evenIncs[4].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[8] myCPU.thePC.evenIncs[4].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[4].invsum.a_ myCPU.thePC.IncLoadIn[8]_1524_0# GND 2 4
n myCPU.thePC.toIncrementor[8] myCPU.thePC.IncLoadIn[8] myCPU.thePC.IncLoadIn[8]_1524_0# 2 4
n myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.IncLoadIn[8]_1525_0# GND 2 4
n myCPU.thePC.evenIncs[4].invsum.b_ myCPU.thePC.IncLoadIn[8] myCPU.thePC.IncLoadIn[8]_1525_0# 2 4
p myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.IncLoadIn[8]_1526_0# Vdd 2 4
p myCPU.thePC.toIncrementor[8] myCPU.thePC.IncLoadIn[8] myCPU.thePC.IncLoadIn[8]_1526_0# 2 4
p myCPU.thePC.evenIncs[4].invsum.a_ myCPU.thePC.IncLoadIn[8]_1527_0# Vdd 2 4
p myCPU.thePC.evenIncs[4].invsum.b_ myCPU.thePC.IncLoadIn[8] myCPU.thePC.IncLoadIn[8]_1527_0# 2 4
p myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.evenIncs[4].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.evenIncs[4].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.NORNANDCarryChain[11]_1530_0# Vdd 2 4
p myCPU.thePC.toIncrementor[10] myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.NORNANDCarryChain[11]_1530_0# 2 4
n myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.NORNANDCarryChain[11] GND 2 4
n myCPU.thePC.toIncrementor[10] myCPU.thePC.NORNANDCarryChain[11] GND 2 4
p myCPU.thePC.toIncrementor[10] myCPU.thePC.evenIncs[5].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[10] myCPU.thePC.evenIncs[5].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[5].invsum.a_ myCPU.thePC.IncLoadIn[10]_1535_0# GND 2 4
n myCPU.thePC.toIncrementor[10] myCPU.thePC.IncLoadIn[10] myCPU.thePC.IncLoadIn[10]_1535_0# 2 4
n myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.IncLoadIn[10]_1536_0# GND 2 4
n myCPU.thePC.evenIncs[5].invsum.b_ myCPU.thePC.IncLoadIn[10] myCPU.thePC.IncLoadIn[10]_1536_0# 2 4
p myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.IncLoadIn[10]_1537_0# Vdd 2 4
p myCPU.thePC.toIncrementor[10] myCPU.thePC.IncLoadIn[10] myCPU.thePC.IncLoadIn[10]_1537_0# 2 4
p myCPU.thePC.evenIncs[5].invsum.a_ myCPU.thePC.IncLoadIn[10]_1538_0# Vdd 2 4
p myCPU.thePC.evenIncs[5].invsum.b_ myCPU.thePC.IncLoadIn[10] myCPU.thePC.IncLoadIn[10]_1538_0# 2 4
p myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.evenIncs[5].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.evenIncs[5].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.NORNANDCarryChain[13]_1541_0# Vdd 2 4
p myCPU.thePC.toIncrementor[12] myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.NORNANDCarryChain[13]_1541_0# 2 4
n myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.NORNANDCarryChain[13] GND 2 4
n myCPU.thePC.toIncrementor[12] myCPU.thePC.NORNANDCarryChain[13] GND 2 4
p myCPU.thePC.toIncrementor[12] myCPU.thePC.evenIncs[6].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[12] myCPU.thePC.evenIncs[6].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[6].invsum.a_ myCPU.thePC.IncLoadIn[12]_1546_0# GND 2 4
n myCPU.thePC.toIncrementor[12] myCPU.thePC.IncLoadIn[12] myCPU.thePC.IncLoadIn[12]_1546_0# 2 4
n myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.IncLoadIn[12]_1547_0# GND 2 4
n myCPU.thePC.evenIncs[6].invsum.b_ myCPU.thePC.IncLoadIn[12] myCPU.thePC.IncLoadIn[12]_1547_0# 2 4
p myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.IncLoadIn[12]_1548_0# Vdd 2 4
p myCPU.thePC.toIncrementor[12] myCPU.thePC.IncLoadIn[12] myCPU.thePC.IncLoadIn[12]_1548_0# 2 4
p myCPU.thePC.evenIncs[6].invsum.a_ myCPU.thePC.IncLoadIn[12]_1549_0# Vdd 2 4
p myCPU.thePC.evenIncs[6].invsum.b_ myCPU.thePC.IncLoadIn[12] myCPU.thePC.IncLoadIn[12]_1549_0# 2 4
p myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.evenIncs[6].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.evenIncs[6].invsum.a_ GND 2 4
p myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.NORNANDCarryChain[15]_1552_0# Vdd 2 4
p myCPU.thePC.toIncrementor[14] myCPU.thePC.NORNANDCarryChain[15] myCPU.thePC.NORNANDCarryChain[15]_1552_0# 2 4
n myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.NORNANDCarryChain[15] GND 2 4
n myCPU.thePC.toIncrementor[14] myCPU.thePC.NORNANDCarryChain[15] GND 2 4
p myCPU.thePC.toIncrementor[14] myCPU.thePC.evenIncs[7].invsum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[14] myCPU.thePC.evenIncs[7].invsum.b_ GND 2 4
n myCPU.thePC.evenIncs[7].invsum.a_ myCPU.thePC.IncLoadIn[14]_1557_0# GND 2 4
n myCPU.thePC.toIncrementor[14] myCPU.thePC.IncLoadIn[14] myCPU.thePC.IncLoadIn[14]_1557_0# 2 4
n myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.IncLoadIn[14]_1558_0# GND 2 4
n myCPU.thePC.evenIncs[7].invsum.b_ myCPU.thePC.IncLoadIn[14] myCPU.thePC.IncLoadIn[14]_1558_0# 2 4
p myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.IncLoadIn[14]_1559_0# Vdd 2 4
p myCPU.thePC.toIncrementor[14] myCPU.thePC.IncLoadIn[14] myCPU.thePC.IncLoadIn[14]_1559_0# 2 4
p myCPU.thePC.evenIncs[7].invsum.a_ myCPU.thePC.IncLoadIn[14]_1560_0# Vdd 2 4
p myCPU.thePC.evenIncs[7].invsum.b_ myCPU.thePC.IncLoadIn[14] myCPU.thePC.IncLoadIn[14]_1560_0# 2 4
p myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.evenIncs[7].invsum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.evenIncs[7].invsum.a_ GND 2 4
p myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.PCkonstant.toFile[0] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.PCkonstant.toFile[0] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[0].latchedBit__1565_0# GND 2 4
n out0 myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.PCkonstant.reg[0].latchedBit__1565_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[0].latchedBit__1566_0# Vdd 2 4
p out0 myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.PCkonstant.reg[0].latchedBit__1566_0# 2 4
n phi1 myCPU.thePC.KtoPC[0]_1567_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.KtoPC[0] myCPU.thePC.KtoPC[0]_1567_0# 2 4
p phi1_ myCPU.thePC.KtoPC[0]_1568_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.KtoPC[0] myCPU.thePC.KtoPC[0]_1568_0# 2 4
p myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.PCkonstant.toFile[1] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.PCkonstant.toFile[1] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[1].latchedBit__1571_0# GND 2 4
n out1 myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.PCkonstant.reg[1].latchedBit__1571_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[1].latchedBit__1572_0# Vdd 2 4
p out1 myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.PCkonstant.reg[1].latchedBit__1572_0# 2 4
n phi1 myCPU.thePC.KtoPC[1]_1573_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.KtoPC[1] myCPU.thePC.KtoPC[1]_1573_0# 2 4
p phi1_ myCPU.thePC.KtoPC[1]_1574_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.KtoPC[1] myCPU.thePC.KtoPC[1]_1574_0# 2 4
p myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.PCkonstant.toFile[2] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.PCkonstant.toFile[2] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[2].latchedBit__1577_0# GND 2 4
n out2 myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.PCkonstant.reg[2].latchedBit__1577_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[2].latchedBit__1578_0# Vdd 2 4
p out2 myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.PCkonstant.reg[2].latchedBit__1578_0# 2 4
n phi1 myCPU.thePC.KtoPC[2]_1579_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.KtoPC[2] myCPU.thePC.KtoPC[2]_1579_0# 2 4
p phi1_ myCPU.thePC.KtoPC[2]_1580_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.KtoPC[2] myCPU.thePC.KtoPC[2]_1580_0# 2 4
p myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.PCkonstant.toFile[3] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.PCkonstant.toFile[3] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[3].latchedBit__1583_0# GND 2 4
n out3 myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.PCkonstant.reg[3].latchedBit__1583_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[3].latchedBit__1584_0# Vdd 2 4
p out3 myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.PCkonstant.reg[3].latchedBit__1584_0# 2 4
n phi1 myCPU.thePC.KtoPC[3]_1585_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.KtoPC[3] myCPU.thePC.KtoPC[3]_1585_0# 2 4
p phi1_ myCPU.thePC.KtoPC[3]_1586_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.KtoPC[3] myCPU.thePC.KtoPC[3]_1586_0# 2 4
p myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.PCkonstant.toFile[4] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.PCkonstant.toFile[4] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[4].latchedBit__1589_0# GND 2 4
n out4 myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.PCkonstant.reg[4].latchedBit__1589_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[4].latchedBit__1590_0# Vdd 2 4
p out4 myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.PCkonstant.reg[4].latchedBit__1590_0# 2 4
n phi1 myCPU.thePC.KtoPC[4]_1591_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.KtoPC[4] myCPU.thePC.KtoPC[4]_1591_0# 2 4
p phi1_ myCPU.thePC.KtoPC[4]_1592_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.KtoPC[4] myCPU.thePC.KtoPC[4]_1592_0# 2 4
p myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.PCkonstant.toFile[5] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.PCkonstant.toFile[5] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[5].latchedBit__1595_0# GND 2 4
n out5 myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.PCkonstant.reg[5].latchedBit__1595_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[5].latchedBit__1596_0# Vdd 2 4
p out5 myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.PCkonstant.reg[5].latchedBit__1596_0# 2 4
n phi1 myCPU.thePC.KtoPC[5]_1597_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.KtoPC[5] myCPU.thePC.KtoPC[5]_1597_0# 2 4
p phi1_ myCPU.thePC.KtoPC[5]_1598_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.KtoPC[5] myCPU.thePC.KtoPC[5]_1598_0# 2 4
p myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.PCkonstant.toFile[6] Vdd 2 4
n myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.PCkonstant.toFile[6] GND 2 4
n phi0 myCPU.thePC.PCkonstant.reg[6].latchedBit__1601_0# GND 2 4
n out6 myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.PCkonstant.reg[6].latchedBit__1601_0# 2 4
p phi0_ myCPU.thePC.PCkonstant.reg[6].latchedBit__1602_0# Vdd 2 4
p out6 myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.PCkonstant.reg[6].latchedBit__1602_0# 2 4
n phi1 myCPU.thePC.KtoPC[6]_1603_0# GND 2 4
n myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.KtoPC[6] myCPU.thePC.KtoPC[6]_1603_0# 2 4
p phi1_ myCPU.thePC.KtoPC[6]_1604_0# Vdd 2 4
p myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.KtoPC[6] myCPU.thePC.KtoPC[6]_1604_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.branchWrite Vdd 2 4
n myCPU.thePC.branchWrite_ myCPU.thePC.branchWrite GND 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.incWrite Vdd 2 4
n myCPU.thePC.incWrite_ myCPU.thePC.incWrite GND 2 4
p myCPU.thePC.pcC.shouldIncOnCycle1_ myCPU.thePC.pcC.shouldIncOnCycle1 Vdd 2 4
n myCPU.thePC.pcC.shouldIncOnCycle1_ myCPU.thePC.pcC.shouldIncOnCycle1 GND 2 4
p myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch Vdd 2 4
n myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch GND 2 4
n controlPath4 myCPU.thePC.pcC.shouldBranch_ GND 2 4
n controlPath2 myCPU.thePC.pcC.shouldBranch__1614_0# GND 2 4
n latchedCarryOut myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch__1614_0# 2 4
n controlPath3 myCPU.thePC.pcC.shouldBranch__1615_0# GND 2 4
n logicalAccumulatorIs0 myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch__1615_0# 2 4
p latchedCarryOut myCPU.thePC.pcC.shouldBranch__1616_0# Vdd 2 4
p logicalAccumulatorIs0 myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch__1616_0# 2 4
p latchedCarryOut myCPU.thePC.pcC.shouldBranch__1617_0# Vdd 2 4
p controlPath3 myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch__1617_0# 2 4
p controlPath2 myCPU.thePC.pcC.shouldBranch__1618_0# Vdd 2 4
p logicalAccumulatorIs0 myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch__1618_0# 2 4
p controlPath2 myCPU.thePC.pcC.shouldBranch__1619_0# Vdd 2 4
p controlPath3 myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.shouldBranch__1619_0# 2 4
n BranchInstruction myCPU.thePC.pcC.shouldIncOnCycle1_ GND 2 4
n InputInstruction myCPU.thePC.pcC.shouldIncOnCycle1__1621_0# GND 2 4
n controlPath_3 myCPU.thePC.pcC.shouldIncOnCycle1_ myCPU.thePC.pcC.shouldIncOnCycle1__1621_0# 2 4
p BranchInstruction myCPU.thePC.pcC.shouldIncOnCycle1__1622_0# Vdd 2 4
p controlPath_3 myCPU.thePC.pcC.shouldIncOnCycle1_ myCPU.thePC.pcC.shouldIncOnCycle1__1622_0# 2 4
p BranchInstruction myCPU.thePC.pcC.shouldIncOnCycle1__1623_0# Vdd 2 4
p InputInstruction myCPU.thePC.pcC.shouldIncOnCycle1_ myCPU.thePC.pcC.shouldIncOnCycle1__1623_0# 2 4
n phi0 myCPU.thePC.incWrite__1624_0# GND 2 4
n instructionCycleCountIs2 myCPU.thePC.incWrite__1624_1# myCPU.thePC.incWrite__1624_0# 2 4
n myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1624_1# 2 4
n phi0 myCPU.thePC.incWrite__1625_0# GND 2 4
n instructionCycleCountIs1 myCPU.thePC.incWrite__1625_1# myCPU.thePC.incWrite__1625_0# 2 4
n myCPU.thePC.pcC.shouldIncOnCycle1 myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1625_1# 2 4
n phi0 myCPU.thePC.incWrite__1626_0# GND 2 4
n instructionCycleCountIs0 myCPU.thePC.incWrite__1626_1# myCPU.thePC.incWrite__1626_0# 2 4
n RESET_ myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1626_1# 2 4
p phi0 myCPU.thePC.incWrite_ Vdd 2 4
p instructionCycleCountIs0 myCPU.thePC.incWrite__1628_0# Vdd 2 4
p instructionCycleCountIs1 myCPU.thePC.incWrite__1628_1# myCPU.thePC.incWrite__1628_0# 2 4
p myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1628_1# 2 4
p instructionCycleCountIs0 myCPU.thePC.incWrite__1629_0# Vdd 2 4
p instructionCycleCountIs1 myCPU.thePC.incWrite__1629_1# myCPU.thePC.incWrite__1629_0# 2 4
p instructionCycleCountIs2 myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1629_1# 2 4
p instructionCycleCountIs0 myCPU.thePC.incWrite__1630_0# Vdd 2 4
p myCPU.thePC.pcC.shouldIncOnCycle1 myCPU.thePC.incWrite__1630_1# myCPU.thePC.incWrite__1630_0# 2 4
p myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1630_1# 2 4
p instructionCycleCountIs0 myCPU.thePC.incWrite__1631_0# Vdd 2 4
p myCPU.thePC.pcC.shouldIncOnCycle1 myCPU.thePC.incWrite__1631_1# myCPU.thePC.incWrite__1631_0# 2 4
p instructionCycleCountIs2 myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1631_1# 2 4
p RESET_ myCPU.thePC.incWrite__1632_0# Vdd 2 4
p instructionCycleCountIs1 myCPU.thePC.incWrite__1632_1# myCPU.thePC.incWrite__1632_0# 2 4
p myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1632_1# 2 4
p RESET_ myCPU.thePC.incWrite__1633_0# Vdd 2 4
p instructionCycleCountIs1 myCPU.thePC.incWrite__1633_1# myCPU.thePC.incWrite__1633_0# 2 4
p instructionCycleCountIs2 myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1633_1# 2 4
p RESET_ myCPU.thePC.incWrite__1634_0# Vdd 2 4
p myCPU.thePC.pcC.shouldIncOnCycle1 myCPU.thePC.incWrite__1634_1# myCPU.thePC.incWrite__1634_0# 2 4
p myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1634_1# 2 4
p RESET_ myCPU.thePC.incWrite__1635_0# Vdd 2 4
p myCPU.thePC.pcC.shouldIncOnCycle1 myCPU.thePC.incWrite__1635_1# myCPU.thePC.incWrite__1635_0# 2 4
p instructionCycleCountIs2 myCPU.thePC.incWrite_ myCPU.thePC.incWrite__1635_1# 2 4
n phi0 myCPU.thePC.branchWrite__1636_0# GND 2 4
n instructionCycleCountIs2 myCPU.thePC.branchWrite__1636_1# myCPU.thePC.branchWrite__1636_0# 2 4
n myCPU.thePC.pcC.shouldBranch myCPU.thePC.branchWrite_ myCPU.thePC.branchWrite__1636_1# 2 4
p phi0 myCPU.thePC.branchWrite_ Vdd 2 4
p instructionCycleCountIs2 myCPU.thePC.branchWrite_ Vdd 2 4
p myCPU.thePC.pcC.shouldBranch myCPU.thePC.branchWrite_ Vdd 2 4
p myCPU.thePC.oddRegs[0].currentAddress_ addr1 Vdd 2 4
n myCPU.thePC.oddRegs[0].currentAddress_ addr1 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[0].currentAddress__1642_0# GND 2 4
n out1 myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.oddRegs[0].currentAddress__1642_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[0].currentAddress__1643_0# GND 2 4
n myCPU.thePC.IncLoadIn[1] myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.oddRegs[0].currentAddress__1643_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[0].currentAddress__1644_0# Vdd 2 4
p out1 myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.oddRegs[0].currentAddress__1644_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[0].currentAddress__1645_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[1] myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.oddRegs[0].currentAddress__1645_0# 2 4
p RESET_ myCPU.thePC.oddRegs[0].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[1]_1647_0# GND 2 4
n myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.toIncrementor[1] myCPU.thePC.toIncrementor[1]_1647_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[1]_1648_0# Vdd 2 4
p myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.toIncrementor[1] myCPU.thePC.toIncrementor[1]_1648_0# 2 4
p myCPU.thePC.oddRegs[1].currentAddress_ addr3 Vdd 2 4
n myCPU.thePC.oddRegs[1].currentAddress_ addr3 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[1].currentAddress__1651_0# GND 2 4
n out3 myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.oddRegs[1].currentAddress__1651_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[1].currentAddress__1652_0# GND 2 4
n myCPU.thePC.IncLoadIn[3] myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.oddRegs[1].currentAddress__1652_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[1].currentAddress__1653_0# Vdd 2 4
p out3 myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.oddRegs[1].currentAddress__1653_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[1].currentAddress__1654_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[3] myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.oddRegs[1].currentAddress__1654_0# 2 4
p RESET_ myCPU.thePC.oddRegs[1].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[3]_1656_0# GND 2 4
n myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.toIncrementor[3] myCPU.thePC.toIncrementor[3]_1656_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[3]_1657_0# Vdd 2 4
p myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.toIncrementor[3] myCPU.thePC.toIncrementor[3]_1657_0# 2 4
p myCPU.thePC.oddRegs[2].currentAddress_ addr5 Vdd 2 4
n myCPU.thePC.oddRegs[2].currentAddress_ addr5 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[2].currentAddress__1660_0# GND 2 4
n out5 myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.oddRegs[2].currentAddress__1660_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[2].currentAddress__1661_0# GND 2 4
n myCPU.thePC.IncLoadIn[5] myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.oddRegs[2].currentAddress__1661_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[2].currentAddress__1662_0# Vdd 2 4
p out5 myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.oddRegs[2].currentAddress__1662_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[2].currentAddress__1663_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[5] myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.oddRegs[2].currentAddress__1663_0# 2 4
p RESET_ myCPU.thePC.oddRegs[2].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[5]_1665_0# GND 2 4
n myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.toIncrementor[5] myCPU.thePC.toIncrementor[5]_1665_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[5]_1666_0# Vdd 2 4
p myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.toIncrementor[5] myCPU.thePC.toIncrementor[5]_1666_0# 2 4
p myCPU.thePC.oddRegs[3].currentAddress_ addr7 Vdd 2 4
n myCPU.thePC.oddRegs[3].currentAddress_ addr7 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[3].currentAddress__1669_0# GND 2 4
n out7 myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.oddRegs[3].currentAddress__1669_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[3].currentAddress__1670_0# GND 2 4
n myCPU.thePC.IncLoadIn[7] myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.oddRegs[3].currentAddress__1670_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[3].currentAddress__1671_0# Vdd 2 4
p out7 myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.oddRegs[3].currentAddress__1671_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[3].currentAddress__1672_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[7] myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.oddRegs[3].currentAddress__1672_0# 2 4
p RESET_ myCPU.thePC.oddRegs[3].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[7]_1674_0# GND 2 4
n myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.toIncrementor[7] myCPU.thePC.toIncrementor[7]_1674_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[7]_1675_0# Vdd 2 4
p myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.toIncrementor[7] myCPU.thePC.toIncrementor[7]_1675_0# 2 4
p myCPU.thePC.oddRegs[4].currentAddress_ addr9 Vdd 2 4
n myCPU.thePC.oddRegs[4].currentAddress_ addr9 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[4].currentAddress__1678_0# GND 2 4
n myCPU.thePC.KtoPC[1] myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.oddRegs[4].currentAddress__1678_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[4].currentAddress__1679_0# GND 2 4
n myCPU.thePC.IncLoadIn[9] myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.oddRegs[4].currentAddress__1679_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[4].currentAddress__1680_0# Vdd 2 4
p myCPU.thePC.KtoPC[1] myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.oddRegs[4].currentAddress__1680_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[4].currentAddress__1681_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[9] myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.oddRegs[4].currentAddress__1681_0# 2 4
p RESET_ myCPU.thePC.oddRegs[4].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[9]_1683_0# GND 2 4
n myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.toIncrementor[9] myCPU.thePC.toIncrementor[9]_1683_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[9]_1684_0# Vdd 2 4
p myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.toIncrementor[9] myCPU.thePC.toIncrementor[9]_1684_0# 2 4
p myCPU.thePC.oddRegs[5].currentAddress_ addr11 Vdd 2 4
n myCPU.thePC.oddRegs[5].currentAddress_ addr11 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[5].currentAddress__1687_0# GND 2 4
n myCPU.thePC.KtoPC[3] myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.oddRegs[5].currentAddress__1687_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[5].currentAddress__1688_0# GND 2 4
n myCPU.thePC.IncLoadIn[11] myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.oddRegs[5].currentAddress__1688_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[5].currentAddress__1689_0# Vdd 2 4
p myCPU.thePC.KtoPC[3] myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.oddRegs[5].currentAddress__1689_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[5].currentAddress__1690_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[11] myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.oddRegs[5].currentAddress__1690_0# 2 4
p RESET_ myCPU.thePC.oddRegs[5].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[11]_1692_0# GND 2 4
n myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.toIncrementor[11] myCPU.thePC.toIncrementor[11]_1692_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[11]_1693_0# Vdd 2 4
p myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.toIncrementor[11] myCPU.thePC.toIncrementor[11]_1693_0# 2 4
p myCPU.thePC.oddRegs[6].currentAddress_ addr13 Vdd 2 4
n myCPU.thePC.oddRegs[6].currentAddress_ addr13 GND 2 4
n myCPU.thePC.branchWrite myCPU.thePC.oddRegs[6].currentAddress__1696_0# GND 2 4
n myCPU.thePC.KtoPC[5] myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.oddRegs[6].currentAddress__1696_0# 2 4
n myCPU.thePC.incWrite myCPU.thePC.oddRegs[6].currentAddress__1697_0# GND 2 4
n myCPU.thePC.IncLoadIn[13] myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.oddRegs[6].currentAddress__1697_0# 2 4
p myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[6].currentAddress__1698_0# Vdd 2 4
p myCPU.thePC.KtoPC[5] myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.oddRegs[6].currentAddress__1698_0# 2 4
p myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[6].currentAddress__1699_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[13] myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.oddRegs[6].currentAddress__1699_0# 2 4
p RESET_ myCPU.thePC.oddRegs[6].currentAddress_ Vdd 2 4
n phi1 myCPU.thePC.toIncrementor[13]_1701_0# GND 2 4
n myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.toIncrementor[13] myCPU.thePC.toIncrementor[13]_1701_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[13]_1702_0# Vdd 2 4
p myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.toIncrementor[13] myCPU.thePC.toIncrementor[13]_1702_0# 2 4
p out0 myCPU.thePC.evenRegs[0].BranchLoadIn_ Vdd 2 4
n out0 myCPU.thePC.evenRegs[0].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr0_1705_0# GND 2 4
n myCPU.thePC.evenRegs[0].BranchLoadIn_ addr0 addr0_1705_0# 2 4
n myCPU.thePC.incWrite addr0_1706_0# GND 2 4
n myCPU.thePC.IncLoadIn[0] addr0 addr0_1706_0# 2 4
n RESET addr0 GND 2 4
p myCPU.thePC.branchWrite_ addr0_1708_0# Vdd 2 4
p myCPU.thePC.evenRegs[0].BranchLoadIn_ addr0 addr0_1708_0# 2 4
p myCPU.thePC.incWrite_ addr0_1709_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[0] addr0 addr0_1709_0# 2 4
n phi1 myCPU.thePC.toIncrementor[0]_1710_0# GND 2 4
n addr0 myCPU.thePC.toIncrementor[0] myCPU.thePC.toIncrementor[0]_1710_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[0]_1711_0# Vdd 2 4
p addr0 myCPU.thePC.toIncrementor[0] myCPU.thePC.toIncrementor[0]_1711_0# 2 4
p out2 myCPU.thePC.evenRegs[1].BranchLoadIn_ Vdd 2 4
n out2 myCPU.thePC.evenRegs[1].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr2_1714_0# GND 2 4
n myCPU.thePC.evenRegs[1].BranchLoadIn_ addr2 addr2_1714_0# 2 4
n myCPU.thePC.incWrite addr2_1715_0# GND 2 4
n myCPU.thePC.IncLoadIn[2] addr2 addr2_1715_0# 2 4
n RESET addr2 GND 2 4
p myCPU.thePC.branchWrite_ addr2_1717_0# Vdd 2 4
p myCPU.thePC.evenRegs[1].BranchLoadIn_ addr2 addr2_1717_0# 2 4
p myCPU.thePC.incWrite_ addr2_1718_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[2] addr2 addr2_1718_0# 2 4
n phi1 myCPU.thePC.toIncrementor[2]_1719_0# GND 2 4
n addr2 myCPU.thePC.toIncrementor[2] myCPU.thePC.toIncrementor[2]_1719_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[2]_1720_0# Vdd 2 4
p addr2 myCPU.thePC.toIncrementor[2] myCPU.thePC.toIncrementor[2]_1720_0# 2 4
p out4 myCPU.thePC.evenRegs[2].BranchLoadIn_ Vdd 2 4
n out4 myCPU.thePC.evenRegs[2].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr4_1723_0# GND 2 4
n myCPU.thePC.evenRegs[2].BranchLoadIn_ addr4 addr4_1723_0# 2 4
n myCPU.thePC.incWrite addr4_1724_0# GND 2 4
n myCPU.thePC.IncLoadIn[4] addr4 addr4_1724_0# 2 4
n RESET addr4 GND 2 4
p myCPU.thePC.branchWrite_ addr4_1726_0# Vdd 2 4
p myCPU.thePC.evenRegs[2].BranchLoadIn_ addr4 addr4_1726_0# 2 4
p myCPU.thePC.incWrite_ addr4_1727_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[4] addr4 addr4_1727_0# 2 4
n phi1 myCPU.thePC.toIncrementor[4]_1728_0# GND 2 4
n addr4 myCPU.thePC.toIncrementor[4] myCPU.thePC.toIncrementor[4]_1728_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[4]_1729_0# Vdd 2 4
p addr4 myCPU.thePC.toIncrementor[4] myCPU.thePC.toIncrementor[4]_1729_0# 2 4
p out6 myCPU.thePC.evenRegs[3].BranchLoadIn_ Vdd 2 4
n out6 myCPU.thePC.evenRegs[3].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr6_1732_0# GND 2 4
n myCPU.thePC.evenRegs[3].BranchLoadIn_ addr6 addr6_1732_0# 2 4
n myCPU.thePC.incWrite addr6_1733_0# GND 2 4
n myCPU.thePC.IncLoadIn[6] addr6 addr6_1733_0# 2 4
n RESET addr6 GND 2 4
p myCPU.thePC.branchWrite_ addr6_1735_0# Vdd 2 4
p myCPU.thePC.evenRegs[3].BranchLoadIn_ addr6 addr6_1735_0# 2 4
p myCPU.thePC.incWrite_ addr6_1736_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[6] addr6 addr6_1736_0# 2 4
n phi1 myCPU.thePC.toIncrementor[6]_1737_0# GND 2 4
n addr6 myCPU.thePC.toIncrementor[6] myCPU.thePC.toIncrementor[6]_1737_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[6]_1738_0# Vdd 2 4
p addr6 myCPU.thePC.toIncrementor[6] myCPU.thePC.toIncrementor[6]_1738_0# 2 4
p myCPU.thePC.KtoPC[0] myCPU.thePC.evenRegs[4].BranchLoadIn_ Vdd 2 4
n myCPU.thePC.KtoPC[0] myCPU.thePC.evenRegs[4].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr8_1741_0# GND 2 4
n myCPU.thePC.evenRegs[4].BranchLoadIn_ addr8 addr8_1741_0# 2 4
n myCPU.thePC.incWrite addr8_1742_0# GND 2 4
n myCPU.thePC.IncLoadIn[8] addr8 addr8_1742_0# 2 4
n RESET addr8 GND 2 4
p myCPU.thePC.branchWrite_ addr8_1744_0# Vdd 2 4
p myCPU.thePC.evenRegs[4].BranchLoadIn_ addr8 addr8_1744_0# 2 4
p myCPU.thePC.incWrite_ addr8_1745_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[8] addr8 addr8_1745_0# 2 4
n phi1 myCPU.thePC.toIncrementor[8]_1746_0# GND 2 4
n addr8 myCPU.thePC.toIncrementor[8] myCPU.thePC.toIncrementor[8]_1746_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[8]_1747_0# Vdd 2 4
p addr8 myCPU.thePC.toIncrementor[8] myCPU.thePC.toIncrementor[8]_1747_0# 2 4
p myCPU.thePC.KtoPC[2] myCPU.thePC.evenRegs[5].BranchLoadIn_ Vdd 2 4
n myCPU.thePC.KtoPC[2] myCPU.thePC.evenRegs[5].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr10_1750_0# GND 2 4
n myCPU.thePC.evenRegs[5].BranchLoadIn_ addr10 addr10_1750_0# 2 4
n myCPU.thePC.incWrite addr10_1751_0# GND 2 4
n myCPU.thePC.IncLoadIn[10] addr10 addr10_1751_0# 2 4
n RESET addr10 GND 2 4
p myCPU.thePC.branchWrite_ addr10_1753_0# Vdd 2 4
p myCPU.thePC.evenRegs[5].BranchLoadIn_ addr10 addr10_1753_0# 2 4
p myCPU.thePC.incWrite_ addr10_1754_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[10] addr10 addr10_1754_0# 2 4
n phi1 myCPU.thePC.toIncrementor[10]_1755_0# GND 2 4
n addr10 myCPU.thePC.toIncrementor[10] myCPU.thePC.toIncrementor[10]_1755_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[10]_1756_0# Vdd 2 4
p addr10 myCPU.thePC.toIncrementor[10] myCPU.thePC.toIncrementor[10]_1756_0# 2 4
p myCPU.thePC.KtoPC[4] myCPU.thePC.evenRegs[6].BranchLoadIn_ Vdd 2 4
n myCPU.thePC.KtoPC[4] myCPU.thePC.evenRegs[6].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr12_1759_0# GND 2 4
n myCPU.thePC.evenRegs[6].BranchLoadIn_ addr12 addr12_1759_0# 2 4
n myCPU.thePC.incWrite addr12_1760_0# GND 2 4
n myCPU.thePC.IncLoadIn[12] addr12 addr12_1760_0# 2 4
n RESET addr12 GND 2 4
p myCPU.thePC.branchWrite_ addr12_1762_0# Vdd 2 4
p myCPU.thePC.evenRegs[6].BranchLoadIn_ addr12 addr12_1762_0# 2 4
p myCPU.thePC.incWrite_ addr12_1763_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[12] addr12 addr12_1763_0# 2 4
n phi1 myCPU.thePC.toIncrementor[12]_1764_0# GND 2 4
n addr12 myCPU.thePC.toIncrementor[12] myCPU.thePC.toIncrementor[12]_1764_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[12]_1765_0# Vdd 2 4
p addr12 myCPU.thePC.toIncrementor[12] myCPU.thePC.toIncrementor[12]_1765_0# 2 4
p myCPU.thePC.KtoPC[6] myCPU.thePC.evenRegs[7].BranchLoadIn_ Vdd 2 4
n myCPU.thePC.KtoPC[6] myCPU.thePC.evenRegs[7].BranchLoadIn_ GND 2 4
n myCPU.thePC.branchWrite addr14_1768_0# GND 2 4
n myCPU.thePC.evenRegs[7].BranchLoadIn_ addr14 addr14_1768_0# 2 4
n myCPU.thePC.incWrite addr14_1769_0# GND 2 4
n myCPU.thePC.IncLoadIn[14] addr14 addr14_1769_0# 2 4
n RESET addr14 GND 2 4
p myCPU.thePC.branchWrite_ addr14_1771_0# Vdd 2 4
p myCPU.thePC.evenRegs[7].BranchLoadIn_ addr14 addr14_1771_0# 2 4
p myCPU.thePC.incWrite_ addr14_1772_0# Vdd 2 4
p myCPU.thePC.IncLoadIn[14] addr14 addr14_1772_0# 2 4
n phi1 myCPU.thePC.toIncrementor[14]_1773_0# GND 2 4
n addr14 myCPU.thePC.toIncrementor[14] myCPU.thePC.toIncrementor[14]_1773_0# 2 4
p phi1_ myCPU.thePC.toIncrementor[14]_1774_0# Vdd 2 4
p addr14 myCPU.thePC.toIncrementor[14] myCPU.thePC.toIncrementor[14]_1774_0# 2 4
p myCPU.thePC.toIncrementor[1] myCPU.thePC.oddIncs[0].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[1] myCPU.thePC.oddIncs[0].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.IncLoadIn[1]_1777_0# GND 2 4
n myCPU.thePC.toIncrementor[1] myCPU.thePC.IncLoadIn[1] myCPU.thePC.IncLoadIn[1]_1777_0# 2 4
n myCPU.thePC.oddIncs[0].sum.a_ myCPU.thePC.IncLoadIn[1]_1778_0# GND 2 4
n myCPU.thePC.oddIncs[0].sum.b_ myCPU.thePC.IncLoadIn[1] myCPU.thePC.IncLoadIn[1]_1778_0# 2 4
p myCPU.thePC.oddIncs[0].sum.a_ myCPU.thePC.IncLoadIn[1]_1779_0# Vdd 2 4
p myCPU.thePC.toIncrementor[1] myCPU.thePC.IncLoadIn[1] myCPU.thePC.IncLoadIn[1]_1779_0# 2 4
p myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.IncLoadIn[1]_1780_0# Vdd 2 4
p myCPU.thePC.oddIncs[0].sum.b_ myCPU.thePC.IncLoadIn[1] myCPU.thePC.IncLoadIn[1]_1780_0# 2 4
p myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.oddIncs[0].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.oddIncs[0].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.NORNANDCarryChain[2]_1783_0# GND 2 4
n myCPU.thePC.toIncrementor[1] myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.NORNANDCarryChain[2]_1783_0# 2 4
p myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.NORNANDCarryChain[2] Vdd 2 4
p myCPU.thePC.toIncrementor[1] myCPU.thePC.NORNANDCarryChain[2] Vdd 2 4
p myCPU.thePC.toIncrementor[3] myCPU.thePC.oddIncs[1].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[3] myCPU.thePC.oddIncs[1].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.IncLoadIn[3]_1788_0# GND 2 4
n myCPU.thePC.toIncrementor[3] myCPU.thePC.IncLoadIn[3] myCPU.thePC.IncLoadIn[3]_1788_0# 2 4
n myCPU.thePC.oddIncs[1].sum.a_ myCPU.thePC.IncLoadIn[3]_1789_0# GND 2 4
n myCPU.thePC.oddIncs[1].sum.b_ myCPU.thePC.IncLoadIn[3] myCPU.thePC.IncLoadIn[3]_1789_0# 2 4
p myCPU.thePC.oddIncs[1].sum.a_ myCPU.thePC.IncLoadIn[3]_1790_0# Vdd 2 4
p myCPU.thePC.toIncrementor[3] myCPU.thePC.IncLoadIn[3] myCPU.thePC.IncLoadIn[3]_1790_0# 2 4
p myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.IncLoadIn[3]_1791_0# Vdd 2 4
p myCPU.thePC.oddIncs[1].sum.b_ myCPU.thePC.IncLoadIn[3] myCPU.thePC.IncLoadIn[3]_1791_0# 2 4
p myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.oddIncs[1].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.oddIncs[1].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.NORNANDCarryChain[4]_1794_0# GND 2 4
n myCPU.thePC.toIncrementor[3] myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.NORNANDCarryChain[4]_1794_0# 2 4
p myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.NORNANDCarryChain[4] Vdd 2 4
p myCPU.thePC.toIncrementor[3] myCPU.thePC.NORNANDCarryChain[4] Vdd 2 4
p myCPU.thePC.toIncrementor[5] myCPU.thePC.oddIncs[2].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[5] myCPU.thePC.oddIncs[2].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.IncLoadIn[5]_1799_0# GND 2 4
n myCPU.thePC.toIncrementor[5] myCPU.thePC.IncLoadIn[5] myCPU.thePC.IncLoadIn[5]_1799_0# 2 4
n myCPU.thePC.oddIncs[2].sum.a_ myCPU.thePC.IncLoadIn[5]_1800_0# GND 2 4
n myCPU.thePC.oddIncs[2].sum.b_ myCPU.thePC.IncLoadIn[5] myCPU.thePC.IncLoadIn[5]_1800_0# 2 4
p myCPU.thePC.oddIncs[2].sum.a_ myCPU.thePC.IncLoadIn[5]_1801_0# Vdd 2 4
p myCPU.thePC.toIncrementor[5] myCPU.thePC.IncLoadIn[5] myCPU.thePC.IncLoadIn[5]_1801_0# 2 4
p myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.IncLoadIn[5]_1802_0# Vdd 2 4
p myCPU.thePC.oddIncs[2].sum.b_ myCPU.thePC.IncLoadIn[5] myCPU.thePC.IncLoadIn[5]_1802_0# 2 4
p myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.oddIncs[2].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.oddIncs[2].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.NORNANDCarryChain[6]_1805_0# GND 2 4
n myCPU.thePC.toIncrementor[5] myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.NORNANDCarryChain[6]_1805_0# 2 4
p myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.NORNANDCarryChain[6] Vdd 2 4
p myCPU.thePC.toIncrementor[5] myCPU.thePC.NORNANDCarryChain[6] Vdd 2 4
p myCPU.thePC.toIncrementor[7] myCPU.thePC.oddIncs[3].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[7] myCPU.thePC.oddIncs[3].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.IncLoadIn[7]_1810_0# GND 2 4
n myCPU.thePC.toIncrementor[7] myCPU.thePC.IncLoadIn[7] myCPU.thePC.IncLoadIn[7]_1810_0# 2 4
n myCPU.thePC.oddIncs[3].sum.a_ myCPU.thePC.IncLoadIn[7]_1811_0# GND 2 4
n myCPU.thePC.oddIncs[3].sum.b_ myCPU.thePC.IncLoadIn[7] myCPU.thePC.IncLoadIn[7]_1811_0# 2 4
p myCPU.thePC.oddIncs[3].sum.a_ myCPU.thePC.IncLoadIn[7]_1812_0# Vdd 2 4
p myCPU.thePC.toIncrementor[7] myCPU.thePC.IncLoadIn[7] myCPU.thePC.IncLoadIn[7]_1812_0# 2 4
p myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.IncLoadIn[7]_1813_0# Vdd 2 4
p myCPU.thePC.oddIncs[3].sum.b_ myCPU.thePC.IncLoadIn[7] myCPU.thePC.IncLoadIn[7]_1813_0# 2 4
p myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.oddIncs[3].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.oddIncs[3].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.NORNANDCarryChain[8]_1816_0# GND 2 4
n myCPU.thePC.toIncrementor[7] myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.NORNANDCarryChain[8]_1816_0# 2 4
p myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.NORNANDCarryChain[8] Vdd 2 4
p myCPU.thePC.toIncrementor[7] myCPU.thePC.NORNANDCarryChain[8] Vdd 2 4
p myCPU.thePC.toIncrementor[9] myCPU.thePC.oddIncs[4].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[9] myCPU.thePC.oddIncs[4].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.IncLoadIn[9]_1821_0# GND 2 4
n myCPU.thePC.toIncrementor[9] myCPU.thePC.IncLoadIn[9] myCPU.thePC.IncLoadIn[9]_1821_0# 2 4
n myCPU.thePC.oddIncs[4].sum.a_ myCPU.thePC.IncLoadIn[9]_1822_0# GND 2 4
n myCPU.thePC.oddIncs[4].sum.b_ myCPU.thePC.IncLoadIn[9] myCPU.thePC.IncLoadIn[9]_1822_0# 2 4
p myCPU.thePC.oddIncs[4].sum.a_ myCPU.thePC.IncLoadIn[9]_1823_0# Vdd 2 4
p myCPU.thePC.toIncrementor[9] myCPU.thePC.IncLoadIn[9] myCPU.thePC.IncLoadIn[9]_1823_0# 2 4
p myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.IncLoadIn[9]_1824_0# Vdd 2 4
p myCPU.thePC.oddIncs[4].sum.b_ myCPU.thePC.IncLoadIn[9] myCPU.thePC.IncLoadIn[9]_1824_0# 2 4
p myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.oddIncs[4].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.oddIncs[4].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.NORNANDCarryChain[10]_1827_0# GND 2 4
n myCPU.thePC.toIncrementor[9] myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.NORNANDCarryChain[10]_1827_0# 2 4
p myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.NORNANDCarryChain[10] Vdd 2 4
p myCPU.thePC.toIncrementor[9] myCPU.thePC.NORNANDCarryChain[10] Vdd 2 4
p myCPU.thePC.toIncrementor[11] myCPU.thePC.oddIncs[5].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[11] myCPU.thePC.oddIncs[5].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.IncLoadIn[11]_1832_0# GND 2 4
n myCPU.thePC.toIncrementor[11] myCPU.thePC.IncLoadIn[11] myCPU.thePC.IncLoadIn[11]_1832_0# 2 4
n myCPU.thePC.oddIncs[5].sum.a_ myCPU.thePC.IncLoadIn[11]_1833_0# GND 2 4
n myCPU.thePC.oddIncs[5].sum.b_ myCPU.thePC.IncLoadIn[11] myCPU.thePC.IncLoadIn[11]_1833_0# 2 4
p myCPU.thePC.oddIncs[5].sum.a_ myCPU.thePC.IncLoadIn[11]_1834_0# Vdd 2 4
p myCPU.thePC.toIncrementor[11] myCPU.thePC.IncLoadIn[11] myCPU.thePC.IncLoadIn[11]_1834_0# 2 4
p myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.IncLoadIn[11]_1835_0# Vdd 2 4
p myCPU.thePC.oddIncs[5].sum.b_ myCPU.thePC.IncLoadIn[11] myCPU.thePC.IncLoadIn[11]_1835_0# 2 4
p myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.oddIncs[5].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.oddIncs[5].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.NORNANDCarryChain[12]_1838_0# GND 2 4
n myCPU.thePC.toIncrementor[11] myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.NORNANDCarryChain[12]_1838_0# 2 4
p myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.NORNANDCarryChain[12] Vdd 2 4
p myCPU.thePC.toIncrementor[11] myCPU.thePC.NORNANDCarryChain[12] Vdd 2 4
p myCPU.thePC.toIncrementor[13] myCPU.thePC.oddIncs[6].sum.b_ Vdd 2 4
n myCPU.thePC.toIncrementor[13] myCPU.thePC.oddIncs[6].sum.b_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.IncLoadIn[13]_1843_0# GND 2 4
n myCPU.thePC.toIncrementor[13] myCPU.thePC.IncLoadIn[13] myCPU.thePC.IncLoadIn[13]_1843_0# 2 4
n myCPU.thePC.oddIncs[6].sum.a_ myCPU.thePC.IncLoadIn[13]_1844_0# GND 2 4
n myCPU.thePC.oddIncs[6].sum.b_ myCPU.thePC.IncLoadIn[13] myCPU.thePC.IncLoadIn[13]_1844_0# 2 4
p myCPU.thePC.oddIncs[6].sum.a_ myCPU.thePC.IncLoadIn[13]_1845_0# Vdd 2 4
p myCPU.thePC.toIncrementor[13] myCPU.thePC.IncLoadIn[13] myCPU.thePC.IncLoadIn[13]_1845_0# 2 4
p myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.IncLoadIn[13]_1846_0# Vdd 2 4
p myCPU.thePC.oddIncs[6].sum.b_ myCPU.thePC.IncLoadIn[13] myCPU.thePC.IncLoadIn[13]_1846_0# 2 4
p myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.oddIncs[6].sum.a_ Vdd 2 4
n myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.oddIncs[6].sum.a_ GND 2 4
n myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.NORNANDCarryChain[14]_1849_0# GND 2 4
n myCPU.thePC.toIncrementor[13] myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.NORNANDCarryChain[14]_1849_0# 2 4
p myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.NORNANDCarryChain[14] Vdd 2 4
p myCPU.thePC.toIncrementor[13] myCPU.thePC.NORNANDCarryChain[14] Vdd 2 4
p simpleRead BranchInstruction_1852_0# Vdd 2 4
p simpleWrite BranchInstruction_1852_1# BranchInstruction_1852_0# 2 4
p controlPath_5 BranchInstruction BranchInstruction_1852_1# 2 4
n simpleRead BranchInstruction GND 2 4
n simpleWrite BranchInstruction GND 2 4
n controlPath_5 BranchInstruction GND 2 4
p controlPath_5 Register5Read_1856_0# Vdd 2 4
p controlPath4 Register5Read_1856_1# Register5Read_1856_0# 2 4
p controlPath_3 Register5Read Register5Read_1856_1# 2 4
n controlPath_5 Register5Read GND 2 4
n controlPath4 Register5Read GND 2 4
n controlPath_3 Register5Read GND 2 4
p BranchInstruction BranchInstruction_ Vdd 2 4
n BranchInstruction BranchInstruction_ GND 2 4
p controlPath_2 Register7Write_1862_0# Vdd 2 4
p controlPath_1 Register7Write_1862_1# Register7Write_1862_0# 2 4
p controlPath_0 Register7Write Register7Write_1862_1# 2 4
n controlPath_2 Register7Write GND 2 4
n controlPath_1 Register7Write GND 2 4
n controlPath_0 Register7Write GND 2 4
p controlPath5 Register3Read_1866_0# Vdd 2 4
p controlPath_4 Register3Read_1866_1# Register3Read_1866_0# 2 4
p controlPath_3 Register3Read Register3Read_1866_1# 2 4
n controlPath5 Register3Read GND 2 4
n controlPath_4 Register3Read GND 2 4
n controlPath_3 Register3Read GND 2 4
p simpleRead ShiftInstruction_1870_0# Vdd 2 4
p simpleWrite ShiftInstruction_1870_1# ShiftInstruction_1870_0# 2 4
p controlPath5 ShiftInstruction_1870_2# ShiftInstruction_1870_1# 2 4
p controlPath_1 ShiftInstruction ShiftInstruction_1870_2# 2 4
n simpleRead ShiftInstruction GND 2 4
n simpleWrite ShiftInstruction GND 2 4
n controlPath5 ShiftInstruction GND 2 4
n controlPath_1 ShiftInstruction GND 2 4
p controlPath_5 Register4Read_1875_0# Vdd 2 4
p controlPath4 Register4Read_1875_1# Register4Read_1875_0# 2 4
p controlPath3 Register4Read Register4Read_1875_1# 2 4
n controlPath_5 Register4Read GND 2 4
n controlPath4 Register4Read GND 2 4
n controlPath3 Register4Read GND 2 4
p controlPath_7 LogicalInstruction_1879_0# Vdd 2 4
p simpleWrite LogicalInstruction_1879_1# LogicalInstruction_1879_0# 2 4
p controlPath_2 LogicalInstruction LogicalInstruction_1879_1# 2 4
n controlPath_7 LogicalInstruction GND 2 4
n simpleWrite LogicalInstruction GND 2 4
n controlPath_2 LogicalInstruction GND 2 4
p controlPath2 Register3Write_1883_0# Vdd 2 4
p controlPath_1 Register3Write_1883_1# Register3Write_1883_0# 2 4
p controlPath_0 Register3Write Register3Write_1883_1# 2 4
n controlPath2 Register3Write GND 2 4
n controlPath_1 Register3Write GND 2 4
n controlPath_0 Register3Write GND 2 4
p controlPath_5 Register6Read_1887_0# Vdd 2 4
p controlPath_4 Register6Read_1887_1# Register6Read_1887_0# 2 4
p controlPath3 Register6Read Register6Read_1887_1# 2 4
n controlPath_5 Register6Read GND 2 4
n controlPath_4 Register6Read GND 2 4
n controlPath3 Register6Read GND 2 4
p controlPath2 Register1Write_1891_0# Vdd 2 4
p controlPath1 Register1Write_1891_1# Register1Write_1891_0# 2 4
p controlPath_0 Register1Write Register1Write_1891_1# 2 4
n controlPath2 Register1Write GND 2 4
n controlPath1 Register1Write GND 2 4
n controlPath_0 Register1Write GND 2 4
p iccB0 instructionCycleCountIs0_1895_0# Vdd 2 4
p iccB1 instructionCycleCountIs0 instructionCycleCountIs0_1895_0# 2 4
n iccB0 instructionCycleCountIs0 GND 2 4
n iccB1 instructionCycleCountIs0 GND 2 4
p simpleRead PWMInstruction_1898_0# Vdd 2 4
p simpleWrite PWMInstruction_1898_1# PWMInstruction_1898_0# 2 4
p controlPath5 PWMInstruction_1898_2# PWMInstruction_1898_1# 2 4
p controlPath_4 PWMInstruction PWMInstruction_1898_2# 2 4
n simpleRead PWMInstruction GND 2 4
n simpleWrite PWMInstruction GND 2 4
n controlPath5 PWMInstruction GND 2 4
n controlPath_4 PWMInstruction GND 2 4
= addr0 addr[0]
= addr0 myCPU.thePC.evenRegs[0].currentAddress
= addr0 myCPU.thePC.evenRegs[0].toAddrBus
= addr10 addr[10]
= addr10 myCPU.thePC.evenRegs[5].currentAddress
= addr10 myCPU.thePC.evenRegs[5].toAddrBus
= addr11 addr[11]
= addr11 myCPU.thePC.oddRegs[5].ABI.out
= addr11 myCPU.thePC.oddRegs[5].toAddrBus
= addr12 addr[12]
= addr12 myCPU.thePC.evenRegs[6].currentAddress
= addr12 myCPU.thePC.evenRegs[6].toAddrBus
= addr13 addr[13]
= addr13 myCPU.thePC.oddRegs[6].ABI.out
= addr13 myCPU.thePC.oddRegs[6].toAddrBus
= addr14 addr[14]
= addr14 myCPU.thePC.evenRegs[7].currentAddress
= addr14 myCPU.thePC.evenRegs[7].toAddrBus
= addr1 addr[1]
= addr1 myCPU.thePC.oddRegs[0].ABI.out
= addr1 myCPU.thePC.oddRegs[0].toAddrBus
= addr2 addr[2]
= addr2 myCPU.thePC.evenRegs[1].currentAddress
= addr2 myCPU.thePC.evenRegs[1].toAddrBus
= addr3 addr[3]
= addr3 myCPU.thePC.oddRegs[1].ABI.out
= addr3 myCPU.thePC.oddRegs[1].toAddrBus
= addr4 addr[4]
= addr4 myCPU.thePC.evenRegs[2].currentAddress
= addr4 myCPU.thePC.evenRegs[2].toAddrBus
= addr5 addr[5]
= addr5 myCPU.thePC.oddRegs[2].ABI.out
= addr5 myCPU.thePC.oddRegs[2].toAddrBus
= addr6 addr[6]
= addr6 myCPU.thePC.evenRegs[3].currentAddress
= addr6 myCPU.thePC.evenRegs[3].toAddrBus
= addr7 addr[7]
= addr7 myCPU.thePC.oddRegs[3].ABI.out
= addr7 myCPU.thePC.oddRegs[3].toAddrBus
= addr8 addr[8]
= addr8 myCPU.thePC.evenRegs[4].currentAddress
= addr8 myCPU.thePC.evenRegs[4].toAddrBus
= addr9 addr[9]
= addr9 myCPU.thePC.oddRegs[4].ABI.out
= addr9 myCPU.thePC.oddRegs[4].toAddrBus
= addrselect asel.genOut.out
= addrselect asel.out
= ALWAYSHIGH myCPU.register1.Ctl.g0_
= ALWAYSHIGH myCPU.register1.FNode[0].FReg.zin
= ALWAYSHIGH myCPU.register1.FNode[0].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[0].g0_
= ALWAYSHIGH myCPU.register1.FNode[0].zin
= ALWAYSHIGH myCPU.register1.FNode[1].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[1].g0_
= ALWAYSHIGH myCPU.register1.FNode[2].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[2].g0_
= ALWAYSHIGH myCPU.register1.FNode[3].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[3].g0_
= ALWAYSHIGH myCPU.register1.FNode[4].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[4].g0_
= ALWAYSHIGH myCPU.register1.FNode[5].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[5].g0_
= ALWAYSHIGH myCPU.register1.FNode[6].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[6].g0_
= ALWAYSHIGH myCPU.register1.FNode[7].Function.g0_
= ALWAYSHIGH myCPU.register1.FNode[7].g0_
= ALWAYSHIGH myCPU.register1.g0_
= ALWAYSHIGH myCPU.register1.z[0]
= ALWAYSHIGH myCPU.register3.c[0]
= ALWAYSHIGH myCPU.register3.PWMCells[0].cin
= ALWAYSHIGH myCPU.register3.PWMCells[0].Incrementer.cin
= ALWAYSLOW myCPU.register3.eq_[0]
= ALWAYSLOW myCPU.register3.PWMCells[0].Comparator.eqin_
= ALWAYSLOW myCPU.register3.PWMCells[0].Comparator.zin_
= ALWAYSLOW myCPU.register3.PWMCells[0].eqin_
= ALWAYSLOW myCPU.register3.PWMCells[0].zin_
= ALWAYSLOW myCPU.register3.z_[0]
= ALWAYSLOW myCPU.thePC.evenIncs[0].carry.a
= ALWAYSLOW myCPU.thePC.evenIncs[0].cin_
= ALWAYSLOW myCPU.thePC.evenIncs[0].invsum.a
= ALWAYSLOW myCPU.thePC.evenIncs[0].invsum.nota.in
= ALWAYSLOW myCPU.thePC.NORNANDCarryChain[0]
= ArithmeticInstruction IdentifyArithmeticInstruction.out
= asel.out_ asel.genOut.in
= BranchInstruction BrIinv.in
= BranchInstruction_ BrIinv.out
= BranchInstruction IdentifyBranchInstruction.out
C addr0 GND 100
C addr10 GND 100
C addr11 GND 100
C addr12 GND 100
C addr13 GND 100
C addr14 GND 100
C addr1 GND 100
C addr2 GND 100
C addr3 GND 100
C addr4 GND 100
C addr5 GND 100
C addr6 GND 100
C addr7 GND 100
C addr8 GND 100
C addr9 GND 100
C addrselect GND 100
C ALWAYSHIGH GND 100
C ALWAYSLOW GND 100
C ArithmeticInstruction GND 100
C asel.out_ GND 100
C BranchInstruction GND 100
C BranchInstruction_ GND 100
C controlPath_0 GND 100
C controlPath0 GND 100
C controlPath_1 GND 100
C controlPath1 GND 100
C controlPath_2 GND 100
C controlPath2 GND 100
C controlPath_3 GND 100
C controlPath3 GND 100
C controlPath_4 GND 100
C controlPath4 GND 100
C controlPath_5 GND 100
C controlPath5 GND 100
C controlPath_6 GND 100
C controlPath_7 GND 100
C datawrite GND 100
C dwri.out_ GND 100
C iccB0 GND 100
C iccB0_ GND 100
C iccB1 GND 100
C iccB1_ GND 100
C in0 GND 100
C in1 GND 100
C in2 GND 100
C in3 GND 100
C in4 GND 100
C in5 GND 100
C in6 GND 100
C in7 GND 100
C InputInstruction GND 100
C instructionCycleCountIs0 GND 100
C instructionCycleCountIs1 GND 100
C instructionCycleCountIs2 GND 100
C latchedCarryOut GND 100
C logicalAccumulatorIs0 GND 100
C LogicalInstruction GND 100
C memselect GND 100
C msel.out_ GND 100
C myCPU.inputRead GND 100
C myCPU.inputRead_ GND 100
C myCPU.inputRegCtrl.ungatedRead_ GND 100
C myCPU.inputReg.ireg[0].bFOw_ GND 100
C myCPU.inputReg.ireg[1].bFOw_ GND 100
C myCPU.inputReg.ireg[2].bFOw_ GND 100
C myCPU.inputReg.ireg[3].bFOw_ GND 100
C myCPU.inputReg.ireg[4].bFOw_ GND 100
C myCPU.inputReg.ireg[5].bFOw_ GND 100
C myCPU.inputReg.ireg[6].bFOw_ GND 100
C myCPU.inputReg.ireg[7].bFOw_ GND 100
C myCPU.reg4r GND 100
C myCPU.reg4r_ GND 100
C myCPU.reg4w GND 100
C myCPU.reg4w_ GND 100
C myCPU.reg5r GND 100
C myCPU.reg5r_ GND 100
C myCPU.reg5w GND 100
C myCPU.reg5w_ GND 100
C myCPU.reg6r GND 100
C myCPU.reg6r_ GND 100
C myCPU.reg6w GND 100
C myCPU.reg6w_ GND 100
C myCPU.reg7r GND 100
C myCPU.reg7r_ GND 100
C myCPU.reg7w GND 100
C myCPU.reg7w_ GND 100
C myCPU.register0.additiveAcc[0].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[0].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[0].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[0].asb.b_ GND 100
C myCPU.register0.additiveAcc[0].asb.opb GND 100
C myCPU.register0.additiveAcc[0].fromAdder GND 100
C myCPU.register0.additiveAcc[0].toAdder GND 100
C myCPU.register0.additiveAcc[1].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[1].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[1].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[1].asb.b_ GND 100
C myCPU.register0.additiveAcc[1].asb.opb GND 100
C myCPU.register0.additiveAcc[1].fromAdder GND 100
C myCPU.register0.additiveAcc[1].toAdder GND 100
C myCPU.register0.additiveAcc[2].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[2].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[2].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[2].asb.b_ GND 100
C myCPU.register0.additiveAcc[2].asb.opb GND 100
C myCPU.register0.additiveAcc[2].fromAdder GND 100
C myCPU.register0.additiveAcc[2].toAdder GND 100
C myCPU.register0.additiveAcc[3].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[3].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[3].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[3].asb.b_ GND 100
C myCPU.register0.additiveAcc[3].asb.opb GND 100
C myCPU.register0.additiveAcc[3].fromAdder GND 100
C myCPU.register0.additiveAcc[3].toAdder GND 100
C myCPU.register0.additiveAcc[4].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[4].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[4].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[4].asb.b_ GND 100
C myCPU.register0.additiveAcc[4].asb.opb GND 100
C myCPU.register0.additiveAcc[4].fromAdder GND 100
C myCPU.register0.additiveAcc[4].toAdder GND 100
C myCPU.register0.additiveAcc[5].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[5].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[5].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[5].asb.b_ GND 100
C myCPU.register0.additiveAcc[5].asb.opb GND 100
C myCPU.register0.additiveAcc[5].fromAdder GND 100
C myCPU.register0.additiveAcc[5].toAdder GND 100
C myCPU.register0.additiveAcc[6].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[6].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[6].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[6].asb.b_ GND 100
C myCPU.register0.additiveAcc[6].asb.opb GND 100
C myCPU.register0.additiveAcc[6].fromAdder GND 100
C myCPU.register0.additiveAcc[6].toAdder GND 100
C myCPU.register0.additiveAcc[7].aab.accumulated_ GND 100
C myCPU.register0.additiveAcc[7].asb.Add.int1 GND 100
C myCPU.register0.additiveAcc[7].asb.Add.int2 GND 100
C myCPU.register0.additiveAcc[7].asb.b_ GND 100
C myCPU.register0.additiveAcc[7].asb.opb GND 100
C myCPU.register0.additiveAcc[7].fromAdder GND 100
C myCPU.register0.additiveAcc[7].toAdder GND 100
C myCPU.register0.c[1] GND 100
C myCPU.register0.c[2] GND 100
C myCPU.register0.c[3] GND 100
C myCPU.register0.c[4] GND 100
C myCPU.register0.c[5] GND 100
C myCPU.register0.c[6] GND 100
C myCPU.register0.c[7] GND 100
C myCPU.register0.c[8] GND 100
C myCPU.register0.lCo.latchedBit_ GND 100
C myCPU.register0.lCo.toFile GND 100
C myCPU.register0.rDP GND 100
C myCPU.register0.rDP_ GND 100
C myCPU.register0.wA GND 100
C myCPU.register0.wA_ GND 100
C myCPU.register0.wDP GND 100
C myCPU.register0.wDP_ GND 100
C myCPU.register1.br GND 100
C myCPU.register1.br_ GND 100
C myCPU.register1.bw GND 100
C myCPU.register1.bw_ GND 100
C myCPU.register1.FNode[0].FReg.reg_ GND 100
C myCPU.register1.FNode[0].FReg.zout_ GND 100
C myCPU.register1.FNode[0].Function.a_ GND 100
C myCPU.register1.FNode[0].Function.b_ GND 100
C myCPU.register1.FNode[0].regin GND 100
C myCPU.register1.FNode[0].regout GND 100
C myCPU.register1.FNode[1].FReg.reg_ GND 100
C myCPU.register1.FNode[1].FReg.zout_ GND 100
C myCPU.register1.FNode[1].Function.a_ GND 100
C myCPU.register1.FNode[1].Function.b_ GND 100
C myCPU.register1.FNode[1].regin GND 100
C myCPU.register1.FNode[1].regout GND 100
C myCPU.register1.FNode[2].FReg.reg_ GND 100
C myCPU.register1.FNode[2].FReg.zout_ GND 100
C myCPU.register1.FNode[2].Function.a_ GND 100
C myCPU.register1.FNode[2].Function.b_ GND 100
C myCPU.register1.FNode[2].regin GND 100
C myCPU.register1.FNode[2].regout GND 100
C myCPU.register1.FNode[3].FReg.reg_ GND 100
C myCPU.register1.FNode[3].FReg.zout_ GND 100
C myCPU.register1.FNode[3].Function.a_ GND 100
C myCPU.register1.FNode[3].Function.b_ GND 100
C myCPU.register1.FNode[3].regin GND 100
C myCPU.register1.FNode[3].regout GND 100
C myCPU.register1.FNode[4].FReg.reg_ GND 100
C myCPU.register1.FNode[4].FReg.zout_ GND 100
C myCPU.register1.FNode[4].Function.a_ GND 100
C myCPU.register1.FNode[4].Function.b_ GND 100
C myCPU.register1.FNode[4].regin GND 100
C myCPU.register1.FNode[4].regout GND 100
C myCPU.register1.FNode[5].FReg.reg_ GND 100
C myCPU.register1.FNode[5].FReg.zout_ GND 100
C myCPU.register1.FNode[5].Function.a_ GND 100
C myCPU.register1.FNode[5].Function.b_ GND 100
C myCPU.register1.FNode[5].regin GND 100
C myCPU.register1.FNode[5].regout GND 100
C myCPU.register1.FNode[6].FReg.reg_ GND 100
C myCPU.register1.FNode[6].FReg.zout_ GND 100
C myCPU.register1.FNode[6].Function.a_ GND 100
C myCPU.register1.FNode[6].Function.b_ GND 100
C myCPU.register1.FNode[6].regin GND 100
C myCPU.register1.FNode[6].regout GND 100
C myCPU.register1.FNode[7].FReg.reg_ GND 100
C myCPU.register1.FNode[7].FReg.zout_ GND 100
C myCPU.register1.FNode[7].Function.a_ GND 100
C myCPU.register1.FNode[7].Function.b_ GND 100
C myCPU.register1.FNode[7].regin GND 100
C myCPU.register1.FNode[7].regout GND 100
C myCPU.register1.fw GND 100
C myCPU.register1.fw_ GND 100
C myCPU.register1.g1_ GND 100
C myCPU.register1.z[1] GND 100
C myCPU.register1.z[2] GND 100
C myCPU.register1.z[3] GND 100
C myCPU.register1.z[4] GND 100
C myCPU.register1.z[5] GND 100
C myCPU.register1.z[6] GND 100
C myCPU.register1.z[7] GND 100
C myCPU.register2.Ctl.MSBsign GND 100
C myCPU.register2.Ctl.shiftInToMSB_ GND 100
C myCPU.register2.MSBsign_ GND 100
C myCPU.register2.r GND 100
C myCPU.register2.r_ GND 100
C myCPU.register2.s[0] GND 100
C myCPU.register2.s[1] GND 100
C myCPU.register2.s[2] GND 100
C myCPU.register2.s[3] GND 100
C myCPU.register2.s[4] GND 100
C myCPU.register2.s[5] GND 100
C myCPU.register2.s[6] GND 100
C myCPU.register2.s[7] GND 100
C myCPU.register2.s[8] GND 100
C myCPU.register2.shift GND 100
C myCPU.register2.shift_ GND 100
C myCPU.register2.SReg[0].reg GND 100
C myCPU.register2.SReg[1].reg GND 100
C myCPU.register2.SReg[2].reg GND 100
C myCPU.register2.SReg[3].reg GND 100
C myCPU.register2.SReg[4].reg GND 100
C myCPU.register2.SReg[5].reg GND 100
C myCPU.register2.SReg[6].reg GND 100
C myCPU.register2.SReg[7].reg GND 100
C myCPU.register2.w GND 100
C myCPU.register2.w_ GND 100
C myCPU.register3.c[1] GND 100
C myCPU.register3.c[2] GND 100
C myCPU.register3.c[3] GND 100
C myCPU.register3.c[4] GND 100
C myCPU.register3.c[5] GND 100
C myCPU.register3.c[6] GND 100
C myCPU.register3.c[7] GND 100
C myCPU.register3.c[8] GND 100
C myCPU.register3.ctl.PWMOEw GND 100
C myCPU.register3.ctl.PWMOEw_ GND 100
C myCPU.register3.eq_[1] GND 100
C myCPU.register3.eq_[2] GND 100
C myCPU.register3.eq_[3] GND 100
C myCPU.register3.eq_[4] GND 100
C myCPU.register3.eq_[5] GND 100
C myCPU.register3.eq_[6] GND 100
C myCPU.register3.eq_[7] GND 100
C myCPU.register3.eq_[8] GND 100
C myCPU.register3.oe_ GND 100
C myCPU.register3.po.equal GND 100
C myCPU.register3.PWMCells[0].cmp GND 100
C myCPU.register3.PWMCells[0].cmp_ GND 100
C myCPU.register3.PWMCells[0].cnt GND 100
C myCPU.register3.PWMCells[0].cnt_ GND 100
C myCPU.register3.PWMCells[0].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[0].Comparator.eqout GND 100
C myCPU.register3.PWMCells[0].Comparator.zout GND 100
C myCPU.register3.PWMCells[0].incin GND 100
C myCPU.register3.PWMCells[0].incout GND 100
C myCPU.register3.PWMCells[0].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[0].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[0].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[1].cmp GND 100
C myCPU.register3.PWMCells[1].cmp_ GND 100
C myCPU.register3.PWMCells[1].cnt GND 100
C myCPU.register3.PWMCells[1].cnt_ GND 100
C myCPU.register3.PWMCells[1].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[1].Comparator.eqout GND 100
C myCPU.register3.PWMCells[1].Comparator.zout GND 100
C myCPU.register3.PWMCells[1].incin GND 100
C myCPU.register3.PWMCells[1].incout GND 100
C myCPU.register3.PWMCells[1].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[1].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[1].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[2].cmp GND 100
C myCPU.register3.PWMCells[2].cmp_ GND 100
C myCPU.register3.PWMCells[2].cnt GND 100
C myCPU.register3.PWMCells[2].cnt_ GND 100
C myCPU.register3.PWMCells[2].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[2].Comparator.eqout GND 100
C myCPU.register3.PWMCells[2].Comparator.zout GND 100
C myCPU.register3.PWMCells[2].incin GND 100
C myCPU.register3.PWMCells[2].incout GND 100
C myCPU.register3.PWMCells[2].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[2].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[2].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[3].cmp GND 100
C myCPU.register3.PWMCells[3].cmp_ GND 100
C myCPU.register3.PWMCells[3].cnt GND 100
C myCPU.register3.PWMCells[3].cnt_ GND 100
C myCPU.register3.PWMCells[3].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[3].Comparator.eqout GND 100
C myCPU.register3.PWMCells[3].Comparator.zout GND 100
C myCPU.register3.PWMCells[3].incin GND 100
C myCPU.register3.PWMCells[3].incout GND 100
C myCPU.register3.PWMCells[3].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[3].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[3].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[4].cmp GND 100
C myCPU.register3.PWMCells[4].cmp_ GND 100
C myCPU.register3.PWMCells[4].cnt GND 100
C myCPU.register3.PWMCells[4].cnt_ GND 100
C myCPU.register3.PWMCells[4].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[4].Comparator.eqout GND 100
C myCPU.register3.PWMCells[4].Comparator.zout GND 100
C myCPU.register3.PWMCells[4].incin GND 100
C myCPU.register3.PWMCells[4].incout GND 100
C myCPU.register3.PWMCells[4].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[4].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[4].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[5].cmp GND 100
C myCPU.register3.PWMCells[5].cmp_ GND 100
C myCPU.register3.PWMCells[5].cnt GND 100
C myCPU.register3.PWMCells[5].cnt_ GND 100
C myCPU.register3.PWMCells[5].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[5].Comparator.eqout GND 100
C myCPU.register3.PWMCells[5].Comparator.zout GND 100
C myCPU.register3.PWMCells[5].incin GND 100
C myCPU.register3.PWMCells[5].incout GND 100
C myCPU.register3.PWMCells[5].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[5].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[5].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[6].cmp GND 100
C myCPU.register3.PWMCells[6].cmp_ GND 100
C myCPU.register3.PWMCells[6].cnt GND 100
C myCPU.register3.PWMCells[6].cnt_ GND 100
C myCPU.register3.PWMCells[6].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[6].Comparator.eqout GND 100
C myCPU.register3.PWMCells[6].Comparator.zout GND 100
C myCPU.register3.PWMCells[6].incin GND 100
C myCPU.register3.PWMCells[6].incout GND 100
C myCPU.register3.PWMCells[6].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[6].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[6].Incrementer.cout_ GND 100
C myCPU.register3.PWMCells[7].cmp GND 100
C myCPU.register3.PWMCells[7].cmp_ GND 100
C myCPU.register3.PWMCells[7].cnt GND 100
C myCPU.register3.PWMCells[7].cnt_ GND 100
C myCPU.register3.PWMCells[7].Comparator.eq_ GND 100
C myCPU.register3.PWMCells[7].Comparator.eqout GND 100
C myCPU.register3.PWMCells[7].Comparator.zout GND 100
C myCPU.register3.PWMCells[7].incin GND 100
C myCPU.register3.PWMCells[7].incout GND 100
C myCPU.register3.PWMCells[7].Incrementer.a_ GND 100
C myCPU.register3.PWMCells[7].Incrementer.cin_ GND 100
C myCPU.register3.PWMCells[7].Incrementer.cout_ GND 100
C myCPU.register3.r GND 100
C myCPU.register3.r_ GND 100
C myCPU.register3.w GND 100
C myCPU.register3.w_ GND 100
C myCPU.register3.z_[1] GND 100
C myCPU.register3.z_[2] GND 100
C myCPU.register3.z_[3] GND 100
C myCPU.register3.z_[4] GND 100
C myCPU.register3.z_[5] GND 100
C myCPU.register3.z_[6] GND 100
C myCPU.register3.z_[7] GND 100
C myCPU.register3.z_[8] GND 100
C myCPU.register4.reg[0].latchedBit_ GND 100
C myCPU.register4.reg[1].latchedBit_ GND 100
C myCPU.register4.reg[2].latchedBit_ GND 100
C myCPU.register4.reg[3].latchedBit_ GND 100
C myCPU.register4.reg[4].latchedBit_ GND 100
C myCPU.register4.reg[5].latchedBit_ GND 100
C myCPU.register4.reg[6].latchedBit_ GND 100
C myCPU.register4.reg[7].latchedBit_ GND 100
C myCPU.register5.reg[0].latchedBit_ GND 100
C myCPU.register5.reg[1].latchedBit_ GND 100
C myCPU.register5.reg[2].latchedBit_ GND 100
C myCPU.register5.reg[3].latchedBit_ GND 100
C myCPU.register5.reg[4].latchedBit_ GND 100
C myCPU.register5.reg[5].latchedBit_ GND 100
C myCPU.register5.reg[6].latchedBit_ GND 100
C myCPU.register5.reg[7].latchedBit_ GND 100
C myCPU.register6.reg[0].latchedBit_ GND 100
C myCPU.register6.reg[1].latchedBit_ GND 100
C myCPU.register6.reg[2].latchedBit_ GND 100
C myCPU.register6.reg[3].latchedBit_ GND 100
C myCPU.register6.reg[4].latchedBit_ GND 100
C myCPU.register6.reg[5].latchedBit_ GND 100
C myCPU.register6.reg[6].latchedBit_ GND 100
C myCPU.register6.reg[7].latchedBit_ GND 100
C myCPU.register7.reg[0].latchedBit_ GND 100
C myCPU.register7.reg[1].latchedBit_ GND 100
C myCPU.register7.reg[2].latchedBit_ GND 100
C myCPU.register7.reg[3].latchedBit_ GND 100
C myCPU.register7.reg[4].latchedBit_ GND 100
C myCPU.register7.reg[5].latchedBit_ GND 100
C myCPU.register7.reg[6].latchedBit_ GND 100
C myCPU.register7.reg[7].latchedBit_ GND 100
C myCPU.theICC.b0.latchedBit_ GND 100
C myCPU.theICC.b1.latchedBit_ GND 100
C myCPU.theICC.b1update.a_ GND 100
C myCPU.theICC.b1update.b_ GND 100
C myCPU.theICC.iccB1in GND 100
C myCPU.theICC.INC GND 100
C myCPU.theIR.IR[0].latchedBit_ GND 100
C myCPU.theIR.IR[1].latchedBit_ GND 100
C myCPU.theIR.IR[2].latchedBit_ GND 100
C myCPU.theIR.IR[3].latchedBit_ GND 100
C myCPU.theIR.IR[4].latchedBit_ GND 100
C myCPU.theIR.IR[5].latchedBit_ GND 100
C myCPU.theIR.IR[6].latchedBit_ GND 100
C myCPU.theIR.IR[7].latchedBit_ GND 100
C myCPU.theIR.write GND 100
C myCPU.theIR.write_ GND 100
C myCPU.thePC.branchWrite GND 100
C myCPU.thePC.branchWrite_ GND 100
C myCPU.thePC.evenIncs[0].invsum.a_ GND 100
C myCPU.thePC.evenIncs[0].invsum.b_ GND 100
C myCPU.thePC.evenIncs[1].invsum.a_ GND 100
C myCPU.thePC.evenIncs[1].invsum.b_ GND 100
C myCPU.thePC.evenIncs[2].invsum.a_ GND 100
C myCPU.thePC.evenIncs[2].invsum.b_ GND 100
C myCPU.thePC.evenIncs[3].invsum.a_ GND 100
C myCPU.thePC.evenIncs[3].invsum.b_ GND 100
C myCPU.thePC.evenIncs[4].invsum.a_ GND 100
C myCPU.thePC.evenIncs[4].invsum.b_ GND 100
C myCPU.thePC.evenIncs[5].invsum.a_ GND 100
C myCPU.thePC.evenIncs[5].invsum.b_ GND 100
C myCPU.thePC.evenIncs[6].invsum.a_ GND 100
C myCPU.thePC.evenIncs[6].invsum.b_ GND 100
C myCPU.thePC.evenIncs[7].invsum.a_ GND 100
C myCPU.thePC.evenIncs[7].invsum.b_ GND 100
C myCPU.thePC.evenRegs[0].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[1].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[2].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[3].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[4].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[5].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[6].BranchLoadIn_ GND 100
C myCPU.thePC.evenRegs[7].BranchLoadIn_ GND 100
C myCPU.thePC.IncLoadIn[0] GND 100
C myCPU.thePC.IncLoadIn[10] GND 100
C myCPU.thePC.IncLoadIn[11] GND 100
C myCPU.thePC.IncLoadIn[12] GND 100
C myCPU.thePC.IncLoadIn[13] GND 100
C myCPU.thePC.IncLoadIn[14] GND 100
C myCPU.thePC.IncLoadIn[1] GND 100
C myCPU.thePC.IncLoadIn[2] GND 100
C myCPU.thePC.IncLoadIn[3] GND 100
C myCPU.thePC.IncLoadIn[4] GND 100
C myCPU.thePC.IncLoadIn[5] GND 100
C myCPU.thePC.IncLoadIn[6] GND 100
C myCPU.thePC.IncLoadIn[7] GND 100
C myCPU.thePC.IncLoadIn[8] GND 100
C myCPU.thePC.IncLoadIn[9] GND 100
C myCPU.thePC.incWrite GND 100
C myCPU.thePC.incWrite_ GND 100
C myCPU.thePC.KtoPC[0] GND 100
C myCPU.thePC.KtoPC[1] GND 100
C myCPU.thePC.KtoPC[2] GND 100
C myCPU.thePC.KtoPC[3] GND 100
C myCPU.thePC.KtoPC[4] GND 100
C myCPU.thePC.KtoPC[5] GND 100
C myCPU.thePC.KtoPC[6] GND 100
C myCPU.thePC.NORNANDCarryChain[10] GND 100
C myCPU.thePC.NORNANDCarryChain[11] GND 100
C myCPU.thePC.NORNANDCarryChain[12] GND 100
C myCPU.thePC.NORNANDCarryChain[13] GND 100
C myCPU.thePC.NORNANDCarryChain[14] GND 100
C myCPU.thePC.NORNANDCarryChain[15] GND 100
C myCPU.thePC.NORNANDCarryChain[1] GND 100
C myCPU.thePC.NORNANDCarryChain[2] GND 100
C myCPU.thePC.NORNANDCarryChain[3] GND 100
C myCPU.thePC.NORNANDCarryChain[4] GND 100
C myCPU.thePC.NORNANDCarryChain[5] GND 100
C myCPU.thePC.NORNANDCarryChain[6] GND 100
C myCPU.thePC.NORNANDCarryChain[7] GND 100
C myCPU.thePC.NORNANDCarryChain[8] GND 100
C myCPU.thePC.NORNANDCarryChain[9] GND 100
C myCPU.thePC.oddIncs[0].sum.a_ GND 100
C myCPU.thePC.oddIncs[0].sum.b_ GND 100
C myCPU.thePC.oddIncs[1].sum.a_ GND 100
C myCPU.thePC.oddIncs[1].sum.b_ GND 100
C myCPU.thePC.oddIncs[2].sum.a_ GND 100
C myCPU.thePC.oddIncs[2].sum.b_ GND 100
C myCPU.thePC.oddIncs[3].sum.a_ GND 100
C myCPU.thePC.oddIncs[3].sum.b_ GND 100
C myCPU.thePC.oddIncs[4].sum.a_ GND 100
C myCPU.thePC.oddIncs[4].sum.b_ GND 100
C myCPU.thePC.oddIncs[5].sum.a_ GND 100
C myCPU.thePC.oddIncs[5].sum.b_ GND 100
C myCPU.thePC.oddIncs[6].sum.a_ GND 100
C myCPU.thePC.oddIncs[6].sum.b_ GND 100
C myCPU.thePC.oddRegs[0].currentAddress_ GND 100
C myCPU.thePC.oddRegs[1].currentAddress_ GND 100
C myCPU.thePC.oddRegs[2].currentAddress_ GND 100
C myCPU.thePC.oddRegs[3].currentAddress_ GND 100
C myCPU.thePC.oddRegs[4].currentAddress_ GND 100
C myCPU.thePC.oddRegs[5].currentAddress_ GND 100
C myCPU.thePC.oddRegs[6].currentAddress_ GND 100
C myCPU.thePC.pcC.shouldBranch GND 100
C myCPU.thePC.pcC.shouldBranch_ GND 100
C myCPU.thePC.pcC.shouldIncOnCycle1 GND 100
C myCPU.thePC.pcC.shouldIncOnCycle1_ GND 100
C myCPU.thePC.PCkonstant.reg[0].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.reg[1].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.reg[2].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.reg[3].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.reg[4].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.reg[5].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.reg[6].latchedBit_ GND 100
C myCPU.thePC.PCkonstant.toFile[0] GND 100
C myCPU.thePC.PCkonstant.toFile[1] GND 100
C myCPU.thePC.PCkonstant.toFile[2] GND 100
C myCPU.thePC.PCkonstant.toFile[3] GND 100
C myCPU.thePC.PCkonstant.toFile[4] GND 100
C myCPU.thePC.PCkonstant.toFile[5] GND 100
C myCPU.thePC.PCkonstant.toFile[6] GND 100
C myCPU.thePC.toIncrementor[0] GND 100
C myCPU.thePC.toIncrementor[10] GND 100
C myCPU.thePC.toIncrementor[11] GND 100
C myCPU.thePC.toIncrementor[12] GND 100
C myCPU.thePC.toIncrementor[13] GND 100
C myCPU.thePC.toIncrementor[14] GND 100
C myCPU.thePC.toIncrementor[1] GND 100
C myCPU.thePC.toIncrementor[2] GND 100
C myCPU.thePC.toIncrementor[3] GND 100
C myCPU.thePC.toIncrementor[4] GND 100
C myCPU.thePC.toIncrementor[5] GND 100
C myCPU.thePC.toIncrementor[6] GND 100
C myCPU.thePC.toIncrementor[7] GND 100
C myCPU.thePC.toIncrementor[8] GND 100
C myCPU.thePC.toIncrementor[9] GND 100
= controlPath0 asel.d
= controlPath_0 controlPath_[0]
= controlPath0 controlPath[0]
= controlPath_0 dwri.d
= controlPath0 IDrg0w.c
= controlPath_0 IDrg1w.c
= controlPath0 IDrg2w.c
= controlPath_0 IDrg3w.c
= controlPath0 IDrg4w.c
= controlPath_0 IDrg5w.c
= controlPath0 IDrg6w.c
= controlPath_0 IDrg7w.c
= controlPath_0 myCPU.register0.accCtrl.add
= controlPath0 myCPU.register0.accCtrl.sub
= controlPath_0 myCPU.register0.add
= controlPath_0 myCPU.register0.additiveAcc[0].add
= controlPath_0 myCPU.register0.additiveAcc[0].asb.add
= controlPath0 myCPU.register0.additiveAcc[0].asb.Add.I
= controlPath0 myCPU.register0.additiveAcc[0].asb.cin
= controlPath0 myCPU.register0.additiveAcc[0].asb.sub
= controlPath0 myCPU.register0.additiveAcc[0].cin
= controlPath0 myCPU.register0.additiveAcc[0].sub
= controlPath_0 myCPU.register0.additiveAcc[1].add
= controlPath_0 myCPU.register0.additiveAcc[1].asb.add
= controlPath0 myCPU.register0.additiveAcc[1].asb.sub
= controlPath0 myCPU.register0.additiveAcc[1].sub
= controlPath_0 myCPU.register0.additiveAcc[2].add
= controlPath_0 myCPU.register0.additiveAcc[2].asb.add
= controlPath0 myCPU.register0.additiveAcc[2].asb.sub
= controlPath0 myCPU.register0.additiveAcc[2].sub
= controlPath_0 myCPU.register0.additiveAcc[3].add
= controlPath_0 myCPU.register0.additiveAcc[3].asb.add
= controlPath0 myCPU.register0.additiveAcc[3].asb.sub
= controlPath0 myCPU.register0.additiveAcc[3].sub
= controlPath_0 myCPU.register0.additiveAcc[4].add
= controlPath_0 myCPU.register0.additiveAcc[4].asb.add
= controlPath0 myCPU.register0.additiveAcc[4].asb.sub
= controlPath0 myCPU.register0.additiveAcc[4].sub
= controlPath_0 myCPU.register0.additiveAcc[5].add
= controlPath_0 myCPU.register0.additiveAcc[5].asb.add
= controlPath0 myCPU.register0.additiveAcc[5].asb.sub
= controlPath0 myCPU.register0.additiveAcc[5].sub
= controlPath_0 myCPU.register0.additiveAcc[6].add
= controlPath_0 myCPU.register0.additiveAcc[6].asb.add
= controlPath0 myCPU.register0.additiveAcc[6].asb.sub
= controlPath0 myCPU.register0.additiveAcc[6].sub
= controlPath_0 myCPU.register0.additiveAcc[7].add
= controlPath_0 myCPU.register0.additiveAcc[7].asb.add
= controlPath0 myCPU.register0.additiveAcc[7].asb.sub
= controlPath0 myCPU.register0.additiveAcc[7].sub
= controlPath0 myCPU.register0.c[0]
= controlPath0 myCPU.register0.sub
= controlPath0 myCPU.register1.Ctl.gUno.b
= controlPath0 myCPU.register2.Ctl.extend
= controlPath0 myCPU.theIR.IR[0].b2CPi.in
= controlPath_0 myCPU.theIR.IR[0].b2CPi.out
= controlPath_0 myCPU.theIR.IR[0].bitToCP_
= controlPath0 myCPU.theIR.IR[0].bitToCP
= controlPath_0 myCPU.theIR.toCP_[0]
= controlPath0 myCPU.theIR.toCP[0]
= controlPath_1 controlPath_[1]
= controlPath1 controlPath[1]
= controlPath1 IdentifyArithmeticInstruction.d
= controlPath_1 IdentifyOutputInstruction.d
= controlPath_1 IdentifyShiftInstruction.d
= controlPath1 IDrg0w.b
= controlPath1 IDrg1w.b
= controlPath_1 IDrg2w.b
= controlPath_1 IDrg3w.b
= controlPath1 IDrg4w.b
= controlPath1 IDrg5w.b
= controlPath_1 IDrg6w.b
= controlPath_1 IDrg7w.b
= controlPath1 myCPU.register1.Ctl.g3_
= controlPath1 myCPU.register1.Ctl.gUno.a
= controlPath1 myCPU.register1.FNode[0].Function.g3_
= controlPath1 myCPU.register1.FNode[0].g3_
= controlPath1 myCPU.register1.FNode[1].Function.g3_
= controlPath1 myCPU.register1.FNode[1].g3_
= controlPath1 myCPU.register1.FNode[2].Function.g3_
= controlPath1 myCPU.register1.FNode[2].g3_
= controlPath1 myCPU.register1.FNode[3].Function.g3_
= controlPath1 myCPU.register1.FNode[3].g3_
= controlPath1 myCPU.register1.FNode[4].Function.g3_
= controlPath1 myCPU.register1.FNode[4].g3_
= controlPath1 myCPU.register1.FNode[5].Function.g3_
= controlPath1 myCPU.register1.FNode[5].g3_
= controlPath1 myCPU.register1.FNode[6].Function.g3_
= controlPath1 myCPU.register1.FNode[6].g3_
= controlPath1 myCPU.register1.FNode[7].Function.g3_
= controlPath1 myCPU.register1.FNode[7].g3_
= controlPath1 myCPU.register1.g3_
= controlPath1 myCPU.theIR.IR[1].b2CPi.in
= controlPath_1 myCPU.theIR.IR[1].b2CPi.out
= controlPath_1 myCPU.theIR.IR[1].bitToCP_
= controlPath1 myCPU.theIR.IR[1].bitToCP
= controlPath_1 myCPU.theIR.toCP_[1]
= controlPath1 myCPU.theIR.toCP[1]
= controlPath_2 controlPath_[2]
= controlPath2 controlPath[2]
= controlPath2 IdentifyArithmeticInstruction.c
= controlPath_2 IdentifyLogicalInstruction.c
= controlPath2 IdentifyOutputInstruction.c
= controlPath2 IDrg0w.a
= controlPath2 IDrg1w.a
= controlPath2 IDrg2w.a
= controlPath2 IDrg3w.a
= controlPath_2 IDrg4w.a
= controlPath_2 IDrg5w.a
= controlPath_2 IDrg6w.a
= controlPath_2 IDrg7w.a
= controlPath2 myCPU.theIR.IR[2].b2CPi.in
= controlPath_2 myCPU.theIR.IR[2].b2CPi.out
= controlPath_2 myCPU.theIR.IR[2].bitToCP_
= controlPath2 myCPU.theIR.IR[2].bitToCP
= controlPath_2 myCPU.theIR.toCP_[2]
= controlPath2 myCPU.theIR.toCP[2]
= controlPath_3 controlPath_[3]
= controlPath3 controlPath[3]
= controlPath3 IDrg0r.c
= controlPath_3 IDrg1r.c
= controlPath3 IDrg2r.c
= controlPath_3 IDrg3r.c
= controlPath3 IDrg4r.c
= controlPath_3 IDrg5r.c
= controlPath3 IDrg6r.c
= controlPath_3 IDrg7r.c
= controlPath3 msel.d
= controlPath3 myCPU.theIR.IR[3].b2CPi.in
= controlPath_3 myCPU.theIR.IR[3].b2CPi.out
= controlPath_3 myCPU.theIR.IR[3].bitToCP_
= controlPath3 myCPU.theIR.IR[3].bitToCP
= controlPath_3 myCPU.theIR.toCP_[3]
= controlPath3 myCPU.theIR.toCP[3]
= controlPath_4 controlPath_[4]
= controlPath4 controlPath[4]
= controlPath_4 IdentifyPWMInstruction.d
= controlPath4 IDrg0r.b
= controlPath4 IDrg1r.b
= controlPath_4 IDrg2r.b
= controlPath_4 IDrg3r.b
= controlPath4 IDrg4r.b
= controlPath4 IDrg5r.b
= controlPath_4 IDrg6r.b
= controlPath_4 IDrg7r.b
= controlPath4 myCPU.theIR.IR[4].b2CPi.in
= controlPath_4 myCPU.theIR.IR[4].b2CPi.out
= controlPath_4 myCPU.theIR.IR[4].bitToCP_
= controlPath4 myCPU.theIR.IR[4].bitToCP
= controlPath_4 myCPU.theIR.toCP_[4]
= controlPath4 myCPU.theIR.toCP[4]
= controlPath_5 controlPath_[5]
= controlPath5 controlPath[5]
= controlPath_5 IdentifyBranchInstruction.c
= controlPath5 IdentifyPWMInstruction.c
= controlPath5 IdentifyShiftInstruction.c
= controlPath5 IDrg0r.a
= controlPath5 IDrg1r.a
= controlPath5 IDrg2r.a
= controlPath5 IDrg3r.a
= controlPath_5 IDrg4r.a
= controlPath_5 IDrg5r.a
= controlPath_5 IDrg6r.a
= controlPath_5 IDrg7r.a
= controlPath5 myCPU.theIR.IR[5].b2CPi.in
= controlPath_5 myCPU.theIR.IR[5].b2CPi.out
= controlPath_5 myCPU.theIR.IR[5].bitToCP_
= controlPath5 myCPU.theIR.IR[5].bitToCP
= controlPath_5 myCPU.theIR.toCP_[5]
= controlPath5 myCPU.theIR.toCP[5]
= controlPath_6 controlPath_[6]
= controlPath_6 IdentifyInputInstruction.b
= controlPath_6 myCPU.theIR.IR[6].b2CPi.out
= controlPath_6 myCPU.theIR.IR[6].bitToCP_
= controlPath_6 myCPU.theIR.toCP_[6]
= controlPath_7 controlPath_[7]
= controlPath_7 IdentifyArithmeticInstruction.a
= controlPath_7 IdentifyLogicalInstruction.a
= controlPath_7 IdentifyOutputInstruction.a
= controlPath_7 myCPU.theIR.IR[7].b2CPi.out
= controlPath_7 myCPU.theIR.IR[7].bitToCP_
= controlPath_7 myCPU.theIR.toCP_[7]
C out0 GND 100
C out1 GND 100
C out2 GND 100
C out3 GND 100
C out4 GND 100
C out5 GND 100
C out6 GND 100
C out7 GND 100
C OutputInstruction GND 100
C phi0 GND 100
C phi0_ GND 100
C phi1 GND 100
C phi1_ GND 100
C pwmc0 GND 100
C pwmc1 GND 100
C pwmc2 GND 100
C pwmc3 GND 100
C pwmc4 GND 100
C pwmc5 GND 100
C pwmc6 GND 100
C pwmc7 GND 100
C PWMInstruction GND 100
C pwmOut GND 100
C reg00 GND 100
C reg01 GND 100
C reg02 GND 100
C reg03 GND 100
C reg04 GND 100
C reg05 GND 100
C reg06 GND 100
C reg07 GND 100
C reg10 GND 100
C reg11 GND 100
C reg12 GND 100
C reg13 GND 100
C reg14 GND 100
C reg15 GND 100
C reg16 GND 100
C reg17 GND 100
C reg20 GND 100
C reg21 GND 100
C reg22 GND 100
C reg23 GND 100
C reg24 GND 100
C reg25 GND 100
C reg26 GND 100
C reg27 GND 100
C reg30 GND 100
C reg31 GND 100
C reg32 GND 100
C reg33 GND 100
C reg34 GND 100
C reg35 GND 100
C reg36 GND 100
C reg37 GND 100
C reg40 GND 100
C reg41 GND 100
C reg42 GND 100
C reg43 GND 100
C reg44 GND 100
C reg45 GND 100
C reg46 GND 100
C reg47 GND 100
C reg50 GND 100
C reg51 GND 100
C reg52 GND 100
C reg53 GND 100
C reg54 GND 100
C reg55 GND 100
C reg56 GND 100
C reg57 GND 100
C reg60 GND 100
C reg61 GND 100
C reg62 GND 100
C reg63 GND 100
C reg64 GND 100
C reg65 GND 100
C reg66 GND 100
C reg67 GND 100
C reg70 GND 100
C reg71 GND 100
C reg72 GND 100
C reg73 GND 100
C reg74 GND 100
C reg75 GND 100
C reg76 GND 100
C reg77 GND 100
C Register0Read GND 100
C Register0Write GND 100
C Register1Read GND 100
C Register1Write GND 100
C Register2Read GND 100
C Register2Write GND 100
C Register3Read GND 100
C Register3Write GND 100
C Register4Read GND 100
C Register4Write GND 100
C Register5Read GND 100
C Register5Write GND 100
C Register6Read GND 100
C Register6Write GND 100
C Register7Read GND 100
C Register7Write GND 100
C RESETGen.in GND 100
C RESET GND 100
C RESET_ GND 100
C ShiftInstruction GND 100
C simpleRead GND 100
C simpleWrite GND 100
= datawrite dwri.genOut.out
= datawrite dwri.out
= dwri.out_ dwri.genOut.in
= iccB0 iccinv0.in
= iccB0_ iccinv0.out
= iccB0 IdentifyInstructionCycleCountIs0.a
= iccB0_ IdentifyInstructionCycleCountIs1.a
= iccB0 IdentifyInstructionCycleCountIs2.a
= iccB0_ myCPU.theICC.b0.fromInc
= iccB0 myCPU.theICC.b0.toInc
= iccB0 myCPU.theICC.b1update.b
= iccB0 myCPU.theICC.b1update.notb.in
= iccB1 iccinv1.in
= iccB1_ iccinv1.out
= iccB1 IdentifyInstructionCycleCountIs0.b
= iccB1 IdentifyInstructionCycleCountIs1.b
= iccB1_ IdentifyInstructionCycleCountIs2.b
= iccB1 myCPU.theICC.b1.toInc
= iccB1 myCPU.theICC.b1update.a
= iccB1 myCPU.theICC.b1update.nota.in
= in0 in[0]
= in0 myCPU.inputReg.byteFromOutsideWorld[0]
= in0 myCPU.inputReg.ireg[0].bFi.in
= in0 myCPU.inputReg.ireg[0].bitFromOutsideWorld
= in1 in[1]
= in1 myCPU.inputReg.byteFromOutsideWorld[1]
= in1 myCPU.inputReg.ireg[1].bFi.in
= in1 myCPU.inputReg.ireg[1].bitFromOutsideWorld
= in2 in[2]
= in2 myCPU.inputReg.byteFromOutsideWorld[2]
= in2 myCPU.inputReg.ireg[2].bFi.in
= in2 myCPU.inputReg.ireg[2].bitFromOutsideWorld
= in3 in[3]
= in3 myCPU.inputReg.byteFromOutsideWorld[3]
= in3 myCPU.inputReg.ireg[3].bFi.in
= in3 myCPU.inputReg.ireg[3].bitFromOutsideWorld
= in4 in[4]
= in4 myCPU.inputReg.byteFromOutsideWorld[4]
= in4 myCPU.inputReg.ireg[4].bFi.in
= in4 myCPU.inputReg.ireg[4].bitFromOutsideWorld
= in5 in[5]
= in5 myCPU.inputReg.byteFromOutsideWorld[5]
= in5 myCPU.inputReg.ireg[5].bFi.in
= in5 myCPU.inputReg.ireg[5].bitFromOutsideWorld
= in6 in[6]
= in6 myCPU.inputReg.byteFromOutsideWorld[6]
= in6 myCPU.inputReg.ireg[6].bFi.in
= in6 myCPU.inputReg.ireg[6].bitFromOutsideWorld
= in7 in[7]
= in7 myCPU.inputReg.byteFromOutsideWorld[7]
= in7 myCPU.inputReg.ireg[7].bFi.in
= in7 myCPU.inputReg.ireg[7].bitFromOutsideWorld
= InputInstruction IdentifyInputInstruction.out
= InputInstruction msel.c
= instructionCycleCountIs0 IdentifyInstructionCycleCountIs0.out
= instructionCycleCountIs1 asel.a
= instructionCycleCountIs1 dwri.a
= instructionCycleCountIs1 IdentifyInstructionCycleCountIs1.out
= instructionCycleCountIs1 msel.a
= instructionCycleCountIs2 IdentifyInstructionCycleCountIs2.out
= latchedCarryOut myCPU.register0.latchedCarryOut
= latchedCarryOut myCPU.register0.lCo.bitToDP
= logicalAccumulatorIs0 myCPU.register1.FNode[7].FReg.zout
= logicalAccumulatorIs0 myCPU.register1.FNode[7].zout
= logicalAccumulatorIs0 myCPU.register1.z[8]
= logicalAccumulatorIs0 myCPU.register1.zout
= LogicalInstruction IdentifyLogicalInstruction.out
= memselect msel.genOut.out
= memselect msel.out
= msel.out_ msel.genOut.in
= myCPU.inputRead myCPU.inputRegCtrl.read
= myCPU.inputRead_ myCPU.inputRegCtrl.read_
= myCPU.inputRead myCPU.inputReg.inputRead
= myCPU.inputRead_ myCPU.inputReg.inputRead_
= myCPU.inputRead myCPU.inputReg.ireg[0].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[0].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[1].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[1].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[2].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[2].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[3].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[3].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[4].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[4].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[5].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[5].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[6].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[6].readToDataPath_
= myCPU.inputRead myCPU.inputReg.ireg[7].readToDataPath
= myCPU.inputRead_ myCPU.inputReg.ireg[7].readToDataPath_
= myCPU.inputReg.ireg[0].bFOw_ myCPU.inputReg.ireg[0].bFi.out
= myCPU.inputReg.ireg[1].bFOw_ myCPU.inputReg.ireg[1].bFi.out
= myCPU.inputReg.ireg[2].bFOw_ myCPU.inputReg.ireg[2].bFi.out
= myCPU.inputReg.ireg[3].bFOw_ myCPU.inputReg.ireg[3].bFi.out
= myCPU.inputReg.ireg[4].bFOw_ myCPU.inputReg.ireg[4].bFi.out
= myCPU.inputReg.ireg[5].bFOw_ myCPU.inputReg.ireg[5].bFi.out
= myCPU.inputReg.ireg[6].bFOw_ myCPU.inputReg.ireg[6].bFi.out
= myCPU.inputReg.ireg[7].bFOw_ myCPU.inputReg.ireg[7].bFi.out
= myCPU.reg4r myCPU.rc4.read
= myCPU.reg4r_ myCPU.rc4.read_
= myCPU.reg4r myCPU.register4.read
= myCPU.reg4r_ myCPU.register4.read_
= myCPU.reg4r myCPU.register4.reg[0].readToDP
= myCPU.reg4r_ myCPU.register4.reg[0].readToDP_
= myCPU.reg4r myCPU.register4.reg[1].readToDP
= myCPU.reg4r_ myCPU.register4.reg[1].readToDP_
= myCPU.reg4r myCPU.register4.reg[2].readToDP
= myCPU.reg4r_ myCPU.register4.reg[2].readToDP_
= myCPU.reg4r myCPU.register4.reg[3].readToDP
= myCPU.reg4r_ myCPU.register4.reg[3].readToDP_
= myCPU.reg4r myCPU.register4.reg[4].readToDP
= myCPU.reg4r_ myCPU.register4.reg[4].readToDP_
= myCPU.reg4r myCPU.register4.reg[5].readToDP
= myCPU.reg4r_ myCPU.register4.reg[5].readToDP_
= myCPU.reg4r myCPU.register4.reg[6].readToDP
= myCPU.reg4r_ myCPU.register4.reg[6].readToDP_
= myCPU.reg4r myCPU.register4.reg[7].readToDP
= myCPU.reg4r_ myCPU.register4.reg[7].readToDP_
= myCPU.reg4w myCPU.rc4.write
= myCPU.reg4w_ myCPU.rc4.write_
= myCPU.reg4w myCPU.register4.reg[0].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[0].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[1].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[1].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[2].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[2].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[3].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[3].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[4].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[4].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[5].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[5].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[6].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[6].writeFromDP_
= myCPU.reg4w myCPU.register4.reg[7].writeFromDP
= myCPU.reg4w_ myCPU.register4.reg[7].writeFromDP_
= myCPU.reg4w myCPU.register4.write
= myCPU.reg4w_ myCPU.register4.write_
= myCPU.reg5r myCPU.rc5.read
= myCPU.reg5r_ myCPU.rc5.read_
= myCPU.reg5r myCPU.register5.read
= myCPU.reg5r_ myCPU.register5.read_
= myCPU.reg5r myCPU.register5.reg[0].readToDP
= myCPU.reg5r_ myCPU.register5.reg[0].readToDP_
= myCPU.reg5r myCPU.register5.reg[1].readToDP
= myCPU.reg5r_ myCPU.register5.reg[1].readToDP_
= myCPU.reg5r myCPU.register5.reg[2].readToDP
= myCPU.reg5r_ myCPU.register5.reg[2].readToDP_
= myCPU.reg5r myCPU.register5.reg[3].readToDP
= myCPU.reg5r_ myCPU.register5.reg[3].readToDP_
= myCPU.reg5r myCPU.register5.reg[4].readToDP
= myCPU.reg5r_ myCPU.register5.reg[4].readToDP_
= myCPU.reg5r myCPU.register5.reg[5].readToDP
= myCPU.reg5r_ myCPU.register5.reg[5].readToDP_
= myCPU.reg5r myCPU.register5.reg[6].readToDP
= myCPU.reg5r_ myCPU.register5.reg[6].readToDP_
= myCPU.reg5r myCPU.register5.reg[7].readToDP
= myCPU.reg5r_ myCPU.register5.reg[7].readToDP_
= myCPU.reg5w myCPU.rc5.write
= myCPU.reg5w_ myCPU.rc5.write_
= myCPU.reg5w myCPU.register5.reg[0].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[0].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[1].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[1].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[2].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[2].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[3].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[3].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[4].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[4].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[5].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[5].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[6].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[6].writeFromDP_
= myCPU.reg5w myCPU.register5.reg[7].writeFromDP
= myCPU.reg5w_ myCPU.register5.reg[7].writeFromDP_
= myCPU.reg5w myCPU.register5.write
= myCPU.reg5w_ myCPU.register5.write_
= myCPU.reg6r myCPU.rc6.read
= myCPU.reg6r_ myCPU.rc6.read_
= myCPU.reg6r myCPU.register6.read
= myCPU.reg6r_ myCPU.register6.read_
= myCPU.reg6r myCPU.register6.reg[0].readToDP
= myCPU.reg6r_ myCPU.register6.reg[0].readToDP_
= myCPU.reg6r myCPU.register6.reg[1].readToDP
= myCPU.reg6r_ myCPU.register6.reg[1].readToDP_
= myCPU.reg6r myCPU.register6.reg[2].readToDP
= myCPU.reg6r_ myCPU.register6.reg[2].readToDP_
= myCPU.reg6r myCPU.register6.reg[3].readToDP
= myCPU.reg6r_ myCPU.register6.reg[3].readToDP_
= myCPU.reg6r myCPU.register6.reg[4].readToDP
= myCPU.reg6r_ myCPU.register6.reg[4].readToDP_
= myCPU.reg6r myCPU.register6.reg[5].readToDP
= myCPU.reg6r_ myCPU.register6.reg[5].readToDP_
= myCPU.reg6r myCPU.register6.reg[6].readToDP
= myCPU.reg6r_ myCPU.register6.reg[6].readToDP_
= myCPU.reg6r myCPU.register6.reg[7].readToDP
= myCPU.reg6r_ myCPU.register6.reg[7].readToDP_
= myCPU.reg6w myCPU.rc6.write
= myCPU.reg6w_ myCPU.rc6.write_
= myCPU.reg6w myCPU.register6.reg[0].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[0].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[1].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[1].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[2].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[2].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[3].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[3].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[4].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[4].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[5].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[5].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[6].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[6].writeFromDP_
= myCPU.reg6w myCPU.register6.reg[7].writeFromDP
= myCPU.reg6w_ myCPU.register6.reg[7].writeFromDP_
= myCPU.reg6w myCPU.register6.write
= myCPU.reg6w_ myCPU.register6.write_
= myCPU.reg7r myCPU.rc7.read
= myCPU.reg7r_ myCPU.rc7.read_
= myCPU.reg7r myCPU.register7.read
= myCPU.reg7r_ myCPU.register7.read_
= myCPU.reg7r myCPU.register7.reg[0].readToDP
= myCPU.reg7r_ myCPU.register7.reg[0].readToDP_
= myCPU.reg7r myCPU.register7.reg[1].readToDP
= myCPU.reg7r_ myCPU.register7.reg[1].readToDP_
= myCPU.reg7r myCPU.register7.reg[2].readToDP
= myCPU.reg7r_ myCPU.register7.reg[2].readToDP_
= myCPU.reg7r myCPU.register7.reg[3].readToDP
= myCPU.reg7r_ myCPU.register7.reg[3].readToDP_
= myCPU.reg7r myCPU.register7.reg[4].readToDP
= myCPU.reg7r_ myCPU.register7.reg[4].readToDP_
= myCPU.reg7r myCPU.register7.reg[5].readToDP
= myCPU.reg7r_ myCPU.register7.reg[5].readToDP_
= myCPU.reg7r myCPU.register7.reg[6].readToDP
= myCPU.reg7r_ myCPU.register7.reg[6].readToDP_
= myCPU.reg7r myCPU.register7.reg[7].readToDP
= myCPU.reg7r_ myCPU.register7.reg[7].readToDP_
= myCPU.reg7w myCPU.rc7.write
= myCPU.reg7w_ myCPU.rc7.write_
= myCPU.reg7w myCPU.register7.reg[0].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[0].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[1].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[1].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[2].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[2].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[3].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[3].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[4].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[4].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[5].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[5].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[6].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[6].writeFromDP_
= myCPU.reg7w myCPU.register7.reg[7].writeFromDP
= myCPU.reg7w_ myCPU.register7.reg[7].writeFromDP_
= myCPU.reg7w myCPU.register7.write
= myCPU.reg7w_ myCPU.register7.write_
= myCPU.register0.additiveAcc[0].aab.accumulated_ myCPU.register0.additiveAcc[0].aab.a2i.in
= myCPU.register0.additiveAcc[0].asb.opb myCPU.register0.additiveAcc[0].asb.Add.B
= myCPU.register0.additiveAcc[0].fromAdder myCPU.register0.additiveAcc[0].aab.InFromAdder
= myCPU.register0.additiveAcc[0].fromAdder myCPU.register0.additiveAcc[0].asb.Add.S
= myCPU.register0.additiveAcc[0].fromAdder myCPU.register0.additiveAcc[0].asb.s
= myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].aab.toAdder
= myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.a
= myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.Add.A
= myCPU.register0.additiveAcc[0].toAdder myCPU.register0.additiveAcc[0].asb.opa
= myCPU.register0.additiveAcc[1].aab.accumulated_ myCPU.register0.additiveAcc[1].aab.a2i.in
= myCPU.register0.additiveAcc[1].asb.opb myCPU.register0.additiveAcc[1].asb.Add.B
= myCPU.register0.additiveAcc[1].fromAdder myCPU.register0.additiveAcc[1].aab.InFromAdder
= myCPU.register0.additiveAcc[1].fromAdder myCPU.register0.additiveAcc[1].asb.Add.S
= myCPU.register0.additiveAcc[1].fromAdder myCPU.register0.additiveAcc[1].asb.s
= myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].aab.toAdder
= myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.a
= myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.Add.A
= myCPU.register0.additiveAcc[1].toAdder myCPU.register0.additiveAcc[1].asb.opa
= myCPU.register0.additiveAcc[2].aab.accumulated_ myCPU.register0.additiveAcc[2].aab.a2i.in
= myCPU.register0.additiveAcc[2].asb.opb myCPU.register0.additiveAcc[2].asb.Add.B
= myCPU.register0.additiveAcc[2].fromAdder myCPU.register0.additiveAcc[2].aab.InFromAdder
= myCPU.register0.additiveAcc[2].fromAdder myCPU.register0.additiveAcc[2].asb.Add.S
= myCPU.register0.additiveAcc[2].fromAdder myCPU.register0.additiveAcc[2].asb.s
= myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].aab.toAdder
= myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.a
= myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.Add.A
= myCPU.register0.additiveAcc[2].toAdder myCPU.register0.additiveAcc[2].asb.opa
= myCPU.register0.additiveAcc[3].aab.accumulated_ myCPU.register0.additiveAcc[3].aab.a2i.in
= myCPU.register0.additiveAcc[3].asb.opb myCPU.register0.additiveAcc[3].asb.Add.B
= myCPU.register0.additiveAcc[3].fromAdder myCPU.register0.additiveAcc[3].aab.InFromAdder
= myCPU.register0.additiveAcc[3].fromAdder myCPU.register0.additiveAcc[3].asb.Add.S
= myCPU.register0.additiveAcc[3].fromAdder myCPU.register0.additiveAcc[3].asb.s
= myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].aab.toAdder
= myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.a
= myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.Add.A
= myCPU.register0.additiveAcc[3].toAdder myCPU.register0.additiveAcc[3].asb.opa
= myCPU.register0.additiveAcc[4].aab.accumulated_ myCPU.register0.additiveAcc[4].aab.a2i.in
= myCPU.register0.additiveAcc[4].asb.opb myCPU.register0.additiveAcc[4].asb.Add.B
= myCPU.register0.additiveAcc[4].fromAdder myCPU.register0.additiveAcc[4].aab.InFromAdder
= myCPU.register0.additiveAcc[4].fromAdder myCPU.register0.additiveAcc[4].asb.Add.S
= myCPU.register0.additiveAcc[4].fromAdder myCPU.register0.additiveAcc[4].asb.s
= myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].aab.toAdder
= myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.a
= myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.Add.A
= myCPU.register0.additiveAcc[4].toAdder myCPU.register0.additiveAcc[4].asb.opa
= myCPU.register0.additiveAcc[5].aab.accumulated_ myCPU.register0.additiveAcc[5].aab.a2i.in
= myCPU.register0.additiveAcc[5].asb.opb myCPU.register0.additiveAcc[5].asb.Add.B
= myCPU.register0.additiveAcc[5].fromAdder myCPU.register0.additiveAcc[5].aab.InFromAdder
= myCPU.register0.additiveAcc[5].fromAdder myCPU.register0.additiveAcc[5].asb.Add.S
= myCPU.register0.additiveAcc[5].fromAdder myCPU.register0.additiveAcc[5].asb.s
= myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].aab.toAdder
= myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.a
= myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.Add.A
= myCPU.register0.additiveAcc[5].toAdder myCPU.register0.additiveAcc[5].asb.opa
= myCPU.register0.additiveAcc[6].aab.accumulated_ myCPU.register0.additiveAcc[6].aab.a2i.in
= myCPU.register0.additiveAcc[6].asb.opb myCPU.register0.additiveAcc[6].asb.Add.B
= myCPU.register0.additiveAcc[6].fromAdder myCPU.register0.additiveAcc[6].aab.InFromAdder
= myCPU.register0.additiveAcc[6].fromAdder myCPU.register0.additiveAcc[6].asb.Add.S
= myCPU.register0.additiveAcc[6].fromAdder myCPU.register0.additiveAcc[6].asb.s
= myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].aab.toAdder
= myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.a
= myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.Add.A
= myCPU.register0.additiveAcc[6].toAdder myCPU.register0.additiveAcc[6].asb.opa
= myCPU.register0.additiveAcc[7].aab.accumulated_ myCPU.register0.additiveAcc[7].aab.a2i.in
= myCPU.register0.additiveAcc[7].asb.opb myCPU.register0.additiveAcc[7].asb.Add.B
= myCPU.register0.additiveAcc[7].fromAdder myCPU.register0.additiveAcc[7].aab.InFromAdder
= myCPU.register0.additiveAcc[7].fromAdder myCPU.register0.additiveAcc[7].asb.Add.S
= myCPU.register0.additiveAcc[7].fromAdder myCPU.register0.additiveAcc[7].asb.s
= myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].aab.toAdder
= myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.a
= myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.Add.A
= myCPU.register0.additiveAcc[7].toAdder myCPU.register0.additiveAcc[7].asb.opa
= myCPU.register0.c[1] myCPU.register0.additiveAcc[0].asb.Add.O
= myCPU.register0.c[1] myCPU.register0.additiveAcc[0].asb.cout
= myCPU.register0.c[1] myCPU.register0.additiveAcc[0].cout
= myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.Add.I
= myCPU.register0.c[1] myCPU.register0.additiveAcc[1].asb.cin
= myCPU.register0.c[1] myCPU.register0.additiveAcc[1].cin
= myCPU.register0.c[2] myCPU.register0.additiveAcc[1].asb.Add.O
= myCPU.register0.c[2] myCPU.register0.additiveAcc[1].asb.cout
= myCPU.register0.c[2] myCPU.register0.additiveAcc[1].cout
= myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.Add.I
= myCPU.register0.c[2] myCPU.register0.additiveAcc[2].asb.cin
= myCPU.register0.c[2] myCPU.register0.additiveAcc[2].cin
= myCPU.register0.c[3] myCPU.register0.additiveAcc[2].asb.Add.O
= myCPU.register0.c[3] myCPU.register0.additiveAcc[2].asb.cout
= myCPU.register0.c[3] myCPU.register0.additiveAcc[2].cout
= myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.Add.I
= myCPU.register0.c[3] myCPU.register0.additiveAcc[3].asb.cin
= myCPU.register0.c[3] myCPU.register0.additiveAcc[3].cin
= myCPU.register0.c[4] myCPU.register0.additiveAcc[3].asb.Add.O
= myCPU.register0.c[4] myCPU.register0.additiveAcc[3].asb.cout
= myCPU.register0.c[4] myCPU.register0.additiveAcc[3].cout
= myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.Add.I
= myCPU.register0.c[4] myCPU.register0.additiveAcc[4].asb.cin
= myCPU.register0.c[4] myCPU.register0.additiveAcc[4].cin
= myCPU.register0.c[5] myCPU.register0.additiveAcc[4].asb.Add.O
= myCPU.register0.c[5] myCPU.register0.additiveAcc[4].asb.cout
= myCPU.register0.c[5] myCPU.register0.additiveAcc[4].cout
= myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.Add.I
= myCPU.register0.c[5] myCPU.register0.additiveAcc[5].asb.cin
= myCPU.register0.c[5] myCPU.register0.additiveAcc[5].cin
= myCPU.register0.c[6] myCPU.register0.additiveAcc[5].asb.Add.O
= myCPU.register0.c[6] myCPU.register0.additiveAcc[5].asb.cout
= myCPU.register0.c[6] myCPU.register0.additiveAcc[5].cout
= myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.Add.I
= myCPU.register0.c[6] myCPU.register0.additiveAcc[6].asb.cin
= myCPU.register0.c[6] myCPU.register0.additiveAcc[6].cin
= myCPU.register0.c[7] myCPU.register0.additiveAcc[6].asb.Add.O
= myCPU.register0.c[7] myCPU.register0.additiveAcc[6].asb.cout
= myCPU.register0.c[7] myCPU.register0.additiveAcc[6].cout
= myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.Add.I
= myCPU.register0.c[7] myCPU.register0.additiveAcc[7].asb.cin
= myCPU.register0.c[7] myCPU.register0.additiveAcc[7].cin
= myCPU.register0.c[8] myCPU.register0.additiveAcc[7].asb.Add.O
= myCPU.register0.c[8] myCPU.register0.additiveAcc[7].asb.cout
= myCPU.register0.c[8] myCPU.register0.additiveAcc[7].cout
= myCPU.register0.c[8] myCPU.register0.lCo.bitFromDP
= myCPU.register0.lCo.latchedBit_ myCPU.register0.lCo.tFi.in
= myCPU.register0.lCo.toFile myCPU.register0.lCo.tFi.out
= myCPU.register0.rDP myCPU.register0.accCtrl.readToDP
= myCPU.register0.rDP_ myCPU.register0.accCtrl.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[0].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[0].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[0].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[0].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[1].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[1].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[1].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[1].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[2].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[2].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[2].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[2].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[3].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[3].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[3].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[3].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[4].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[4].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[4].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[4].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[5].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[5].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[5].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[5].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[6].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[6].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[6].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[6].readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[7].aab.readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[7].aab.readToDP_
= myCPU.register0.rDP myCPU.register0.additiveAcc[7].readToDP
= myCPU.register0.rDP_ myCPU.register0.additiveAcc[7].readToDP_
= myCPU.register0.wA myCPU.register0.accCtrl.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.accCtrl.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[0].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[0].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[0].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[0].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[1].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[1].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[1].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[1].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[2].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[2].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[2].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[2].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[3].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[3].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[3].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[3].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[4].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[4].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[4].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[4].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[5].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[5].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[5].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[5].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[6].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[6].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[6].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[6].writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[7].aab.writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[7].aab.writeFromAdder_
= myCPU.register0.wA myCPU.register0.additiveAcc[7].writeFromAdder
= myCPU.register0.wA_ myCPU.register0.additiveAcc[7].writeFromAdder_
= myCPU.register0.wA myCPU.register0.lCo.writeFromDP
= myCPU.register0.wA_ myCPU.register0.lCo.writeFromDP_
= myCPU.register0.wDP myCPU.register0.accCtrl.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.accCtrl.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[0].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[0].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[0].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[0].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[1].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[1].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[1].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[1].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[2].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[2].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[2].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[2].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[3].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[3].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[3].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[3].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[4].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[4].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[4].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[4].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[5].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[5].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[5].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[5].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[6].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[6].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[6].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[6].writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[7].aab.writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[7].aab.writeFromDP_
= myCPU.register0.wDP myCPU.register0.additiveAcc[7].writeFromDP
= myCPU.register0.wDP_ myCPU.register0.additiveAcc[7].writeFromDP_
= myCPU.register1.br myCPU.register1.Ctl.readToDP
= myCPU.register1.br_ myCPU.register1.Ctl.readToDP_
= myCPU.register1.br myCPU.register1.FNode[0].br
= myCPU.register1.br_ myCPU.register1.FNode[0].br_
= myCPU.register1.br myCPU.register1.FNode[0].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[0].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[1].br
= myCPU.register1.br_ myCPU.register1.FNode[1].br_
= myCPU.register1.br myCPU.register1.FNode[1].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[1].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[2].br
= myCPU.register1.br_ myCPU.register1.FNode[2].br_
= myCPU.register1.br myCPU.register1.FNode[2].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[2].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[3].br
= myCPU.register1.br_ myCPU.register1.FNode[3].br_
= myCPU.register1.br myCPU.register1.FNode[3].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[3].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[4].br
= myCPU.register1.br_ myCPU.register1.FNode[4].br_
= myCPU.register1.br myCPU.register1.FNode[4].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[4].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[5].br
= myCPU.register1.br_ myCPU.register1.FNode[5].br_
= myCPU.register1.br myCPU.register1.FNode[5].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[5].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[6].br
= myCPU.register1.br_ myCPU.register1.FNode[6].br_
= myCPU.register1.br myCPU.register1.FNode[6].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[6].FReg.br_
= myCPU.register1.br myCPU.register1.FNode[7].br
= myCPU.register1.br_ myCPU.register1.FNode[7].br_
= myCPU.register1.br myCPU.register1.FNode[7].FReg.br
= myCPU.register1.br_ myCPU.register1.FNode[7].FReg.br_
= myCPU.register1.bw myCPU.register1.Ctl.writeFromDP
= myCPU.register1.bw_ myCPU.register1.Ctl.writeFromDP_
= myCPU.register1.bw myCPU.register1.FNode[0].bload
= myCPU.register1.bw_ myCPU.register1.FNode[0].bload_
= myCPU.register1.bw myCPU.register1.FNode[0].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[0].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[1].bload
= myCPU.register1.bw_ myCPU.register1.FNode[1].bload_
= myCPU.register1.bw myCPU.register1.FNode[1].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[1].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[2].bload
= myCPU.register1.bw_ myCPU.register1.FNode[2].bload_
= myCPU.register1.bw myCPU.register1.FNode[2].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[2].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[3].bload
= myCPU.register1.bw_ myCPU.register1.FNode[3].bload_
= myCPU.register1.bw myCPU.register1.FNode[3].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[3].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[4].bload
= myCPU.register1.bw_ myCPU.register1.FNode[4].bload_
= myCPU.register1.bw myCPU.register1.FNode[4].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[4].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[5].bload
= myCPU.register1.bw_ myCPU.register1.FNode[5].bload_
= myCPU.register1.bw myCPU.register1.FNode[5].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[5].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[6].bload
= myCPU.register1.bw_ myCPU.register1.FNode[6].bload_
= myCPU.register1.bw myCPU.register1.FNode[6].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[6].FReg.bload_
= myCPU.register1.bw myCPU.register1.FNode[7].bload
= myCPU.register1.bw_ myCPU.register1.FNode[7].bload_
= myCPU.register1.bw myCPU.register1.FNode[7].FReg.bload
= myCPU.register1.bw_ myCPU.register1.FNode[7].FReg.bload_
= myCPU.register1.FNode[0].FReg.reg_ myCPU.register1.FNode[0].FReg.f2i.in
= myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].FReg.fin
= myCPU.register1.FNode[0].regin myCPU.register1.FNode[0].Function.out
= myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].FReg.fout
= myCPU.register1.FNode[0].regout myCPU.register1.FNode[0].Function.a
= myCPU.register1.FNode[1].FReg.reg_ myCPU.register1.FNode[1].FReg.f2i.in
= myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].FReg.fin
= myCPU.register1.FNode[1].regin myCPU.register1.FNode[1].Function.out
= myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].FReg.fout
= myCPU.register1.FNode[1].regout myCPU.register1.FNode[1].Function.a
= myCPU.register1.FNode[2].FReg.reg_ myCPU.register1.FNode[2].FReg.f2i.in
= myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].FReg.fin
= myCPU.register1.FNode[2].regin myCPU.register1.FNode[2].Function.out
= myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].FReg.fout
= myCPU.register1.FNode[2].regout myCPU.register1.FNode[2].Function.a
= myCPU.register1.FNode[3].FReg.reg_ myCPU.register1.FNode[3].FReg.f2i.in
= myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].FReg.fin
= myCPU.register1.FNode[3].regin myCPU.register1.FNode[3].Function.out
= myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].FReg.fout
= myCPU.register1.FNode[3].regout myCPU.register1.FNode[3].Function.a
= myCPU.register1.FNode[4].FReg.reg_ myCPU.register1.FNode[4].FReg.f2i.in
= myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].FReg.fin
= myCPU.register1.FNode[4].regin myCPU.register1.FNode[4].Function.out
= myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].FReg.fout
= myCPU.register1.FNode[4].regout myCPU.register1.FNode[4].Function.a
= myCPU.register1.FNode[5].FReg.reg_ myCPU.register1.FNode[5].FReg.f2i.in
= myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].FReg.fin
= myCPU.register1.FNode[5].regin myCPU.register1.FNode[5].Function.out
= myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].FReg.fout
= myCPU.register1.FNode[5].regout myCPU.register1.FNode[5].Function.a
= myCPU.register1.FNode[6].FReg.reg_ myCPU.register1.FNode[6].FReg.f2i.in
= myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].FReg.fin
= myCPU.register1.FNode[6].regin myCPU.register1.FNode[6].Function.out
= myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].FReg.fout
= myCPU.register1.FNode[6].regout myCPU.register1.FNode[6].Function.a
= myCPU.register1.FNode[7].FReg.reg_ myCPU.register1.FNode[7].FReg.f2i.in
= myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].FReg.fin
= myCPU.register1.FNode[7].regin myCPU.register1.FNode[7].Function.out
= myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].FReg.fout
= myCPU.register1.FNode[7].regout myCPU.register1.FNode[7].Function.a
= myCPU.register1.fw myCPU.register1.Ctl.writeFromFunction
= myCPU.register1.fw_ myCPU.register1.Ctl.writeFromFunction_
= myCPU.register1.fw myCPU.register1.FNode[0].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[0].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[0].fw
= myCPU.register1.fw_ myCPU.register1.FNode[0].fw_
= myCPU.register1.fw myCPU.register1.FNode[1].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[1].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[1].fw
= myCPU.register1.fw_ myCPU.register1.FNode[1].fw_
= myCPU.register1.fw myCPU.register1.FNode[2].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[2].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[2].fw
= myCPU.register1.fw_ myCPU.register1.FNode[2].fw_
= myCPU.register1.fw myCPU.register1.FNode[3].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[3].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[3].fw
= myCPU.register1.fw_ myCPU.register1.FNode[3].fw_
= myCPU.register1.fw myCPU.register1.FNode[4].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[4].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[4].fw
= myCPU.register1.fw_ myCPU.register1.FNode[4].fw_
= myCPU.register1.fw myCPU.register1.FNode[5].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[5].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[5].fw
= myCPU.register1.fw_ myCPU.register1.FNode[5].fw_
= myCPU.register1.fw myCPU.register1.FNode[6].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[6].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[6].fw
= myCPU.register1.fw_ myCPU.register1.FNode[6].fw_
= myCPU.register1.fw myCPU.register1.FNode[7].FReg.fw
= myCPU.register1.fw_ myCPU.register1.FNode[7].FReg.fw_
= myCPU.register1.fw myCPU.register1.FNode[7].fw
= myCPU.register1.fw_ myCPU.register1.FNode[7].fw_
= myCPU.register1.g1_ myCPU.register1.Ctl.g1_
= myCPU.register1.g1_ myCPU.register1.Ctl.g2_
= myCPU.register1.g1_ myCPU.register1.Ctl.gUno.out
= myCPU.register1.g1_ myCPU.register1.FNode[0].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[0].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[0].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[0].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[1].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[1].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[1].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[1].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[2].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[2].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[2].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[2].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[3].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[3].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[3].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[3].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[4].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[4].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[4].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[4].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[5].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[5].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[5].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[5].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[6].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[6].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[6].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[6].g2_
= myCPU.register1.g1_ myCPU.register1.FNode[7].Function.g1_
= myCPU.register1.g1_ myCPU.register1.FNode[7].Function.g2_
= myCPU.register1.g1_ myCPU.register1.FNode[7].g1_
= myCPU.register1.g1_ myCPU.register1.FNode[7].g2_
= myCPU.register1.g1_ myCPU.register1.g2_
= myCPU.register1.z[1] myCPU.register1.FNode[0].FReg.zout
= myCPU.register1.z[1] myCPU.register1.FNode[0].zout
= myCPU.register1.z[1] myCPU.register1.FNode[1].FReg.zin
= myCPU.register1.z[1] myCPU.register1.FNode[1].zin
= myCPU.register1.z[2] myCPU.register1.FNode[1].FReg.zout
= myCPU.register1.z[2] myCPU.register1.FNode[1].zout
= myCPU.register1.z[2] myCPU.register1.FNode[2].FReg.zin
= myCPU.register1.z[2] myCPU.register1.FNode[2].zin
= myCPU.register1.z[3] myCPU.register1.FNode[2].FReg.zout
= myCPU.register1.z[3] myCPU.register1.FNode[2].zout
= myCPU.register1.z[3] myCPU.register1.FNode[3].FReg.zin
= myCPU.register1.z[3] myCPU.register1.FNode[3].zin
= myCPU.register1.z[4] myCPU.register1.FNode[3].FReg.zout
= myCPU.register1.z[4] myCPU.register1.FNode[3].zout
= myCPU.register1.z[4] myCPU.register1.FNode[4].FReg.zin
= myCPU.register1.z[4] myCPU.register1.FNode[4].zin
= myCPU.register1.z[5] myCPU.register1.FNode[4].FReg.zout
= myCPU.register1.z[5] myCPU.register1.FNode[4].zout
= myCPU.register1.z[5] myCPU.register1.FNode[5].FReg.zin
= myCPU.register1.z[5] myCPU.register1.FNode[5].zin
= myCPU.register1.z[6] myCPU.register1.FNode[5].FReg.zout
= myCPU.register1.z[6] myCPU.register1.FNode[5].zout
= myCPU.register1.z[6] myCPU.register1.FNode[6].FReg.zin
= myCPU.register1.z[6] myCPU.register1.FNode[6].zin
= myCPU.register1.z[7] myCPU.register1.FNode[6].FReg.zout
= myCPU.register1.z[7] myCPU.register1.FNode[6].zout
= myCPU.register1.z[7] myCPU.register1.FNode[7].FReg.zin
= myCPU.register1.z[7] myCPU.register1.FNode[7].zin
= myCPU.register2.MSBsign_ myCPU.register2.Ctl.MSBsign_
= myCPU.register2.r myCPU.register2.Ctl.readToDP
= myCPU.register2.r_ myCPU.register2.Ctl.readToDP_
= myCPU.register2.r myCPU.register2.SReg[0].r
= myCPU.register2.r_ myCPU.register2.SReg[0].r_
= myCPU.register2.r myCPU.register2.SReg[1].r
= myCPU.register2.r_ myCPU.register2.SReg[1].r_
= myCPU.register2.r myCPU.register2.SReg[2].r
= myCPU.register2.r_ myCPU.register2.SReg[2].r_
= myCPU.register2.r myCPU.register2.SReg[3].r
= myCPU.register2.r_ myCPU.register2.SReg[3].r_
= myCPU.register2.r myCPU.register2.SReg[4].r
= myCPU.register2.r_ myCPU.register2.SReg[4].r_
= myCPU.register2.r myCPU.register2.SReg[5].r
= myCPU.register2.r_ myCPU.register2.SReg[5].r_
= myCPU.register2.r myCPU.register2.SReg[6].r
= myCPU.register2.r_ myCPU.register2.SReg[6].r_
= myCPU.register2.r myCPU.register2.SReg[7].r
= myCPU.register2.r_ myCPU.register2.SReg[7].r_
= myCPU.register2.s[0] myCPU.register2.SReg[0].sout
= myCPU.register2.s[1] myCPU.register2.SReg[0].sin
= myCPU.register2.s[1] myCPU.register2.SReg[1].sout
= myCPU.register2.s[2] myCPU.register2.SReg[1].sin
= myCPU.register2.s[2] myCPU.register2.SReg[2].sout
= myCPU.register2.s[3] myCPU.register2.SReg[2].sin
= myCPU.register2.s[3] myCPU.register2.SReg[3].sout
= myCPU.register2.s[4] myCPU.register2.SReg[3].sin
= myCPU.register2.s[4] myCPU.register2.SReg[4].sout
= myCPU.register2.s[5] myCPU.register2.SReg[4].sin
= myCPU.register2.s[5] myCPU.register2.SReg[5].sout
= myCPU.register2.s[6] myCPU.register2.SReg[5].sin
= myCPU.register2.s[6] myCPU.register2.SReg[6].sout
= myCPU.register2.s[7] myCPU.register2.MSBsign
= myCPU.register2.s[7] myCPU.register2.SReg[6].sin
= myCPU.register2.s[7] myCPU.register2.SReg[7].sout
= myCPU.register2.s[8] myCPU.register2.Ctl.shiftInToMSB
= myCPU.register2.s[8] myCPU.register2.shiftInToMSB
= myCPU.register2.s[8] myCPU.register2.SReg[7].sin
= myCPU.register2.shift myCPU.register2.Ctl.shift
= myCPU.register2.shift_ myCPU.register2.Ctl.shift_
= myCPU.register2.shift myCPU.register2.SReg[0].shift
= myCPU.register2.shift_ myCPU.register2.SReg[0].shift_
= myCPU.register2.shift myCPU.register2.SReg[1].shift
= myCPU.register2.shift_ myCPU.register2.SReg[1].shift_
= myCPU.register2.shift myCPU.register2.SReg[2].shift
= myCPU.register2.shift_ myCPU.register2.SReg[2].shift_
= myCPU.register2.shift myCPU.register2.SReg[3].shift
= myCPU.register2.shift_ myCPU.register2.SReg[3].shift_
= myCPU.register2.shift myCPU.register2.SReg[4].shift
= myCPU.register2.shift_ myCPU.register2.SReg[4].shift_
= myCPU.register2.shift myCPU.register2.SReg[5].shift
= myCPU.register2.shift_ myCPU.register2.SReg[5].shift_
= myCPU.register2.shift myCPU.register2.SReg[6].shift
= myCPU.register2.shift_ myCPU.register2.SReg[6].shift_
= myCPU.register2.shift myCPU.register2.SReg[7].shift
= myCPU.register2.shift_ myCPU.register2.SReg[7].shift_
= myCPU.register2.SReg[0].reg myCPU.register2.SReg[0].s2i.in
= myCPU.register2.SReg[1].reg myCPU.register2.SReg[1].s2i.in
= myCPU.register2.SReg[2].reg myCPU.register2.SReg[2].s2i.in
= myCPU.register2.SReg[3].reg myCPU.register2.SReg[3].s2i.in
= myCPU.register2.SReg[4].reg myCPU.register2.SReg[4].s2i.in
= myCPU.register2.SReg[5].reg myCPU.register2.SReg[5].s2i.in
= myCPU.register2.SReg[6].reg myCPU.register2.SReg[6].s2i.in
= myCPU.register2.SReg[7].reg myCPU.register2.SReg[7].s2i.in
= myCPU.register2.w myCPU.register2.Ctl.writeFromDP
= myCPU.register2.w_ myCPU.register2.Ctl.writeFromDP_
= myCPU.register2.w myCPU.register2.SReg[0].w
= myCPU.register2.w_ myCPU.register2.SReg[0].w_
= myCPU.register2.w myCPU.register2.SReg[1].w
= myCPU.register2.w_ myCPU.register2.SReg[1].w_
= myCPU.register2.w myCPU.register2.SReg[2].w
= myCPU.register2.w_ myCPU.register2.SReg[2].w_
= myCPU.register2.w myCPU.register2.SReg[3].w
= myCPU.register2.w_ myCPU.register2.SReg[3].w_
= myCPU.register2.w myCPU.register2.SReg[4].w
= myCPU.register2.w_ myCPU.register2.SReg[4].w_
= myCPU.register2.w myCPU.register2.SReg[5].w
= myCPU.register2.w_ myCPU.register2.SReg[5].w_
= myCPU.register2.w myCPU.register2.SReg[6].w
= myCPU.register2.w_ myCPU.register2.SReg[6].w_
= myCPU.register2.w myCPU.register2.SReg[7].w
= myCPU.register2.w_ myCPU.register2.SReg[7].w_
= myCPU.register3.c[1] myCPU.register3.PWMCells[0].cout
= myCPU.register3.c[1] myCPU.register3.PWMCells[0].Incrementer.cout
= myCPU.register3.c[1] myCPU.register3.PWMCells[1].cin
= myCPU.register3.c[1] myCPU.register3.PWMCells[1].Incrementer.cin
= myCPU.register3.c[2] myCPU.register3.PWMCells[1].cout
= myCPU.register3.c[2] myCPU.register3.PWMCells[1].Incrementer.cout
= myCPU.register3.c[2] myCPU.register3.PWMCells[2].cin
= myCPU.register3.c[2] myCPU.register3.PWMCells[2].Incrementer.cin
= myCPU.register3.c[3] myCPU.register3.PWMCells[2].cout
= myCPU.register3.c[3] myCPU.register3.PWMCells[2].Incrementer.cout
= myCPU.register3.c[3] myCPU.register3.PWMCells[3].cin
= myCPU.register3.c[3] myCPU.register3.PWMCells[3].Incrementer.cin
= myCPU.register3.c[4] myCPU.register3.PWMCells[3].cout
= myCPU.register3.c[4] myCPU.register3.PWMCells[3].Incrementer.cout
= myCPU.register3.c[4] myCPU.register3.PWMCells[4].cin
= myCPU.register3.c[4] myCPU.register3.PWMCells[4].Incrementer.cin
= myCPU.register3.c[5] myCPU.register3.PWMCells[4].cout
= myCPU.register3.c[5] myCPU.register3.PWMCells[4].Incrementer.cout
= myCPU.register3.c[5] myCPU.register3.PWMCells[5].cin
= myCPU.register3.c[5] myCPU.register3.PWMCells[5].Incrementer.cin
= myCPU.register3.c[6] myCPU.register3.PWMCells[5].cout
= myCPU.register3.c[6] myCPU.register3.PWMCells[5].Incrementer.cout
= myCPU.register3.c[6] myCPU.register3.PWMCells[6].cin
= myCPU.register3.c[6] myCPU.register3.PWMCells[6].Incrementer.cin
= myCPU.register3.c[7] myCPU.register3.PWMCells[6].cout
= myCPU.register3.c[7] myCPU.register3.PWMCells[6].Incrementer.cout
= myCPU.register3.c[7] myCPU.register3.PWMCells[7].cin
= myCPU.register3.c[7] myCPU.register3.PWMCells[7].Incrementer.cin
= myCPU.register3.c[8] myCPU.register3.PWMCells[7].cout
= myCPU.register3.c[8] myCPU.register3.PWMCells[7].Incrementer.cout
= myCPU.register3.eq_[1] myCPU.register3.PWMCells[0].Comparator.eqout_
= myCPU.register3.eq_[1] myCPU.register3.PWMCells[0].eqout_
= myCPU.register3.eq_[1] myCPU.register3.PWMCells[1].Comparator.eqin_
= myCPU.register3.eq_[1] myCPU.register3.PWMCells[1].eqin_
= myCPU.register3.eq_[2] myCPU.register3.PWMCells[1].Comparator.eqout_
= myCPU.register3.eq_[2] myCPU.register3.PWMCells[1].eqout_
= myCPU.register3.eq_[2] myCPU.register3.PWMCells[2].Comparator.eqin_
= myCPU.register3.eq_[2] myCPU.register3.PWMCells[2].eqin_
= myCPU.register3.eq_[3] myCPU.register3.PWMCells[2].Comparator.eqout_
= myCPU.register3.eq_[3] myCPU.register3.PWMCells[2].eqout_
= myCPU.register3.eq_[3] myCPU.register3.PWMCells[3].Comparator.eqin_
= myCPU.register3.eq_[3] myCPU.register3.PWMCells[3].eqin_
= myCPU.register3.eq_[4] myCPU.register3.PWMCells[3].Comparator.eqout_
= myCPU.register3.eq_[4] myCPU.register3.PWMCells[3].eqout_
= myCPU.register3.eq_[4] myCPU.register3.PWMCells[4].Comparator.eqin_
= myCPU.register3.eq_[4] myCPU.register3.PWMCells[4].eqin_
= myCPU.register3.eq_[5] myCPU.register3.PWMCells[4].Comparator.eqout_
= myCPU.register3.eq_[5] myCPU.register3.PWMCells[4].eqout_
= myCPU.register3.eq_[5] myCPU.register3.PWMCells[5].Comparator.eqin_
= myCPU.register3.eq_[5] myCPU.register3.PWMCells[5].eqin_
= myCPU.register3.eq_[6] myCPU.register3.PWMCells[5].Comparator.eqout_
= myCPU.register3.eq_[6] myCPU.register3.PWMCells[5].eqout_
= myCPU.register3.eq_[6] myCPU.register3.PWMCells[6].Comparator.eqin_
= myCPU.register3.eq_[6] myCPU.register3.PWMCells[6].eqin_
= myCPU.register3.eq_[7] myCPU.register3.PWMCells[6].Comparator.eqout_
= myCPU.register3.eq_[7] myCPU.register3.PWMCells[6].eqout_
= myCPU.register3.eq_[7] myCPU.register3.PWMCells[7].Comparator.eqin_
= myCPU.register3.eq_[7] myCPU.register3.PWMCells[7].eqin_
= myCPU.register3.eq_[8] myCPU.register3.equal_
= myCPU.register3.eq_[8] myCPU.register3.po.equal_
= myCPU.register3.eq_[8] myCPU.register3.PWMCells[7].Comparator.eqout_
= myCPU.register3.eq_[8] myCPU.register3.PWMCells[7].eqout_
= myCPU.register3.oe_ myCPU.register3.ctl.PWMoutputEnable_
= myCPU.register3.oe_ myCPU.register3.po.oe_
= myCPU.register3.PWMCells[0].cmp myCPU.register3.PWMCells[0].Comparator.cmp
= myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].Comparator.cmp_
= myCPU.register3.PWMCells[0].cmp myCPU.register3.PWMCells[0].PCmp.cmp
= myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].PCmp.cmp_
= myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].PCmp.pb2i.in
= myCPU.register3.PWMCells[0].cmp_ myCPU.register3.PWMCells[0].PCmp.reg_
= myCPU.register3.PWMCells[0].cnt myCPU.register3.PWMCells[0].Comparator.cnt
= myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].Comparator.cnt_
= myCPU.register3.PWMCells[0].cnt myCPU.register3.PWMCells[0].PCnt.cmp
= myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].PCnt.cmp_
= myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].PCnt.pwc2i.in
= myCPU.register3.PWMCells[0].cnt_ myCPU.register3.PWMCells[0].PCnt.reg_
= myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].Incrementer.a
= myCPU.register3.PWMCells[0].incin myCPU.register3.PWMCells[0].PCnt.out
= myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].Incrementer.s
= myCPU.register3.PWMCells[0].incout myCPU.register3.PWMCells[0].PCnt.in
= myCPU.register3.PWMCells[1].cmp myCPU.register3.PWMCells[1].Comparator.cmp
= myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].Comparator.cmp_
= myCPU.register3.PWMCells[1].cmp myCPU.register3.PWMCells[1].PCmp.cmp
= myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].PCmp.cmp_
= myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].PCmp.pb2i.in
= myCPU.register3.PWMCells[1].cmp_ myCPU.register3.PWMCells[1].PCmp.reg_
= myCPU.register3.PWMCells[1].cnt myCPU.register3.PWMCells[1].Comparator.cnt
= myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].Comparator.cnt_
= myCPU.register3.PWMCells[1].cnt myCPU.register3.PWMCells[1].PCnt.cmp
= myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].PCnt.cmp_
= myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].PCnt.pwc2i.in
= myCPU.register3.PWMCells[1].cnt_ myCPU.register3.PWMCells[1].PCnt.reg_
= myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].Incrementer.a
= myCPU.register3.PWMCells[1].incin myCPU.register3.PWMCells[1].PCnt.out
= myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].Incrementer.s
= myCPU.register3.PWMCells[1].incout myCPU.register3.PWMCells[1].PCnt.in
= myCPU.register3.PWMCells[2].cmp myCPU.register3.PWMCells[2].Comparator.cmp
= myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].Comparator.cmp_
= myCPU.register3.PWMCells[2].cmp myCPU.register3.PWMCells[2].PCmp.cmp
= myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].PCmp.cmp_
= myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].PCmp.pb2i.in
= myCPU.register3.PWMCells[2].cmp_ myCPU.register3.PWMCells[2].PCmp.reg_
= myCPU.register3.PWMCells[2].cnt myCPU.register3.PWMCells[2].Comparator.cnt
= myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].Comparator.cnt_
= myCPU.register3.PWMCells[2].cnt myCPU.register3.PWMCells[2].PCnt.cmp
= myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].PCnt.cmp_
= myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].PCnt.pwc2i.in
= myCPU.register3.PWMCells[2].cnt_ myCPU.register3.PWMCells[2].PCnt.reg_
= myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].Incrementer.a
= myCPU.register3.PWMCells[2].incin myCPU.register3.PWMCells[2].PCnt.out
= myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].Incrementer.s
= myCPU.register3.PWMCells[2].incout myCPU.register3.PWMCells[2].PCnt.in
= myCPU.register3.PWMCells[3].cmp myCPU.register3.PWMCells[3].Comparator.cmp
= myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].Comparator.cmp_
= myCPU.register3.PWMCells[3].cmp myCPU.register3.PWMCells[3].PCmp.cmp
= myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].PCmp.cmp_
= myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].PCmp.pb2i.in
= myCPU.register3.PWMCells[3].cmp_ myCPU.register3.PWMCells[3].PCmp.reg_
= myCPU.register3.PWMCells[3].cnt myCPU.register3.PWMCells[3].Comparator.cnt
= myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].Comparator.cnt_
= myCPU.register3.PWMCells[3].cnt myCPU.register3.PWMCells[3].PCnt.cmp
= myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].PCnt.cmp_
= myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].PCnt.pwc2i.in
= myCPU.register3.PWMCells[3].cnt_ myCPU.register3.PWMCells[3].PCnt.reg_
= myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].Incrementer.a
= myCPU.register3.PWMCells[3].incin myCPU.register3.PWMCells[3].PCnt.out
= myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].Incrementer.s
= myCPU.register3.PWMCells[3].incout myCPU.register3.PWMCells[3].PCnt.in
= myCPU.register3.PWMCells[4].cmp myCPU.register3.PWMCells[4].Comparator.cmp
= myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].Comparator.cmp_
= myCPU.register3.PWMCells[4].cmp myCPU.register3.PWMCells[4].PCmp.cmp
= myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].PCmp.cmp_
= myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].PCmp.pb2i.in
= myCPU.register3.PWMCells[4].cmp_ myCPU.register3.PWMCells[4].PCmp.reg_
= myCPU.register3.PWMCells[4].cnt myCPU.register3.PWMCells[4].Comparator.cnt
= myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].Comparator.cnt_
= myCPU.register3.PWMCells[4].cnt myCPU.register3.PWMCells[4].PCnt.cmp
= myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].PCnt.cmp_
= myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].PCnt.pwc2i.in
= myCPU.register3.PWMCells[4].cnt_ myCPU.register3.PWMCells[4].PCnt.reg_
= myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].Incrementer.a
= myCPU.register3.PWMCells[4].incin myCPU.register3.PWMCells[4].PCnt.out
= myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].Incrementer.s
= myCPU.register3.PWMCells[4].incout myCPU.register3.PWMCells[4].PCnt.in
= myCPU.register3.PWMCells[5].cmp myCPU.register3.PWMCells[5].Comparator.cmp
= myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].Comparator.cmp_
= myCPU.register3.PWMCells[5].cmp myCPU.register3.PWMCells[5].PCmp.cmp
= myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].PCmp.cmp_
= myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].PCmp.pb2i.in
= myCPU.register3.PWMCells[5].cmp_ myCPU.register3.PWMCells[5].PCmp.reg_
= myCPU.register3.PWMCells[5].cnt myCPU.register3.PWMCells[5].Comparator.cnt
= myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].Comparator.cnt_
= myCPU.register3.PWMCells[5].cnt myCPU.register3.PWMCells[5].PCnt.cmp
= myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].PCnt.cmp_
= myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].PCnt.pwc2i.in
= myCPU.register3.PWMCells[5].cnt_ myCPU.register3.PWMCells[5].PCnt.reg_
= myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].Incrementer.a
= myCPU.register3.PWMCells[5].incin myCPU.register3.PWMCells[5].PCnt.out
= myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].Incrementer.s
= myCPU.register3.PWMCells[5].incout myCPU.register3.PWMCells[5].PCnt.in
= myCPU.register3.PWMCells[6].cmp myCPU.register3.PWMCells[6].Comparator.cmp
= myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].Comparator.cmp_
= myCPU.register3.PWMCells[6].cmp myCPU.register3.PWMCells[6].PCmp.cmp
= myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].PCmp.cmp_
= myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].PCmp.pb2i.in
= myCPU.register3.PWMCells[6].cmp_ myCPU.register3.PWMCells[6].PCmp.reg_
= myCPU.register3.PWMCells[6].cnt myCPU.register3.PWMCells[6].Comparator.cnt
= myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].Comparator.cnt_
= myCPU.register3.PWMCells[6].cnt myCPU.register3.PWMCells[6].PCnt.cmp
= myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].PCnt.cmp_
= myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].PCnt.pwc2i.in
= myCPU.register3.PWMCells[6].cnt_ myCPU.register3.PWMCells[6].PCnt.reg_
= myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].Incrementer.a
= myCPU.register3.PWMCells[6].incin myCPU.register3.PWMCells[6].PCnt.out
= myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].Incrementer.s
= myCPU.register3.PWMCells[6].incout myCPU.register3.PWMCells[6].PCnt.in
= myCPU.register3.PWMCells[7].cmp myCPU.register3.PWMCells[7].Comparator.cmp
= myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].Comparator.cmp_
= myCPU.register3.PWMCells[7].cmp myCPU.register3.PWMCells[7].PCmp.cmp
= myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].PCmp.cmp_
= myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].PCmp.pb2i.in
= myCPU.register3.PWMCells[7].cmp_ myCPU.register3.PWMCells[7].PCmp.reg_
= myCPU.register3.PWMCells[7].cnt myCPU.register3.PWMCells[7].Comparator.cnt
= myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].Comparator.cnt_
= myCPU.register3.PWMCells[7].cnt myCPU.register3.PWMCells[7].PCnt.cmp
= myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].PCnt.cmp_
= myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].PCnt.pwc2i.in
= myCPU.register3.PWMCells[7].cnt_ myCPU.register3.PWMCells[7].PCnt.reg_
= myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].Incrementer.a
= myCPU.register3.PWMCells[7].incin myCPU.register3.PWMCells[7].PCnt.out
= myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].Incrementer.s
= myCPU.register3.PWMCells[7].incout myCPU.register3.PWMCells[7].PCnt.in
= myCPU.register3.r myCPU.register3.ctl.read
= myCPU.register3.r_ myCPU.register3.ctl.read_
= myCPU.register3.r myCPU.register3.PWMCells[0].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[0].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[0].r
= myCPU.register3.r_ myCPU.register3.PWMCells[0].r_
= myCPU.register3.r myCPU.register3.PWMCells[1].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[1].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[1].r
= myCPU.register3.r_ myCPU.register3.PWMCells[1].r_
= myCPU.register3.r myCPU.register3.PWMCells[2].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[2].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[2].r
= myCPU.register3.r_ myCPU.register3.PWMCells[2].r_
= myCPU.register3.r myCPU.register3.PWMCells[3].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[3].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[3].r
= myCPU.register3.r_ myCPU.register3.PWMCells[3].r_
= myCPU.register3.r myCPU.register3.PWMCells[4].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[4].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[4].r
= myCPU.register3.r_ myCPU.register3.PWMCells[4].r_
= myCPU.register3.r myCPU.register3.PWMCells[5].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[5].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[5].r
= myCPU.register3.r_ myCPU.register3.PWMCells[5].r_
= myCPU.register3.r myCPU.register3.PWMCells[6].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[6].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[6].r
= myCPU.register3.r_ myCPU.register3.PWMCells[6].r_
= myCPU.register3.r myCPU.register3.PWMCells[7].PCmp.r
= myCPU.register3.r_ myCPU.register3.PWMCells[7].PCmp.r_
= myCPU.register3.r myCPU.register3.PWMCells[7].r
= myCPU.register3.r_ myCPU.register3.PWMCells[7].r_
= myCPU.register3.w myCPU.register3.ctl.write
= myCPU.register3.w_ myCPU.register3.ctl.write_
= myCPU.register3.w myCPU.register3.PWMCells[0].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[0].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[0].w
= myCPU.register3.w_ myCPU.register3.PWMCells[0].w_
= myCPU.register3.w myCPU.register3.PWMCells[1].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[1].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[1].w
= myCPU.register3.w_ myCPU.register3.PWMCells[1].w_
= myCPU.register3.w myCPU.register3.PWMCells[2].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[2].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[2].w
= myCPU.register3.w_ myCPU.register3.PWMCells[2].w_
= myCPU.register3.w myCPU.register3.PWMCells[3].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[3].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[3].w
= myCPU.register3.w_ myCPU.register3.PWMCells[3].w_
= myCPU.register3.w myCPU.register3.PWMCells[4].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[4].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[4].w
= myCPU.register3.w_ myCPU.register3.PWMCells[4].w_
= myCPU.register3.w myCPU.register3.PWMCells[5].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[5].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[5].w
= myCPU.register3.w_ myCPU.register3.PWMCells[5].w_
= myCPU.register3.w myCPU.register3.PWMCells[6].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[6].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[6].w
= myCPU.register3.w_ myCPU.register3.PWMCells[6].w_
= myCPU.register3.w myCPU.register3.PWMCells[7].PCmp.w
= myCPU.register3.w_ myCPU.register3.PWMCells[7].PCmp.w_
= myCPU.register3.w myCPU.register3.PWMCells[7].w
= myCPU.register3.w_ myCPU.register3.PWMCells[7].w_
= myCPU.register3.z_[1] myCPU.register3.PWMCells[0].Comparator.zout_
= myCPU.register3.z_[1] myCPU.register3.PWMCells[0].zout_
= myCPU.register3.z_[1] myCPU.register3.PWMCells[1].Comparator.zin_
= myCPU.register3.z_[1] myCPU.register3.PWMCells[1].zin_
= myCPU.register3.z_[2] myCPU.register3.PWMCells[1].Comparator.zout_
= myCPU.register3.z_[2] myCPU.register3.PWMCells[1].zout_
= myCPU.register3.z_[2] myCPU.register3.PWMCells[2].Comparator.zin_
= myCPU.register3.z_[2] myCPU.register3.PWMCells[2].zin_
= myCPU.register3.z_[3] myCPU.register3.PWMCells[2].Comparator.zout_
= myCPU.register3.z_[3] myCPU.register3.PWMCells[2].zout_
= myCPU.register3.z_[3] myCPU.register3.PWMCells[3].Comparator.zin_
= myCPU.register3.z_[3] myCPU.register3.PWMCells[3].zin_
= myCPU.register3.z_[4] myCPU.register3.PWMCells[3].Comparator.zout_
= myCPU.register3.z_[4] myCPU.register3.PWMCells[3].zout_
= myCPU.register3.z_[4] myCPU.register3.PWMCells[4].Comparator.zin_
= myCPU.register3.z_[4] myCPU.register3.PWMCells[4].zin_
= myCPU.register3.z_[5] myCPU.register3.PWMCells[4].Comparator.zout_
= myCPU.register3.z_[5] myCPU.register3.PWMCells[4].zout_
= myCPU.register3.z_[5] myCPU.register3.PWMCells[5].Comparator.zin_
= myCPU.register3.z_[5] myCPU.register3.PWMCells[5].zin_
= myCPU.register3.z_[6] myCPU.register3.PWMCells[5].Comparator.zout_
= myCPU.register3.z_[6] myCPU.register3.PWMCells[5].zout_
= myCPU.register3.z_[6] myCPU.register3.PWMCells[6].Comparator.zin_
= myCPU.register3.z_[6] myCPU.register3.PWMCells[6].zin_
= myCPU.register3.z_[7] myCPU.register3.PWMCells[6].Comparator.zout_
= myCPU.register3.z_[7] myCPU.register3.PWMCells[6].zout_
= myCPU.register3.z_[7] myCPU.register3.PWMCells[7].Comparator.zin_
= myCPU.register3.z_[7] myCPU.register3.PWMCells[7].zin_
= myCPU.register3.z_[8] myCPU.register3.po.zero_
= myCPU.register3.z_[8] myCPU.register3.PWMCells[7].Comparator.zout_
= myCPU.register3.z_[8] myCPU.register3.PWMCells[7].zout_
= myCPU.register3.z_[8] myCPU.register3.zero_
= myCPU.register4.reg[0].latchedBit_ myCPU.register4.reg[0].tFi.in
= myCPU.register4.reg[1].latchedBit_ myCPU.register4.reg[1].tFi.in
= myCPU.register4.reg[2].latchedBit_ myCPU.register4.reg[2].tFi.in
= myCPU.register4.reg[3].latchedBit_ myCPU.register4.reg[3].tFi.in
= myCPU.register4.reg[4].latchedBit_ myCPU.register4.reg[4].tFi.in
= myCPU.register4.reg[5].latchedBit_ myCPU.register4.reg[5].tFi.in
= myCPU.register4.reg[6].latchedBit_ myCPU.register4.reg[6].tFi.in
= myCPU.register4.reg[7].latchedBit_ myCPU.register4.reg[7].tFi.in
= myCPU.register5.reg[0].latchedBit_ myCPU.register5.reg[0].tFi.in
= myCPU.register5.reg[1].latchedBit_ myCPU.register5.reg[1].tFi.in
= myCPU.register5.reg[2].latchedBit_ myCPU.register5.reg[2].tFi.in
= myCPU.register5.reg[3].latchedBit_ myCPU.register5.reg[3].tFi.in
= myCPU.register5.reg[4].latchedBit_ myCPU.register5.reg[4].tFi.in
= myCPU.register5.reg[5].latchedBit_ myCPU.register5.reg[5].tFi.in
= myCPU.register5.reg[6].latchedBit_ myCPU.register5.reg[6].tFi.in
= myCPU.register5.reg[7].latchedBit_ myCPU.register5.reg[7].tFi.in
= myCPU.register6.reg[0].latchedBit_ myCPU.register6.reg[0].tFi.in
= myCPU.register6.reg[1].latchedBit_ myCPU.register6.reg[1].tFi.in
= myCPU.register6.reg[2].latchedBit_ myCPU.register6.reg[2].tFi.in
= myCPU.register6.reg[3].latchedBit_ myCPU.register6.reg[3].tFi.in
= myCPU.register6.reg[4].latchedBit_ myCPU.register6.reg[4].tFi.in
= myCPU.register6.reg[5].latchedBit_ myCPU.register6.reg[5].tFi.in
= myCPU.register6.reg[6].latchedBit_ myCPU.register6.reg[6].tFi.in
= myCPU.register6.reg[7].latchedBit_ myCPU.register6.reg[7].tFi.in
= myCPU.register7.reg[0].latchedBit_ myCPU.register7.reg[0].tFi.in
= myCPU.register7.reg[1].latchedBit_ myCPU.register7.reg[1].tFi.in
= myCPU.register7.reg[2].latchedBit_ myCPU.register7.reg[2].tFi.in
= myCPU.register7.reg[3].latchedBit_ myCPU.register7.reg[3].tFi.in
= myCPU.register7.reg[4].latchedBit_ myCPU.register7.reg[4].tFi.in
= myCPU.register7.reg[5].latchedBit_ myCPU.register7.reg[5].tFi.in
= myCPU.register7.reg[6].latchedBit_ myCPU.register7.reg[6].tFi.in
= myCPU.register7.reg[7].latchedBit_ myCPU.register7.reg[7].tFi.in
= myCPU.theICC.b1update.a_ myCPU.theICC.b1update.nota.out
= myCPU.theICC.b1update.b_ myCPU.theICC.b1update.notb.out
= myCPU.theICC.iccB1in myCPU.theICC.b1.fromInc
= myCPU.theICC.iccB1in myCPU.theICC.b1update.x
= myCPU.theICC.INC myCPU.theICC.b0.INC
= myCPU.theICC.INC myCPU.theICC.b1.INC
= myCPU.theIR.write myCPU.theIR.IR[0].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[0].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[1].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[1].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[2].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[2].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[3].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[3].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[4].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[4].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[5].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[5].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[6].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[6].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IR[7].writeFromDP
= myCPU.theIR.write_ myCPU.theIR.IR[7].writeFromDP_
= myCPU.theIR.write myCPU.theIR.IRC.write
= myCPU.theIR.write_ myCPU.theIR.IRC.write_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[0].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[0].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[1].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[1].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[2].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[2].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[3].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[3].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[4].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[4].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[5].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[5].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[6].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[6].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.evenRegs[7].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.evenRegs[7].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[0].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[0].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[1].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[1].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[2].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[2].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[3].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[3].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[4].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[4].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[5].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[5].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.oddRegs[6].branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.oddRegs[6].branchWrite_
= myCPU.thePC.branchWrite myCPU.thePC.pcC.branchWrite
= myCPU.thePC.branchWrite_ myCPU.thePC.pcC.branchWrite_
= myCPU.thePC.branchWrite_ myCPU.thePC.pcC.bwi.in
= myCPU.thePC.branchWrite myCPU.thePC.pcC.bwi.out
= myCPU.thePC.evenIncs[0].invsum.a_ myCPU.thePC.evenIncs[0].invsum.nota.out
= myCPU.thePC.evenIncs[0].invsum.b_ myCPU.thePC.evenIncs[0].invsum.notb.out
= myCPU.thePC.evenIncs[1].invsum.a_ myCPU.thePC.evenIncs[1].invsum.nota.out
= myCPU.thePC.evenIncs[1].invsum.b_ myCPU.thePC.evenIncs[1].invsum.notb.out
= myCPU.thePC.evenIncs[2].invsum.a_ myCPU.thePC.evenIncs[2].invsum.nota.out
= myCPU.thePC.evenIncs[2].invsum.b_ myCPU.thePC.evenIncs[2].invsum.notb.out
= myCPU.thePC.evenIncs[3].invsum.a_ myCPU.thePC.evenIncs[3].invsum.nota.out
= myCPU.thePC.evenIncs[3].invsum.b_ myCPU.thePC.evenIncs[3].invsum.notb.out
= myCPU.thePC.evenIncs[4].invsum.a_ myCPU.thePC.evenIncs[4].invsum.nota.out
= myCPU.thePC.evenIncs[4].invsum.b_ myCPU.thePC.evenIncs[4].invsum.notb.out
= myCPU.thePC.evenIncs[5].invsum.a_ myCPU.thePC.evenIncs[5].invsum.nota.out
= myCPU.thePC.evenIncs[5].invsum.b_ myCPU.thePC.evenIncs[5].invsum.notb.out
= myCPU.thePC.evenIncs[6].invsum.a_ myCPU.thePC.evenIncs[6].invsum.nota.out
= myCPU.thePC.evenIncs[6].invsum.b_ myCPU.thePC.evenIncs[6].invsum.notb.out
= myCPU.thePC.evenIncs[7].invsum.a_ myCPU.thePC.evenIncs[7].invsum.nota.out
= myCPU.thePC.evenIncs[7].invsum.b_ myCPU.thePC.evenIncs[7].invsum.notb.out
= myCPU.thePC.evenRegs[0].BranchLoadIn_ myCPU.thePC.evenRegs[0].BLI.out
= myCPU.thePC.evenRegs[1].BranchLoadIn_ myCPU.thePC.evenRegs[1].BLI.out
= myCPU.thePC.evenRegs[2].BranchLoadIn_ myCPU.thePC.evenRegs[2].BLI.out
= myCPU.thePC.evenRegs[3].BranchLoadIn_ myCPU.thePC.evenRegs[3].BLI.out
= myCPU.thePC.evenRegs[4].BranchLoadIn_ myCPU.thePC.evenRegs[4].BLI.out
= myCPU.thePC.evenRegs[5].BranchLoadIn_ myCPU.thePC.evenRegs[5].BLI.out
= myCPU.thePC.evenRegs[6].BranchLoadIn_ myCPU.thePC.evenRegs[6].BLI.out
= myCPU.thePC.evenRegs[7].BranchLoadIn_ myCPU.thePC.evenRegs[7].BLI.out
= myCPU.thePC.IncLoadIn[0] myCPU.thePC.evenIncs[0].bitInc_
= myCPU.thePC.IncLoadIn[0] myCPU.thePC.evenIncs[0].invsum.x
= myCPU.thePC.IncLoadIn[0] myCPU.thePC.evenRegs[0].IncLoadIn
= myCPU.thePC.IncLoadIn[10] myCPU.thePC.evenIncs[5].bitInc_
= myCPU.thePC.IncLoadIn[10] myCPU.thePC.evenIncs[5].invsum.x
= myCPU.thePC.IncLoadIn[10] myCPU.thePC.evenRegs[5].IncLoadIn
= myCPU.thePC.IncLoadIn[11] myCPU.thePC.oddIncs[5].bitInc
= myCPU.thePC.IncLoadIn[11] myCPU.thePC.oddIncs[5].sum.x
= myCPU.thePC.IncLoadIn[11] myCPU.thePC.oddRegs[5].IncLoadIn
= myCPU.thePC.IncLoadIn[12] myCPU.thePC.evenIncs[6].bitInc_
= myCPU.thePC.IncLoadIn[12] myCPU.thePC.evenIncs[6].invsum.x
= myCPU.thePC.IncLoadIn[12] myCPU.thePC.evenRegs[6].IncLoadIn
= myCPU.thePC.IncLoadIn[13] myCPU.thePC.oddIncs[6].bitInc
= myCPU.thePC.IncLoadIn[13] myCPU.thePC.oddIncs[6].sum.x
= myCPU.thePC.IncLoadIn[13] myCPU.thePC.oddRegs[6].IncLoadIn
= myCPU.thePC.IncLoadIn[14] myCPU.thePC.evenIncs[7].bitInc_
= myCPU.thePC.IncLoadIn[14] myCPU.thePC.evenIncs[7].invsum.x
= myCPU.thePC.IncLoadIn[14] myCPU.thePC.evenRegs[7].IncLoadIn
= myCPU.thePC.IncLoadIn[1] myCPU.thePC.oddIncs[0].bitInc
= myCPU.thePC.IncLoadIn[1] myCPU.thePC.oddIncs[0].sum.x
= myCPU.thePC.IncLoadIn[1] myCPU.thePC.oddRegs[0].IncLoadIn
= myCPU.thePC.IncLoadIn[2] myCPU.thePC.evenIncs[1].bitInc_
= myCPU.thePC.IncLoadIn[2] myCPU.thePC.evenIncs[1].invsum.x
= myCPU.thePC.IncLoadIn[2] myCPU.thePC.evenRegs[1].IncLoadIn
= myCPU.thePC.IncLoadIn[3] myCPU.thePC.oddIncs[1].bitInc
= myCPU.thePC.IncLoadIn[3] myCPU.thePC.oddIncs[1].sum.x
= myCPU.thePC.IncLoadIn[3] myCPU.thePC.oddRegs[1].IncLoadIn
= myCPU.thePC.IncLoadIn[4] myCPU.thePC.evenIncs[2].bitInc_
= myCPU.thePC.IncLoadIn[4] myCPU.thePC.evenIncs[2].invsum.x
= myCPU.thePC.IncLoadIn[4] myCPU.thePC.evenRegs[2].IncLoadIn
= myCPU.thePC.IncLoadIn[5] myCPU.thePC.oddIncs[2].bitInc
= myCPU.thePC.IncLoadIn[5] myCPU.thePC.oddIncs[2].sum.x
= myCPU.thePC.IncLoadIn[5] myCPU.thePC.oddRegs[2].IncLoadIn
= myCPU.thePC.IncLoadIn[6] myCPU.thePC.evenIncs[3].bitInc_
= myCPU.thePC.IncLoadIn[6] myCPU.thePC.evenIncs[3].invsum.x
= myCPU.thePC.IncLoadIn[6] myCPU.thePC.evenRegs[3].IncLoadIn
= myCPU.thePC.IncLoadIn[7] myCPU.thePC.oddIncs[3].bitInc
= myCPU.thePC.IncLoadIn[7] myCPU.thePC.oddIncs[3].sum.x
= myCPU.thePC.IncLoadIn[7] myCPU.thePC.oddRegs[3].IncLoadIn
= myCPU.thePC.IncLoadIn[8] myCPU.thePC.evenIncs[4].bitInc_
= myCPU.thePC.IncLoadIn[8] myCPU.thePC.evenIncs[4].invsum.x
= myCPU.thePC.IncLoadIn[8] myCPU.thePC.evenRegs[4].IncLoadIn
= myCPU.thePC.IncLoadIn[9] myCPU.thePC.oddIncs[4].bitInc
= myCPU.thePC.IncLoadIn[9] myCPU.thePC.oddIncs[4].sum.x
= myCPU.thePC.IncLoadIn[9] myCPU.thePC.oddRegs[4].IncLoadIn
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[0].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[0].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[1].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[1].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[2].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[2].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[3].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[3].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[4].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[4].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[5].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[5].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[6].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[6].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.evenRegs[7].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.evenRegs[7].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[0].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[0].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[1].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[1].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[2].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[2].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[3].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[3].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[4].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[4].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[5].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[5].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.oddRegs[6].incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.oddRegs[6].incWrite_
= myCPU.thePC.incWrite myCPU.thePC.pcC.incWrite
= myCPU.thePC.incWrite_ myCPU.thePC.pcC.incWrite_
= myCPU.thePC.incWrite_ myCPU.thePC.pcC.iwi.in
= myCPU.thePC.incWrite myCPU.thePC.pcC.iwi.out
= myCPU.thePC.KtoPC[0] myCPU.thePC.BranchLoadIn[8]
= myCPU.thePC.KtoPC[0] myCPU.thePC.evenRegs[4].BLI.in
= myCPU.thePC.KtoPC[0] myCPU.thePC.evenRegs[4].BranchLoadIn
= myCPU.thePC.KtoPC[0] myCPU.thePC.PCkonstant.reg[0].bitToDP
= myCPU.thePC.KtoPC[0] myCPU.thePC.PCkonstant.toDP[0]
= myCPU.thePC.KtoPC[1] myCPU.thePC.BranchLoadIn[9]
= myCPU.thePC.KtoPC[1] myCPU.thePC.oddRegs[4].BranchLoadIn
= myCPU.thePC.KtoPC[1] myCPU.thePC.PCkonstant.reg[1].bitToDP
= myCPU.thePC.KtoPC[1] myCPU.thePC.PCkonstant.toDP[1]
= myCPU.thePC.KtoPC[2] myCPU.thePC.BranchLoadIn[10]
= myCPU.thePC.KtoPC[2] myCPU.thePC.evenRegs[5].BLI.in
= myCPU.thePC.KtoPC[2] myCPU.thePC.evenRegs[5].BranchLoadIn
= myCPU.thePC.KtoPC[2] myCPU.thePC.PCkonstant.reg[2].bitToDP
= myCPU.thePC.KtoPC[2] myCPU.thePC.PCkonstant.toDP[2]
= myCPU.thePC.KtoPC[3] myCPU.thePC.BranchLoadIn[11]
= myCPU.thePC.KtoPC[3] myCPU.thePC.oddRegs[5].BranchLoadIn
= myCPU.thePC.KtoPC[3] myCPU.thePC.PCkonstant.reg[3].bitToDP
= myCPU.thePC.KtoPC[3] myCPU.thePC.PCkonstant.toDP[3]
= myCPU.thePC.KtoPC[4] myCPU.thePC.BranchLoadIn[12]
= myCPU.thePC.KtoPC[4] myCPU.thePC.evenRegs[6].BLI.in
= myCPU.thePC.KtoPC[4] myCPU.thePC.evenRegs[6].BranchLoadIn
= myCPU.thePC.KtoPC[4] myCPU.thePC.PCkonstant.reg[4].bitToDP
= myCPU.thePC.KtoPC[4] myCPU.thePC.PCkonstant.toDP[4]
= myCPU.thePC.KtoPC[5] myCPU.thePC.BranchLoadIn[13]
= myCPU.thePC.KtoPC[5] myCPU.thePC.oddRegs[6].BranchLoadIn
= myCPU.thePC.KtoPC[5] myCPU.thePC.PCkonstant.reg[5].bitToDP
= myCPU.thePC.KtoPC[5] myCPU.thePC.PCkonstant.toDP[5]
= myCPU.thePC.KtoPC[6] myCPU.thePC.BranchLoadIn[14]
= myCPU.thePC.KtoPC[6] myCPU.thePC.evenRegs[7].BLI.in
= myCPU.thePC.KtoPC[6] myCPU.thePC.evenRegs[7].BranchLoadIn
= myCPU.thePC.KtoPC[6] myCPU.thePC.PCkonstant.reg[6].bitToDP
= myCPU.thePC.KtoPC[6] myCPU.thePC.PCkonstant.toDP[6]
= myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.evenIncs[5].carry.a
= myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.evenIncs[5].cin_
= myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.evenIncs[5].invsum.a
= myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.evenIncs[5].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.oddIncs[4].cout_
= myCPU.thePC.NORNANDCarryChain[10] myCPU.thePC.oddIncs[4].invcarry.out
= myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.evenIncs[5].carry.out
= myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.evenIncs[5].cout
= myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.oddIncs[5].cin
= myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.oddIncs[5].invcarry.a
= myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.oddIncs[5].sum.a
= myCPU.thePC.NORNANDCarryChain[11] myCPU.thePC.oddIncs[5].sum.nota.in
= myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.evenIncs[6].carry.a
= myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.evenIncs[6].cin_
= myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.evenIncs[6].invsum.a
= myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.evenIncs[6].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.oddIncs[5].cout_
= myCPU.thePC.NORNANDCarryChain[12] myCPU.thePC.oddIncs[5].invcarry.out
= myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.evenIncs[6].carry.out
= myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.evenIncs[6].cout
= myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.oddIncs[6].cin
= myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.oddIncs[6].invcarry.a
= myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.oddIncs[6].sum.a
= myCPU.thePC.NORNANDCarryChain[13] myCPU.thePC.oddIncs[6].sum.nota.in
= myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.evenIncs[7].carry.a
= myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.evenIncs[7].cin_
= myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.evenIncs[7].invsum.a
= myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.evenIncs[7].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.oddIncs[6].cout_
= myCPU.thePC.NORNANDCarryChain[14] myCPU.thePC.oddIncs[6].invcarry.out
= myCPU.thePC.NORNANDCarryChain[15] myCPU.thePC.evenIncs[7].carry.out
= myCPU.thePC.NORNANDCarryChain[15] myCPU.thePC.evenIncs[7].cout
= myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.evenIncs[0].carry.out
= myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.evenIncs[0].cout
= myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.oddIncs[0].cin
= myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.oddIncs[0].invcarry.a
= myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.oddIncs[0].sum.a
= myCPU.thePC.NORNANDCarryChain[1] myCPU.thePC.oddIncs[0].sum.nota.in
= myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.evenIncs[1].carry.a
= myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.evenIncs[1].cin_
= myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.evenIncs[1].invsum.a
= myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.evenIncs[1].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.oddIncs[0].cout_
= myCPU.thePC.NORNANDCarryChain[2] myCPU.thePC.oddIncs[0].invcarry.out
= myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.evenIncs[1].carry.out
= myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.evenIncs[1].cout
= myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.oddIncs[1].cin
= myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.oddIncs[1].invcarry.a
= myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.oddIncs[1].sum.a
= myCPU.thePC.NORNANDCarryChain[3] myCPU.thePC.oddIncs[1].sum.nota.in
= myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.evenIncs[2].carry.a
= myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.evenIncs[2].cin_
= myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.evenIncs[2].invsum.a
= myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.evenIncs[2].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.oddIncs[1].cout_
= myCPU.thePC.NORNANDCarryChain[4] myCPU.thePC.oddIncs[1].invcarry.out
= myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.evenIncs[2].carry.out
= myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.evenIncs[2].cout
= myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.oddIncs[2].cin
= myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.oddIncs[2].invcarry.a
= myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.oddIncs[2].sum.a
= myCPU.thePC.NORNANDCarryChain[5] myCPU.thePC.oddIncs[2].sum.nota.in
= myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.evenIncs[3].carry.a
= myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.evenIncs[3].cin_
= myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.evenIncs[3].invsum.a
= myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.evenIncs[3].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.oddIncs[2].cout_
= myCPU.thePC.NORNANDCarryChain[6] myCPU.thePC.oddIncs[2].invcarry.out
= myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.evenIncs[3].carry.out
= myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.evenIncs[3].cout
= myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.oddIncs[3].cin
= myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.oddIncs[3].invcarry.a
= myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.oddIncs[3].sum.a
= myCPU.thePC.NORNANDCarryChain[7] myCPU.thePC.oddIncs[3].sum.nota.in
= myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.evenIncs[4].carry.a
= myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.evenIncs[4].cin_
= myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.evenIncs[4].invsum.a
= myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.evenIncs[4].invsum.nota.in
= myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.oddIncs[3].cout_
= myCPU.thePC.NORNANDCarryChain[8] myCPU.thePC.oddIncs[3].invcarry.out
= myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.evenIncs[4].carry.out
= myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.evenIncs[4].cout
= myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.oddIncs[4].cin
= myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.oddIncs[4].invcarry.a
= myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.oddIncs[4].sum.a
= myCPU.thePC.NORNANDCarryChain[9] myCPU.thePC.oddIncs[4].sum.nota.in
= myCPU.thePC.oddIncs[0].sum.a_ myCPU.thePC.oddIncs[0].sum.nota.out
= myCPU.thePC.oddIncs[0].sum.b_ myCPU.thePC.oddIncs[0].sum.notb.out
= myCPU.thePC.oddIncs[1].sum.a_ myCPU.thePC.oddIncs[1].sum.nota.out
= myCPU.thePC.oddIncs[1].sum.b_ myCPU.thePC.oddIncs[1].sum.notb.out
= myCPU.thePC.oddIncs[2].sum.a_ myCPU.thePC.oddIncs[2].sum.nota.out
= myCPU.thePC.oddIncs[2].sum.b_ myCPU.thePC.oddIncs[2].sum.notb.out
= myCPU.thePC.oddIncs[3].sum.a_ myCPU.thePC.oddIncs[3].sum.nota.out
= myCPU.thePC.oddIncs[3].sum.b_ myCPU.thePC.oddIncs[3].sum.notb.out
= myCPU.thePC.oddIncs[4].sum.a_ myCPU.thePC.oddIncs[4].sum.nota.out
= myCPU.thePC.oddIncs[4].sum.b_ myCPU.thePC.oddIncs[4].sum.notb.out
= myCPU.thePC.oddIncs[5].sum.a_ myCPU.thePC.oddIncs[5].sum.nota.out
= myCPU.thePC.oddIncs[5].sum.b_ myCPU.thePC.oddIncs[5].sum.notb.out
= myCPU.thePC.oddIncs[6].sum.a_ myCPU.thePC.oddIncs[6].sum.nota.out
= myCPU.thePC.oddIncs[6].sum.b_ myCPU.thePC.oddIncs[6].sum.notb.out
= myCPU.thePC.oddRegs[0].currentAddress_ myCPU.thePC.oddRegs[0].ABI.in
= myCPU.thePC.oddRegs[1].currentAddress_ myCPU.thePC.oddRegs[1].ABI.in
= myCPU.thePC.oddRegs[2].currentAddress_ myCPU.thePC.oddRegs[2].ABI.in
= myCPU.thePC.oddRegs[3].currentAddress_ myCPU.thePC.oddRegs[3].ABI.in
= myCPU.thePC.oddRegs[4].currentAddress_ myCPU.thePC.oddRegs[4].ABI.in
= myCPU.thePC.oddRegs[5].currentAddress_ myCPU.thePC.oddRegs[5].ABI.in
= myCPU.thePC.oddRegs[6].currentAddress_ myCPU.thePC.oddRegs[6].ABI.in
= myCPU.thePC.pcC.shouldBranch_ myCPU.thePC.pcC.sBr.in
= myCPU.thePC.pcC.shouldBranch myCPU.thePC.pcC.sBr.out
= myCPU.thePC.pcC.shouldIncOnCycle1_ myCPU.thePC.pcC.sIC1.in
= myCPU.thePC.pcC.shouldIncOnCycle1 myCPU.thePC.pcC.sIC1.out
= myCPU.thePC.PCkonstant.reg[0].latchedBit_ myCPU.thePC.PCkonstant.reg[0].tFi.in
= myCPU.thePC.PCkonstant.reg[1].latchedBit_ myCPU.thePC.PCkonstant.reg[1].tFi.in
= myCPU.thePC.PCkonstant.reg[2].latchedBit_ myCPU.thePC.PCkonstant.reg[2].tFi.in
= myCPU.thePC.PCkonstant.reg[3].latchedBit_ myCPU.thePC.PCkonstant.reg[3].tFi.in
= myCPU.thePC.PCkonstant.reg[4].latchedBit_ myCPU.thePC.PCkonstant.reg[4].tFi.in
= myCPU.thePC.PCkonstant.reg[5].latchedBit_ myCPU.thePC.PCkonstant.reg[5].tFi.in
= myCPU.thePC.PCkonstant.reg[6].latchedBit_ myCPU.thePC.PCkonstant.reg[6].tFi.in
= myCPU.thePC.PCkonstant.toFile[0] myCPU.thePC.PCkonstant.reg[0].tFi.out
= myCPU.thePC.PCkonstant.toFile[0] myCPU.thePC.PCkonstant.reg[0].toFile
= myCPU.thePC.PCkonstant.toFile[1] myCPU.thePC.PCkonstant.reg[1].tFi.out
= myCPU.thePC.PCkonstant.toFile[1] myCPU.thePC.PCkonstant.reg[1].toFile
= myCPU.thePC.PCkonstant.toFile[2] myCPU.thePC.PCkonstant.reg[2].tFi.out
= myCPU.thePC.PCkonstant.toFile[2] myCPU.thePC.PCkonstant.reg[2].toFile
= myCPU.thePC.PCkonstant.toFile[3] myCPU.thePC.PCkonstant.reg[3].tFi.out
= myCPU.thePC.PCkonstant.toFile[3] myCPU.thePC.PCkonstant.reg[3].toFile
= myCPU.thePC.PCkonstant.toFile[4] myCPU.thePC.PCkonstant.reg[4].tFi.out
= myCPU.thePC.PCkonstant.toFile[4] myCPU.thePC.PCkonstant.reg[4].toFile
= myCPU.thePC.PCkonstant.toFile[5] myCPU.thePC.PCkonstant.reg[5].tFi.out
= myCPU.thePC.PCkonstant.toFile[5] myCPU.thePC.PCkonstant.reg[5].toFile
= myCPU.thePC.PCkonstant.toFile[6] myCPU.thePC.PCkonstant.reg[6].tFi.out
= myCPU.thePC.PCkonstant.toFile[6] myCPU.thePC.PCkonstant.reg[6].toFile
= myCPU.thePC.toIncrementor[0] myCPU.thePC.evenIncs[0].bitOrig_
= myCPU.thePC.toIncrementor[0] myCPU.thePC.evenIncs[0].carry.b
= myCPU.thePC.toIncrementor[0] myCPU.thePC.evenIncs[0].invsum.b
= myCPU.thePC.toIncrementor[0] myCPU.thePC.evenIncs[0].invsum.notb.in
= myCPU.thePC.toIncrementor[0] myCPU.thePC.evenRegs[0].toIncrementor
= myCPU.thePC.toIncrementor[10] myCPU.thePC.evenIncs[5].bitOrig_
= myCPU.thePC.toIncrementor[10] myCPU.thePC.evenIncs[5].carry.b
= myCPU.thePC.toIncrementor[10] myCPU.thePC.evenIncs[5].invsum.b
= myCPU.thePC.toIncrementor[10] myCPU.thePC.evenIncs[5].invsum.notb.in
= myCPU.thePC.toIncrementor[10] myCPU.thePC.evenRegs[5].toIncrementor
= myCPU.thePC.toIncrementor[11] myCPU.thePC.oddIncs[5].bitOrig
= myCPU.thePC.toIncrementor[11] myCPU.thePC.oddIncs[5].invcarry.b
= myCPU.thePC.toIncrementor[11] myCPU.thePC.oddIncs[5].sum.b
= myCPU.thePC.toIncrementor[11] myCPU.thePC.oddIncs[5].sum.notb.in
= myCPU.thePC.toIncrementor[11] myCPU.thePC.oddRegs[5].toIncrementor
= myCPU.thePC.toIncrementor[12] myCPU.thePC.evenIncs[6].bitOrig_
= myCPU.thePC.toIncrementor[12] myCPU.thePC.evenIncs[6].carry.b
= myCPU.thePC.toIncrementor[12] myCPU.thePC.evenIncs[6].invsum.b
= myCPU.thePC.toIncrementor[12] myCPU.thePC.evenIncs[6].invsum.notb.in
= myCPU.thePC.toIncrementor[12] myCPU.thePC.evenRegs[6].toIncrementor
= myCPU.thePC.toIncrementor[13] myCPU.thePC.oddIncs[6].bitOrig
= myCPU.thePC.toIncrementor[13] myCPU.thePC.oddIncs[6].invcarry.b
= myCPU.thePC.toIncrementor[13] myCPU.thePC.oddIncs[6].sum.b
= myCPU.thePC.toIncrementor[13] myCPU.thePC.oddIncs[6].sum.notb.in
= myCPU.thePC.toIncrementor[13] myCPU.thePC.oddRegs[6].toIncrementor
= myCPU.thePC.toIncrementor[14] myCPU.thePC.evenIncs[7].bitOrig_
= myCPU.thePC.toIncrementor[14] myCPU.thePC.evenIncs[7].carry.b
= myCPU.thePC.toIncrementor[14] myCPU.thePC.evenIncs[7].invsum.b
= myCPU.thePC.toIncrementor[14] myCPU.thePC.evenIncs[7].invsum.notb.in
= myCPU.thePC.toIncrementor[14] myCPU.thePC.evenRegs[7].toIncrementor
= myCPU.thePC.toIncrementor[1] myCPU.thePC.oddIncs[0].bitOrig
= myCPU.thePC.toIncrementor[1] myCPU.thePC.oddIncs[0].invcarry.b
= myCPU.thePC.toIncrementor[1] myCPU.thePC.oddIncs[0].sum.b
= myCPU.thePC.toIncrementor[1] myCPU.thePC.oddIncs[0].sum.notb.in
= myCPU.thePC.toIncrementor[1] myCPU.thePC.oddRegs[0].toIncrementor
= myCPU.thePC.toIncrementor[2] myCPU.thePC.evenIncs[1].bitOrig_
= myCPU.thePC.toIncrementor[2] myCPU.thePC.evenIncs[1].carry.b
= myCPU.thePC.toIncrementor[2] myCPU.thePC.evenIncs[1].invsum.b
= myCPU.thePC.toIncrementor[2] myCPU.thePC.evenIncs[1].invsum.notb.in
= myCPU.thePC.toIncrementor[2] myCPU.thePC.evenRegs[1].toIncrementor
= myCPU.thePC.toIncrementor[3] myCPU.thePC.oddIncs[1].bitOrig
= myCPU.thePC.toIncrementor[3] myCPU.thePC.oddIncs[1].invcarry.b
= myCPU.thePC.toIncrementor[3] myCPU.thePC.oddIncs[1].sum.b
= myCPU.thePC.toIncrementor[3] myCPU.thePC.oddIncs[1].sum.notb.in
= myCPU.thePC.toIncrementor[3] myCPU.thePC.oddRegs[1].toIncrementor
= myCPU.thePC.toIncrementor[4] myCPU.thePC.evenIncs[2].bitOrig_
= myCPU.thePC.toIncrementor[4] myCPU.thePC.evenIncs[2].carry.b
= myCPU.thePC.toIncrementor[4] myCPU.thePC.evenIncs[2].invsum.b
= myCPU.thePC.toIncrementor[4] myCPU.thePC.evenIncs[2].invsum.notb.in
= myCPU.thePC.toIncrementor[4] myCPU.thePC.evenRegs[2].toIncrementor
= myCPU.thePC.toIncrementor[5] myCPU.thePC.oddIncs[2].bitOrig
= myCPU.thePC.toIncrementor[5] myCPU.thePC.oddIncs[2].invcarry.b
= myCPU.thePC.toIncrementor[5] myCPU.thePC.oddIncs[2].sum.b
= myCPU.thePC.toIncrementor[5] myCPU.thePC.oddIncs[2].sum.notb.in
= myCPU.thePC.toIncrementor[5] myCPU.thePC.oddRegs[2].toIncrementor
= myCPU.thePC.toIncrementor[6] myCPU.thePC.evenIncs[3].bitOrig_
= myCPU.thePC.toIncrementor[6] myCPU.thePC.evenIncs[3].carry.b
= myCPU.thePC.toIncrementor[6] myCPU.thePC.evenIncs[3].invsum.b
= myCPU.thePC.toIncrementor[6] myCPU.thePC.evenIncs[3].invsum.notb.in
= myCPU.thePC.toIncrementor[6] myCPU.thePC.evenRegs[3].toIncrementor
= myCPU.thePC.toIncrementor[7] myCPU.thePC.oddIncs[3].bitOrig
= myCPU.thePC.toIncrementor[7] myCPU.thePC.oddIncs[3].invcarry.b
= myCPU.thePC.toIncrementor[7] myCPU.thePC.oddIncs[3].sum.b
= myCPU.thePC.toIncrementor[7] myCPU.thePC.oddIncs[3].sum.notb.in
= myCPU.thePC.toIncrementor[7] myCPU.thePC.oddRegs[3].toIncrementor
= myCPU.thePC.toIncrementor[8] myCPU.thePC.evenIncs[4].bitOrig_
= myCPU.thePC.toIncrementor[8] myCPU.thePC.evenIncs[4].carry.b
= myCPU.thePC.toIncrementor[8] myCPU.thePC.evenIncs[4].invsum.b
= myCPU.thePC.toIncrementor[8] myCPU.thePC.evenIncs[4].invsum.notb.in
= myCPU.thePC.toIncrementor[8] myCPU.thePC.evenRegs[4].toIncrementor
= myCPU.thePC.toIncrementor[9] myCPU.thePC.oddIncs[4].bitOrig
= myCPU.thePC.toIncrementor[9] myCPU.thePC.oddIncs[4].invcarry.b
= myCPU.thePC.toIncrementor[9] myCPU.thePC.oddIncs[4].sum.b
= myCPU.thePC.toIncrementor[9] myCPU.thePC.oddIncs[4].sum.notb.in
= myCPU.thePC.toIncrementor[9] myCPU.thePC.oddRegs[4].toIncrementor
= out0 dataPath0
= out0 dataPath[0]
= out0 myCPU.inputReg.ireg[0].theDataPath
= out0 myCPU.inputReg.theDataPath[0]
= out0 myCPU.register0.additiveAcc[0].aab.InFromDP
= out0 myCPU.register0.additiveAcc[0].aab.toDataPath
= out0 myCPU.register0.additiveAcc[0].asb.b
= out0 myCPU.register0.additiveAcc[0].InFromDP
= out0 myCPU.register0.additiveAcc[0].toDataPath
= out0 myCPU.register0.fromDP[0]
= out0 myCPU.register0.toDP[0]
= out0 myCPU.register1.bus[0]
= out0 myCPU.register1.FNode[0].bus
= out0 myCPU.register1.FNode[0].FReg.bus
= out0 myCPU.register1.FNode[0].Function.b
= out0 myCPU.register2.busIn[0]
= out0 myCPU.register2.busOut[0]
= out0 myCPU.register2.SReg[0].in
= out0 myCPU.register2.SReg[0].out
= out0 myCPU.register3.bus[0]
= out0 myCPU.register3.PWMCells[0].in
= out0 myCPU.register3.PWMCells[0].out
= out0 myCPU.register3.PWMCells[0].PCmp.in
= out0 myCPU.register3.PWMCells[0].PCmp.out
= out0 myCPU.register4.fromDP[0]
= out0 myCPU.register4.reg[0].bitFromDP
= out0 myCPU.register4.reg[0].bitToDP
= out0 myCPU.register4.toDP[0]
= out0 myCPU.register5.fromDP[0]
= out0 myCPU.register5.reg[0].bitFromDP
= out0 myCPU.register5.reg[0].bitToDP
= out0 myCPU.register5.toDP[0]
= out0 myCPU.register6.fromDP[0]
= out0 myCPU.register6.reg[0].bitFromDP
= out0 myCPU.register6.reg[0].bitToDP
= out0 myCPU.register6.toDP[0]
= out0 myCPU.register7.fromDP[0]
= out0 myCPU.register7.reg[0].bitFromDP
= out0 myCPU.register7.reg[0].bitToDP
= out0 myCPU.register7.toDP[0]
= out0 myCPU.theIR.fromDP[0]
= out0 myCPU.theIR.IR[0].bitFromDP
= out0 myCPU.thePC.BranchLoadIn[0]
= out0 myCPU.thePC.evenRegs[0].BLI.in
= out0 myCPU.thePC.evenRegs[0].BranchLoadIn
= out0 myCPU.thePC.KfromDataPath[0]
= out0 myCPU.thePC.PCkonstant.fromDP[0]
= out0 myCPU.thePC.PCkonstant.reg[0].bitFromDP
= out0 out[0]
= out1 dataPath1
= out1 dataPath[1]
= out1 myCPU.inputReg.ireg[1].theDataPath
= out1 myCPU.inputReg.theDataPath[1]
= out1 myCPU.register0.additiveAcc[1].aab.InFromDP
= out1 myCPU.register0.additiveAcc[1].aab.toDataPath
= out1 myCPU.register0.additiveAcc[1].asb.b
= out1 myCPU.register0.additiveAcc[1].InFromDP
= out1 myCPU.register0.additiveAcc[1].toDataPath
= out1 myCPU.register0.fromDP[1]
= out1 myCPU.register0.toDP[1]
= out1 myCPU.register1.bus[1]
= out1 myCPU.register1.FNode[1].bus
= out1 myCPU.register1.FNode[1].FReg.bus
= out1 myCPU.register1.FNode[1].Function.b
= out1 myCPU.register2.busIn[1]
= out1 myCPU.register2.busOut[1]
= out1 myCPU.register2.SReg[1].in
= out1 myCPU.register2.SReg[1].out
= out1 myCPU.register3.bus[1]
= out1 myCPU.register3.PWMCells[1].in
= out1 myCPU.register3.PWMCells[1].out
= out1 myCPU.register3.PWMCells[1].PCmp.in
= out1 myCPU.register3.PWMCells[1].PCmp.out
= out1 myCPU.register4.fromDP[1]
= out1 myCPU.register4.reg[1].bitFromDP
= out1 myCPU.register4.reg[1].bitToDP
= out1 myCPU.register4.toDP[1]
= out1 myCPU.register5.fromDP[1]
= out1 myCPU.register5.reg[1].bitFromDP
= out1 myCPU.register5.reg[1].bitToDP
= out1 myCPU.register5.toDP[1]
= out1 myCPU.register6.fromDP[1]
= out1 myCPU.register6.reg[1].bitFromDP
= out1 myCPU.register6.reg[1].bitToDP
= out1 myCPU.register6.toDP[1]
= out1 myCPU.register7.fromDP[1]
= out1 myCPU.register7.reg[1].bitFromDP
= out1 myCPU.register7.reg[1].bitToDP
= out1 myCPU.register7.toDP[1]
= out1 myCPU.theIR.fromDP[1]
= out1 myCPU.theIR.IR[1].bitFromDP
= out1 myCPU.thePC.BranchLoadIn[1]
= out1 myCPU.thePC.KfromDataPath[1]
= out1 myCPU.thePC.oddRegs[0].BranchLoadIn
= out1 myCPU.thePC.PCkonstant.fromDP[1]
= out1 myCPU.thePC.PCkonstant.reg[1].bitFromDP
= out1 out[1]
= out2 dataPath2
= out2 dataPath[2]
= out2 myCPU.inputReg.ireg[2].theDataPath
= out2 myCPU.inputReg.theDataPath[2]
= out2 myCPU.register0.additiveAcc[2].aab.InFromDP
= out2 myCPU.register0.additiveAcc[2].aab.toDataPath
= out2 myCPU.register0.additiveAcc[2].asb.b
= out2 myCPU.register0.additiveAcc[2].InFromDP
= out2 myCPU.register0.additiveAcc[2].toDataPath
= out2 myCPU.register0.fromDP[2]
= out2 myCPU.register0.toDP[2]
= out2 myCPU.register1.bus[2]
= out2 myCPU.register1.FNode[2].bus
= out2 myCPU.register1.FNode[2].FReg.bus
= out2 myCPU.register1.FNode[2].Function.b
= out2 myCPU.register2.busIn[2]
= out2 myCPU.register2.busOut[2]
= out2 myCPU.register2.SReg[2].in
= out2 myCPU.register2.SReg[2].out
= out2 myCPU.register3.bus[2]
= out2 myCPU.register3.PWMCells[2].in
= out2 myCPU.register3.PWMCells[2].out
= out2 myCPU.register3.PWMCells[2].PCmp.in
= out2 myCPU.register3.PWMCells[2].PCmp.out
= out2 myCPU.register4.fromDP[2]
= out2 myCPU.register4.reg[2].bitFromDP
= out2 myCPU.register4.reg[2].bitToDP
= out2 myCPU.register4.toDP[2]
= out2 myCPU.register5.fromDP[2]
= out2 myCPU.register5.reg[2].bitFromDP
= out2 myCPU.register5.reg[2].bitToDP
= out2 myCPU.register5.toDP[2]
= out2 myCPU.register6.fromDP[2]
= out2 myCPU.register6.reg[2].bitFromDP
= out2 myCPU.register6.reg[2].bitToDP
= out2 myCPU.register6.toDP[2]
= out2 myCPU.register7.fromDP[2]
= out2 myCPU.register7.reg[2].bitFromDP
= out2 myCPU.register7.reg[2].bitToDP
= out2 myCPU.register7.toDP[2]
= out2 myCPU.theIR.fromDP[2]
= out2 myCPU.theIR.IR[2].bitFromDP
= out2 myCPU.thePC.BranchLoadIn[2]
= out2 myCPU.thePC.evenRegs[1].BLI.in
= out2 myCPU.thePC.evenRegs[1].BranchLoadIn
= out2 myCPU.thePC.KfromDataPath[2]
= out2 myCPU.thePC.PCkonstant.fromDP[2]
= out2 myCPU.thePC.PCkonstant.reg[2].bitFromDP
= out2 out[2]
= out3 dataPath3
= out3 dataPath[3]
= out3 myCPU.inputReg.ireg[3].theDataPath
= out3 myCPU.inputReg.theDataPath[3]
= out3 myCPU.register0.additiveAcc[3].aab.InFromDP
= out3 myCPU.register0.additiveAcc[3].aab.toDataPath
= out3 myCPU.register0.additiveAcc[3].asb.b
= out3 myCPU.register0.additiveAcc[3].InFromDP
= out3 myCPU.register0.additiveAcc[3].toDataPath
= out3 myCPU.register0.fromDP[3]
= out3 myCPU.register0.toDP[3]
= out3 myCPU.register1.bus[3]
= out3 myCPU.register1.FNode[3].bus
= out3 myCPU.register1.FNode[3].FReg.bus
= out3 myCPU.register1.FNode[3].Function.b
= out3 myCPU.register2.busIn[3]
= out3 myCPU.register2.busOut[3]
= out3 myCPU.register2.SReg[3].in
= out3 myCPU.register2.SReg[3].out
= out3 myCPU.register3.bus[3]
= out3 myCPU.register3.PWMCells[3].in
= out3 myCPU.register3.PWMCells[3].out
= out3 myCPU.register3.PWMCells[3].PCmp.in
= out3 myCPU.register3.PWMCells[3].PCmp.out
= out3 myCPU.register4.fromDP[3]
= out3 myCPU.register4.reg[3].bitFromDP
= out3 myCPU.register4.reg[3].bitToDP
= out3 myCPU.register4.toDP[3]
= out3 myCPU.register5.fromDP[3]
= out3 myCPU.register5.reg[3].bitFromDP
= out3 myCPU.register5.reg[3].bitToDP
= out3 myCPU.register5.toDP[3]
= out3 myCPU.register6.fromDP[3]
= out3 myCPU.register6.reg[3].bitFromDP
= out3 myCPU.register6.reg[3].bitToDP
= out3 myCPU.register6.toDP[3]
= out3 myCPU.register7.fromDP[3]
= out3 myCPU.register7.reg[3].bitFromDP
= out3 myCPU.register7.reg[3].bitToDP
= out3 myCPU.register7.toDP[3]
= out3 myCPU.theIR.fromDP[3]
= out3 myCPU.theIR.IR[3].bitFromDP
= out3 myCPU.thePC.BranchLoadIn[3]
= out3 myCPU.thePC.KfromDataPath[3]
= out3 myCPU.thePC.oddRegs[1].BranchLoadIn
= out3 myCPU.thePC.PCkonstant.fromDP[3]
= out3 myCPU.thePC.PCkonstant.reg[3].bitFromDP
= out3 out[3]
= out4 dataPath4
= out4 dataPath[4]
= out4 myCPU.inputReg.ireg[4].theDataPath
= out4 myCPU.inputReg.theDataPath[4]
= out4 myCPU.register0.additiveAcc[4].aab.InFromDP
= out4 myCPU.register0.additiveAcc[4].aab.toDataPath
= out4 myCPU.register0.additiveAcc[4].asb.b
= out4 myCPU.register0.additiveAcc[4].InFromDP
= out4 myCPU.register0.additiveAcc[4].toDataPath
= out4 myCPU.register0.fromDP[4]
= out4 myCPU.register0.toDP[4]
= out4 myCPU.register1.bus[4]
= out4 myCPU.register1.FNode[4].bus
= out4 myCPU.register1.FNode[4].FReg.bus
= out4 myCPU.register1.FNode[4].Function.b
= out4 myCPU.register2.busIn[4]
= out4 myCPU.register2.busOut[4]
= out4 myCPU.register2.SReg[4].in
= out4 myCPU.register2.SReg[4].out
= out4 myCPU.register3.bus[4]
= out4 myCPU.register3.PWMCells[4].in
= out4 myCPU.register3.PWMCells[4].out
= out4 myCPU.register3.PWMCells[4].PCmp.in
= out4 myCPU.register3.PWMCells[4].PCmp.out
= out4 myCPU.register4.fromDP[4]
= out4 myCPU.register4.reg[4].bitFromDP
= out4 myCPU.register4.reg[4].bitToDP
= out4 myCPU.register4.toDP[4]
= out4 myCPU.register5.fromDP[4]
= out4 myCPU.register5.reg[4].bitFromDP
= out4 myCPU.register5.reg[4].bitToDP
= out4 myCPU.register5.toDP[4]
= out4 myCPU.register6.fromDP[4]
= out4 myCPU.register6.reg[4].bitFromDP
= out4 myCPU.register6.reg[4].bitToDP
= out4 myCPU.register6.toDP[4]
= out4 myCPU.register7.fromDP[4]
= out4 myCPU.register7.reg[4].bitFromDP
= out4 myCPU.register7.reg[4].bitToDP
= out4 myCPU.register7.toDP[4]
= out4 myCPU.theIR.fromDP[4]
= out4 myCPU.theIR.IR[4].bitFromDP
= out4 myCPU.thePC.BranchLoadIn[4]
= out4 myCPU.thePC.evenRegs[2].BLI.in
= out4 myCPU.thePC.evenRegs[2].BranchLoadIn
= out4 myCPU.thePC.KfromDataPath[4]
= out4 myCPU.thePC.PCkonstant.fromDP[4]
= out4 myCPU.thePC.PCkonstant.reg[4].bitFromDP
= out4 out[4]
= out5 dataPath5
= out5 dataPath[5]
= out5 myCPU.inputReg.ireg[5].theDataPath
= out5 myCPU.inputReg.theDataPath[5]
= out5 myCPU.register0.additiveAcc[5].aab.InFromDP
= out5 myCPU.register0.additiveAcc[5].aab.toDataPath
= out5 myCPU.register0.additiveAcc[5].asb.b
= out5 myCPU.register0.additiveAcc[5].InFromDP
= out5 myCPU.register0.additiveAcc[5].toDataPath
= out5 myCPU.register0.fromDP[5]
= out5 myCPU.register0.toDP[5]
= out5 myCPU.register1.bus[5]
= out5 myCPU.register1.FNode[5].bus
= out5 myCPU.register1.FNode[5].FReg.bus
= out5 myCPU.register1.FNode[5].Function.b
= out5 myCPU.register2.busIn[5]
= out5 myCPU.register2.busOut[5]
= out5 myCPU.register2.SReg[5].in
= out5 myCPU.register2.SReg[5].out
= out5 myCPU.register3.bus[5]
= out5 myCPU.register3.PWMCells[5].in
= out5 myCPU.register3.PWMCells[5].out
= out5 myCPU.register3.PWMCells[5].PCmp.in
= out5 myCPU.register3.PWMCells[5].PCmp.out
= out5 myCPU.register4.fromDP[5]
= out5 myCPU.register4.reg[5].bitFromDP
= out5 myCPU.register4.reg[5].bitToDP
= out5 myCPU.register4.toDP[5]
= out5 myCPU.register5.fromDP[5]
= out5 myCPU.register5.reg[5].bitFromDP
= out5 myCPU.register5.reg[5].bitToDP
= out5 myCPU.register5.toDP[5]
= out5 myCPU.register6.fromDP[5]
= out5 myCPU.register6.reg[5].bitFromDP
= out5 myCPU.register6.reg[5].bitToDP
= out5 myCPU.register6.toDP[5]
= out5 myCPU.register7.fromDP[5]
= out5 myCPU.register7.reg[5].bitFromDP
= out5 myCPU.register7.reg[5].bitToDP
= out5 myCPU.register7.toDP[5]
= out5 myCPU.theIR.fromDP[5]
= out5 myCPU.theIR.IR[5].bitFromDP
= out5 myCPU.thePC.BranchLoadIn[5]
= out5 myCPU.thePC.KfromDataPath[5]
= out5 myCPU.thePC.oddRegs[2].BranchLoadIn
= out5 myCPU.thePC.PCkonstant.fromDP[5]
= out5 myCPU.thePC.PCkonstant.reg[5].bitFromDP
= out5 out[5]
= out6 dataPath6
= out6 dataPath[6]
= out6 myCPU.inputReg.ireg[6].theDataPath
= out6 myCPU.inputReg.theDataPath[6]
= out6 myCPU.register0.additiveAcc[6].aab.InFromDP
= out6 myCPU.register0.additiveAcc[6].aab.toDataPath
= out6 myCPU.register0.additiveAcc[6].asb.b
= out6 myCPU.register0.additiveAcc[6].InFromDP
= out6 myCPU.register0.additiveAcc[6].toDataPath
= out6 myCPU.register0.fromDP[6]
= out6 myCPU.register0.toDP[6]
= out6 myCPU.register1.bus[6]
= out6 myCPU.register1.FNode[6].bus
= out6 myCPU.register1.FNode[6].FReg.bus
= out6 myCPU.register1.FNode[6].Function.b
= out6 myCPU.register2.busIn[6]
= out6 myCPU.register2.busOut[6]
= out6 myCPU.register2.SReg[6].in
= out6 myCPU.register2.SReg[6].out
= out6 myCPU.register3.bus[6]
= out6 myCPU.register3.PWMCells[6].in
= out6 myCPU.register3.PWMCells[6].out
= out6 myCPU.register3.PWMCells[6].PCmp.in
= out6 myCPU.register3.PWMCells[6].PCmp.out
= out6 myCPU.register4.fromDP[6]
= out6 myCPU.register4.reg[6].bitFromDP
= out6 myCPU.register4.reg[6].bitToDP
= out6 myCPU.register4.toDP[6]
= out6 myCPU.register5.fromDP[6]
= out6 myCPU.register5.reg[6].bitFromDP
= out6 myCPU.register5.reg[6].bitToDP
= out6 myCPU.register5.toDP[6]
= out6 myCPU.register6.fromDP[6]
= out6 myCPU.register6.reg[6].bitFromDP
= out6 myCPU.register6.reg[6].bitToDP
= out6 myCPU.register6.toDP[6]
= out6 myCPU.register7.fromDP[6]
= out6 myCPU.register7.reg[6].bitFromDP
= out6 myCPU.register7.reg[6].bitToDP
= out6 myCPU.register7.toDP[6]
= out6 myCPU.theIR.fromDP[6]
= out6 myCPU.theIR.IR[6].bitFromDP
= out6 myCPU.thePC.BranchLoadIn[6]
= out6 myCPU.thePC.evenRegs[3].BLI.in
= out6 myCPU.thePC.evenRegs[3].BranchLoadIn
= out6 myCPU.thePC.KfromDataPath[6]
= out6 myCPU.thePC.PCkonstant.fromDP[6]
= out6 myCPU.thePC.PCkonstant.reg[6].bitFromDP
= out6 out[6]
= out7 dataPath7
= out7 dataPath[7]
= out7 myCPU.inputReg.ireg[7].theDataPath
= out7 myCPU.inputReg.theDataPath[7]
= out7 myCPU.register0.additiveAcc[7].aab.InFromDP
= out7 myCPU.register0.additiveAcc[7].aab.toDataPath
= out7 myCPU.register0.additiveAcc[7].asb.b
= out7 myCPU.register0.additiveAcc[7].InFromDP
= out7 myCPU.register0.additiveAcc[7].toDataPath
= out7 myCPU.register0.fromDP[7]
= out7 myCPU.register0.toDP[7]
= out7 myCPU.register1.bus[7]
= out7 myCPU.register1.FNode[7].bus
= out7 myCPU.register1.FNode[7].FReg.bus
= out7 myCPU.register1.FNode[7].Function.b
= out7 myCPU.register2.busIn[7]
= out7 myCPU.register2.busOut[7]
= out7 myCPU.register2.SReg[7].in
= out7 myCPU.register2.SReg[7].out
= out7 myCPU.register3.bus[7]
= out7 myCPU.register3.PWMCells[7].in
= out7 myCPU.register3.PWMCells[7].out
= out7 myCPU.register3.PWMCells[7].PCmp.in
= out7 myCPU.register3.PWMCells[7].PCmp.out
= out7 myCPU.register4.fromDP[7]
= out7 myCPU.register4.reg[7].bitFromDP
= out7 myCPU.register4.reg[7].bitToDP
= out7 myCPU.register4.toDP[7]
= out7 myCPU.register5.fromDP[7]
= out7 myCPU.register5.reg[7].bitFromDP
= out7 myCPU.register5.reg[7].bitToDP
= out7 myCPU.register5.toDP[7]
= out7 myCPU.register6.fromDP[7]
= out7 myCPU.register6.reg[7].bitFromDP
= out7 myCPU.register6.reg[7].bitToDP
= out7 myCPU.register6.toDP[7]
= out7 myCPU.register7.fromDP[7]
= out7 myCPU.register7.reg[7].bitFromDP
= out7 myCPU.register7.reg[7].bitToDP
= out7 myCPU.register7.toDP[7]
= out7 myCPU.theIR.fromDP[7]
= out7 myCPU.theIR.IR[7].bitFromDP
= out7 myCPU.thePC.BranchLoadIn[7]
= out7 myCPU.thePC.oddRegs[3].BranchLoadIn
= out7 out[7]
= OutputInstruction asel.c
= OutputInstruction dwri.c
= OutputInstruction IdentifyOutputInstruction.out
= phi0 asel.b
= phi0 dwri.b
= phi0 myCPU.thePC.PCkonstant.reg[0].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[0].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.reg[1].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[1].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.reg[2].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[2].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.reg[3].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[3].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.reg[4].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[4].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.reg[5].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[5].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.reg[6].writeFromDP
= phi0_ myCPU.thePC.PCkonstant.reg[6].writeFromDP_
= phi0 myCPU.thePC.PCkonstant.write
= phi0_ myCPU.thePC.PCkonstant.write_
= phi1 msel.b
= phi1 myCPU.register0.lCo.readToDP
= phi1_ myCPU.register0.lCo.readToDP_
= phi1 myCPU.thePC.PCkonstant.read
= phi1_ myCPU.thePC.PCkonstant.read_
= phi1 myCPU.thePC.PCkonstant.reg[0].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[0].readToDP_
= phi1 myCPU.thePC.PCkonstant.reg[1].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[1].readToDP_
= phi1 myCPU.thePC.PCkonstant.reg[2].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[2].readToDP_
= phi1 myCPU.thePC.PCkonstant.reg[3].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[3].readToDP_
= phi1 myCPU.thePC.PCkonstant.reg[4].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[4].readToDP_
= phi1 myCPU.thePC.PCkonstant.reg[5].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[5].readToDP_
= phi1 myCPU.thePC.PCkonstant.reg[6].readToDP
= phi1_ myCPU.thePC.PCkonstant.reg[6].readToDP_
= pwmc0 myCPU.register3.PWMCells[0].PCnt.pwc2i.out
= pwmc0 myCPU.register3.PWMCells[0].PCnt.toFile
= pwmc0 myCPU.register3.PWMCells[0].toFile2
= pwmc0 myCPU.register3.toFile2[0]
= pwmc0 pwmc[0]
= pwmc1 myCPU.register3.PWMCells[1].PCnt.pwc2i.out
= pwmc1 myCPU.register3.PWMCells[1].PCnt.toFile
= pwmc1 myCPU.register3.PWMCells[1].toFile2
= pwmc1 myCPU.register3.toFile2[1]
= pwmc1 pwmc[1]
= pwmc2 myCPU.register3.PWMCells[2].PCnt.pwc2i.out
= pwmc2 myCPU.register3.PWMCells[2].PCnt.toFile
= pwmc2 myCPU.register3.PWMCells[2].toFile2
= pwmc2 myCPU.register3.toFile2[2]
= pwmc2 pwmc[2]
= pwmc3 myCPU.register3.PWMCells[3].PCnt.pwc2i.out
= pwmc3 myCPU.register3.PWMCells[3].PCnt.toFile
= pwmc3 myCPU.register3.PWMCells[3].toFile2
= pwmc3 myCPU.register3.toFile2[3]
= pwmc3 pwmc[3]
= pwmc4 myCPU.register3.PWMCells[4].PCnt.pwc2i.out
= pwmc4 myCPU.register3.PWMCells[4].PCnt.toFile
= pwmc4 myCPU.register3.PWMCells[4].toFile2
= pwmc4 myCPU.register3.toFile2[4]
= pwmc4 pwmc[4]
= pwmc5 myCPU.register3.PWMCells[5].PCnt.pwc2i.out
= pwmc5 myCPU.register3.PWMCells[5].PCnt.toFile
= pwmc5 myCPU.register3.PWMCells[5].toFile2
= pwmc5 myCPU.register3.toFile2[5]
= pwmc5 pwmc[5]
= pwmc6 myCPU.register3.PWMCells[6].PCnt.pwc2i.out
= pwmc6 myCPU.register3.PWMCells[6].PCnt.toFile
= pwmc6 myCPU.register3.PWMCells[6].toFile2
= pwmc6 myCPU.register3.toFile2[6]
= pwmc6 pwmc[6]
= pwmc7 myCPU.register3.PWMCells[7].PCnt.pwc2i.out
= pwmc7 myCPU.register3.PWMCells[7].PCnt.toFile
= pwmc7 myCPU.register3.PWMCells[7].toFile2
= pwmc7 myCPU.register3.toFile2[7]
= pwmc7 pwmc[7]
= PWMInstruction IdentifyPWMInstruction.out
= pwmOut myCPU.register3.po.pwmOut
= reg00 myCPU.register0.additiveAcc[0].aab.a2i.out
= reg00 myCPU.register0.additiveAcc[0].aab.toFile
= reg00 myCPU.register0.additiveAcc[0].toFile
= reg00 myCPU.register0.toFile[0]
= reg00 reg0[0]
= reg01 myCPU.register0.additiveAcc[1].aab.a2i.out
= reg01 myCPU.register0.additiveAcc[1].aab.toFile
= reg01 myCPU.register0.additiveAcc[1].toFile
= reg01 myCPU.register0.toFile[1]
= reg01 reg0[1]
= reg02 myCPU.register0.additiveAcc[2].aab.a2i.out
= reg02 myCPU.register0.additiveAcc[2].aab.toFile
= reg02 myCPU.register0.additiveAcc[2].toFile
= reg02 myCPU.register0.toFile[2]
= reg02 reg0[2]
= reg03 myCPU.register0.additiveAcc[3].aab.a2i.out
= reg03 myCPU.register0.additiveAcc[3].aab.toFile
= reg03 myCPU.register0.additiveAcc[3].toFile
= reg03 myCPU.register0.toFile[3]
= reg03 reg0[3]
= reg04 myCPU.register0.additiveAcc[4].aab.a2i.out
= reg04 myCPU.register0.additiveAcc[4].aab.toFile
= reg04 myCPU.register0.additiveAcc[4].toFile
= reg04 myCPU.register0.toFile[4]
= reg04 reg0[4]
= reg05 myCPU.register0.additiveAcc[5].aab.a2i.out
= reg05 myCPU.register0.additiveAcc[5].aab.toFile
= reg05 myCPU.register0.additiveAcc[5].toFile
= reg05 myCPU.register0.toFile[5]
= reg05 reg0[5]
= reg06 myCPU.register0.additiveAcc[6].aab.a2i.out
= reg06 myCPU.register0.additiveAcc[6].aab.toFile
= reg06 myCPU.register0.additiveAcc[6].toFile
= reg06 myCPU.register0.toFile[6]
= reg06 reg0[6]
= reg07 myCPU.register0.additiveAcc[7].aab.a2i.out
= reg07 myCPU.register0.additiveAcc[7].aab.toFile
= reg07 myCPU.register0.additiveAcc[7].toFile
= reg07 myCPU.register0.toFile[7]
= reg07 reg0[7]
= reg10 myCPU.register1.FNode[0].FReg.f2i.out
= reg10 myCPU.register1.FNode[0].FReg.toFile
= reg10 myCPU.register1.FNode[0].toFile
= reg10 myCPU.register1.toFile[0]
= reg10 reg1[0]
= reg11 myCPU.register1.FNode[1].FReg.f2i.out
= reg11 myCPU.register1.FNode[1].FReg.toFile
= reg11 myCPU.register1.FNode[1].toFile
= reg11 myCPU.register1.toFile[1]
= reg11 reg1[1]
= reg12 myCPU.register1.FNode[2].FReg.f2i.out
= reg12 myCPU.register1.FNode[2].FReg.toFile
= reg12 myCPU.register1.FNode[2].toFile
= reg12 myCPU.register1.toFile[2]
= reg12 reg1[2]
= reg13 myCPU.register1.FNode[3].FReg.f2i.out
= reg13 myCPU.register1.FNode[3].FReg.toFile
= reg13 myCPU.register1.FNode[3].toFile
= reg13 myCPU.register1.toFile[3]
= reg13 reg1[3]
= reg14 myCPU.register1.FNode[4].FReg.f2i.out
= reg14 myCPU.register1.FNode[4].FReg.toFile
= reg14 myCPU.register1.FNode[4].toFile
= reg14 myCPU.register1.toFile[4]
= reg14 reg1[4]
= reg15 myCPU.register1.FNode[5].FReg.f2i.out
= reg15 myCPU.register1.FNode[5].FReg.toFile
= reg15 myCPU.register1.FNode[5].toFile
= reg15 myCPU.register1.toFile[5]
= reg15 reg1[5]
= reg16 myCPU.register1.FNode[6].FReg.f2i.out
= reg16 myCPU.register1.FNode[6].FReg.toFile
= reg16 myCPU.register1.FNode[6].toFile
= reg16 myCPU.register1.toFile[6]
= reg16 reg1[6]
= reg17 myCPU.register1.FNode[7].FReg.f2i.out
= reg17 myCPU.register1.FNode[7].FReg.toFile
= reg17 myCPU.register1.FNode[7].toFile
= reg17 myCPU.register1.toFile[7]
= reg17 reg1[7]
= reg20 myCPU.register2.SReg[0].s2i.out
= reg20 myCPU.register2.SReg[0].toFile
= reg20 myCPU.register2.toFile[0]
= reg20 reg2[0]
= reg21 myCPU.register2.SReg[1].s2i.out
= reg21 myCPU.register2.SReg[1].toFile
= reg21 myCPU.register2.toFile[1]
= reg21 reg2[1]
= reg22 myCPU.register2.SReg[2].s2i.out
= reg22 myCPU.register2.SReg[2].toFile
= reg22 myCPU.register2.toFile[2]
= reg22 reg2[2]
= reg23 myCPU.register2.SReg[3].s2i.out
= reg23 myCPU.register2.SReg[3].toFile
= reg23 myCPU.register2.toFile[3]
= reg23 reg2[3]
= reg24 myCPU.register2.SReg[4].s2i.out
= reg24 myCPU.register2.SReg[4].toFile
= reg24 myCPU.register2.toFile[4]
= reg24 reg2[4]
= reg25 myCPU.register2.SReg[5].s2i.out
= reg25 myCPU.register2.SReg[5].toFile
= reg25 myCPU.register2.toFile[5]
= reg25 reg2[5]
= reg26 myCPU.register2.SReg[6].s2i.out
= reg26 myCPU.register2.SReg[6].toFile
= reg26 myCPU.register2.toFile[6]
= reg26 reg2[6]
= reg27 myCPU.register2.SReg[7].s2i.out
= reg27 myCPU.register2.SReg[7].toFile
= reg27 myCPU.register2.toFile[7]
= reg27 reg2[7]
= reg30 myCPU.register3.PWMCells[0].PCmp.pb2i.out
= reg30 myCPU.register3.PWMCells[0].PCmp.toFile
= reg30 myCPU.register3.PWMCells[0].toFile1
= reg30 myCPU.register3.toFile1[0]
= reg30 reg3[0]
= reg31 myCPU.register3.PWMCells[1].PCmp.pb2i.out
= reg31 myCPU.register3.PWMCells[1].PCmp.toFile
= reg31 myCPU.register3.PWMCells[1].toFile1
= reg31 myCPU.register3.toFile1[1]
= reg31 reg3[1]
= reg32 myCPU.register3.PWMCells[2].PCmp.pb2i.out
= reg32 myCPU.register3.PWMCells[2].PCmp.toFile
= reg32 myCPU.register3.PWMCells[2].toFile1
= reg32 myCPU.register3.toFile1[2]
= reg32 reg3[2]
= reg33 myCPU.register3.PWMCells[3].PCmp.pb2i.out
= reg33 myCPU.register3.PWMCells[3].PCmp.toFile
= reg33 myCPU.register3.PWMCells[3].toFile1
= reg33 myCPU.register3.toFile1[3]
= reg33 reg3[3]
= reg34 myCPU.register3.PWMCells[4].PCmp.pb2i.out
= reg34 myCPU.register3.PWMCells[4].PCmp.toFile
= reg34 myCPU.register3.PWMCells[4].toFile1
= reg34 myCPU.register3.toFile1[4]
= reg34 reg3[4]
= reg35 myCPU.register3.PWMCells[5].PCmp.pb2i.out
= reg35 myCPU.register3.PWMCells[5].PCmp.toFile
= reg35 myCPU.register3.PWMCells[5].toFile1
= reg35 myCPU.register3.toFile1[5]
= reg35 reg3[5]
= reg36 myCPU.register3.PWMCells[6].PCmp.pb2i.out
= reg36 myCPU.register3.PWMCells[6].PCmp.toFile
= reg36 myCPU.register3.PWMCells[6].toFile1
= reg36 myCPU.register3.toFile1[6]
= reg36 reg3[6]
= reg37 myCPU.register3.PWMCells[7].PCmp.pb2i.out
= reg37 myCPU.register3.PWMCells[7].PCmp.toFile
= reg37 myCPU.register3.PWMCells[7].toFile1
= reg37 myCPU.register3.toFile1[7]
= reg37 reg3[7]
= reg40 myCPU.register4.reg[0].tFi.out
= reg40 myCPU.register4.reg[0].toFile
= reg40 myCPU.register4.toFile[0]
= reg40 reg4[0]
= reg41 myCPU.register4.reg[1].tFi.out
= reg41 myCPU.register4.reg[1].toFile
= reg41 myCPU.register4.toFile[1]
= reg41 reg4[1]
= reg42 myCPU.register4.reg[2].tFi.out
= reg42 myCPU.register4.reg[2].toFile
= reg42 myCPU.register4.toFile[2]
= reg42 reg4[2]
= reg43 myCPU.register4.reg[3].tFi.out
= reg43 myCPU.register4.reg[3].toFile
= reg43 myCPU.register4.toFile[3]
= reg43 reg4[3]
= reg44 myCPU.register4.reg[4].tFi.out
= reg44 myCPU.register4.reg[4].toFile
= reg44 myCPU.register4.toFile[4]
= reg44 reg4[4]
= reg45 myCPU.register4.reg[5].tFi.out
= reg45 myCPU.register4.reg[5].toFile
= reg45 myCPU.register4.toFile[5]
= reg45 reg4[5]
= reg46 myCPU.register4.reg[6].tFi.out
= reg46 myCPU.register4.reg[6].toFile
= reg46 myCPU.register4.toFile[6]
= reg46 reg4[6]
= reg47 myCPU.register4.reg[7].tFi.out
= reg47 myCPU.register4.reg[7].toFile
= reg47 myCPU.register4.toFile[7]
= reg47 reg4[7]
= reg50 myCPU.register5.reg[0].tFi.out
= reg50 myCPU.register5.reg[0].toFile
= reg50 myCPU.register5.toFile[0]
= reg50 reg5[0]
= reg51 myCPU.register5.reg[1].tFi.out
= reg51 myCPU.register5.reg[1].toFile
= reg51 myCPU.register5.toFile[1]
= reg51 reg5[1]
= reg52 myCPU.register5.reg[2].tFi.out
= reg52 myCPU.register5.reg[2].toFile
= reg52 myCPU.register5.toFile[2]
= reg52 reg5[2]
= reg53 myCPU.register5.reg[3].tFi.out
= reg53 myCPU.register5.reg[3].toFile
= reg53 myCPU.register5.toFile[3]
= reg53 reg5[3]
= reg54 myCPU.register5.reg[4].tFi.out
= reg54 myCPU.register5.reg[4].toFile
= reg54 myCPU.register5.toFile[4]
= reg54 reg5[4]
= reg55 myCPU.register5.reg[5].tFi.out
= reg55 myCPU.register5.reg[5].toFile
= reg55 myCPU.register5.toFile[5]
= reg55 reg5[5]
= reg56 myCPU.register5.reg[6].tFi.out
= reg56 myCPU.register5.reg[6].toFile
= reg56 myCPU.register5.toFile[6]
= reg56 reg5[6]
= reg57 myCPU.register5.reg[7].tFi.out
= reg57 myCPU.register5.reg[7].toFile
= reg57 myCPU.register5.toFile[7]
= reg57 reg5[7]
= reg60 myCPU.register6.reg[0].tFi.out
= reg60 myCPU.register6.reg[0].toFile
= reg60 myCPU.register6.toFile[0]
= reg60 reg6[0]
= reg61 myCPU.register6.reg[1].tFi.out
= reg61 myCPU.register6.reg[1].toFile
= reg61 myCPU.register6.toFile[1]
= reg61 reg6[1]
= reg62 myCPU.register6.reg[2].tFi.out
= reg62 myCPU.register6.reg[2].toFile
= reg62 myCPU.register6.toFile[2]
= reg62 reg6[2]
= reg63 myCPU.register6.reg[3].tFi.out
= reg63 myCPU.register6.reg[3].toFile
= reg63 myCPU.register6.toFile[3]
= reg63 reg6[3]
= reg64 myCPU.register6.reg[4].tFi.out
= reg64 myCPU.register6.reg[4].toFile
= reg64 myCPU.register6.toFile[4]
= reg64 reg6[4]
= reg65 myCPU.register6.reg[5].tFi.out
= reg65 myCPU.register6.reg[5].toFile
= reg65 myCPU.register6.toFile[5]
= reg65 reg6[5]
= reg66 myCPU.register6.reg[6].tFi.out
= reg66 myCPU.register6.reg[6].toFile
= reg66 myCPU.register6.toFile[6]
= reg66 reg6[6]
= reg67 myCPU.register6.reg[7].tFi.out
= reg67 myCPU.register6.reg[7].toFile
= reg67 myCPU.register6.toFile[7]
= reg67 reg6[7]
= reg70 myCPU.register7.reg[0].tFi.out
= reg70 myCPU.register7.reg[0].toFile
= reg70 myCPU.register7.toFile[0]
= reg70 reg7[0]
= reg71 myCPU.register7.reg[1].tFi.out
= reg71 myCPU.register7.reg[1].toFile
= reg71 myCPU.register7.toFile[1]
= reg71 reg7[1]
= reg72 myCPU.register7.reg[2].tFi.out
= reg72 myCPU.register7.reg[2].toFile
= reg72 myCPU.register7.toFile[2]
= reg72 reg7[2]
= reg73 myCPU.register7.reg[3].tFi.out
= reg73 myCPU.register7.reg[3].toFile
= reg73 myCPU.register7.toFile[3]
= reg73 reg7[3]
= reg74 myCPU.register7.reg[4].tFi.out
= reg74 myCPU.register7.reg[4].toFile
= reg74 myCPU.register7.toFile[4]
= reg74 reg7[4]
= reg75 myCPU.register7.reg[5].tFi.out
= reg75 myCPU.register7.reg[5].toFile
= reg75 myCPU.register7.toFile[5]
= reg75 reg7[5]
= reg76 myCPU.register7.reg[6].tFi.out
= reg76 myCPU.register7.reg[6].toFile
= reg76 myCPU.register7.toFile[6]
= reg76 reg7[6]
= reg77 myCPU.register7.reg[7].tFi.out
= reg77 myCPU.register7.reg[7].toFile
= reg77 myCPU.register7.toFile[7]
= reg77 reg7[7]
= Register0Read IDrg0r.out
= Register0Write IDrg0w.out
= Register1Read IDrg1r.out
= Register1Write IDrg1w.out
= Register2Read IDrg2r.out
= Register2Write IDrg2w.out
= Register3Read IDrg3r.out
= Register3Write IDrg3w.out
= Register4Read IDrg4r.out
= Register4Read myCPU.rc4.RegisterReadID
= Register4Write IDrg4w.out
= Register4Write myCPU.rc4.RegisterWriteID
= Register5Read IDrg5r.out
= Register5Read myCPU.rc5.RegisterReadID
= Register5Write IDrg5w.out
= Register5Write myCPU.rc5.RegisterWriteID
= Register6Read IDrg6r.out
= Register6Read myCPU.rc6.RegisterReadID
= Register6Write IDrg6w.out
= Register6Write myCPU.rc6.RegisterWriteID
= Register7Read IDrg7r.out
= Register7Read myCPU.rc7.RegisterReadID
= Register7Write IDrg7w.out
= Register7Write myCPU.rc7.RegisterWriteID
= RESET myCPU.register3.po.RESET
= RESET_ RESETGen.out
= ShiftInstruction IdentifyShiftInstruction.out
= simpleRead controlPath7
= simpleRead controlPath[7]
= simpleRead IdentifyBranchInstruction.a
= simpleRead IdentifyInputInstruction.a
= simpleRead IdentifyPWMInstruction.a
= simpleRead IdentifyShiftInstruction.a
= simpleRead myCPU.theIR.IR[7].b2CPi.in
= simpleRead myCPU.theIR.IR[7].bitToCP
= simpleRead myCPU.theIR.toCP[7]
= simpleWrite controlPath6
= simpleWrite controlPath[6]
= simpleWrite IdentifyArithmeticInstruction.b
= simpleWrite IdentifyBranchInstruction.b
= simpleWrite IdentifyLogicalInstruction.b
= simpleWrite IdentifyOutputInstruction.b
= simpleWrite IdentifyPWMInstruction.b
= simpleWrite IdentifyShiftInstruction.b
= simpleWrite myCPU.theIR.IR[6].b2CPi.in
= simpleWrite myCPU.theIR.IR[6].bitToCP
= simpleWrite myCPU.theIR.toCP[6]
