{
  "Top": "filter11x11_strm",
  "RtlTop": "filter11x11_strm",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "width": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "width"
      }
    },
    "height": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "height"
      }
    },
    "src": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "src_V",
        "portRef": "TDATA"
      }
    },
    "dst": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "dst_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.66",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.8325"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.660 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filter11x11_strm",
    "Version": "1.0",
    "DisplayName": "Filter11x11_strm",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/convolution.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/filter11x11_strm_ent.vhd",
      "impl\/vhdl\/filter11x11_strm_mul_8ns_32s_32_3_1.vhd",
      "impl\/vhdl\/filter11x11_strm_mul_10ns_32s_32_3_1.vhd",
      "impl\/vhdl\/filter11x11_strm_mul_11ns_32s_32_3_1.vhd",
      "impl\/vhdl\/filter11x11_strm_mul_32ns_32ns_64_3_1.vhd",
      "impl\/vhdl\/Loop_Border_proc.vhd",
      "impl\/vhdl\/Loop_Border_proc_borderbuf.vhd",
      "impl\/vhdl\/Loop_HConvH_proc8.vhd",
      "impl\/vhdl\/Loop_VConvH_proc.vhd",
      "impl\/vhdl\/Loop_VConvH_proc_linebuf_0.vhd",
      "impl\/vhdl\/start_for_Block_proc_U0.vhd",
      "impl\/vhdl\/start_for_Loop_Border_proc_U0.vhd",
      "impl\/vhdl\/start_for_Loop_VConvH_proc_U0.vhd",
      "impl\/vhdl\/filter11x11_strm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/filter11x11_strm_ent.v",
      "impl\/verilog\/filter11x11_strm_mul_8ns_32s_32_3_1.v",
      "impl\/verilog\/filter11x11_strm_mul_10ns_32s_32_3_1.v",
      "impl\/verilog\/filter11x11_strm_mul_11ns_32s_32_3_1.v",
      "impl\/verilog\/filter11x11_strm_mul_32ns_32ns_64_3_1.v",
      "impl\/verilog\/Loop_Border_proc.v",
      "impl\/verilog\/Loop_Border_proc_borderbuf.v",
      "impl\/verilog\/Loop_HConvH_proc8.v",
      "impl\/verilog\/Loop_VConvH_proc.v",
      "impl\/verilog\/Loop_VConvH_proc_linebuf_0.v",
      "impl\/verilog\/Loop_VConvH_proc_linebuf_0_ram.dat",
      "impl\/verilog\/start_for_Block_proc_U0.v",
      "impl\/verilog\/start_for_Loop_Border_proc_U0.v",
      "impl\/verilog\/start_for_Loop_VConvH_proc_U0.v",
      "impl\/verilog\/filter11x11_strm.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/wrk\/xbj_vdi\/kefuz\/workspace\/workspace_hls_test\/test23\/2D_convolution_with_linebuffer\/proj_2D_convolution_with_linebuffer\/solution1\/.autopilot\/db\/filter11x11_strm.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "src_V dst_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "dst_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "height": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "height",
      "bundle_role": "default"
    },
    "src_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "width": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "width",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "width": {
      "dir": "in",
      "width": "32"
    },
    "height": {
      "dir": "in",
      "width": "32"
    },
    "src_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "filter11x11_strm",
      "Instances": [
        {
          "ModuleName": "Loop_HConvH_proc8",
          "InstanceName": "Loop_HConvH_proc8_U0"
        },
        {
          "ModuleName": "Loop_VConvH_proc",
          "InstanceName": "Loop_VConvH_proc_U0"
        },
        {
          "ModuleName": "Loop_Border_proc",
          "InstanceName": "Loop_Border_proc_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        },
        {
          "ModuleName": "filter11x11_strm_ent",
          "InstanceName": "filter11x11_strm_ent_U0"
        }
      ]
    },
    "Metrics": {
      "filter11x11_strm_ent": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "2.914"
        },
        "Area": {
          "FF": "3",
          "LUT": "56",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Block_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.466"
        },
        "Area": {
          "FF": "68",
          "LUT": "121",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Loop_HConvH_proc8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.745"
        },
        "Loops": [{
            "Name": "HConvH_HConvW",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "22",
          "FF": "3419",
          "LUT": "1443",
          "URAM": "0"
        }
      },
      "Loop_VConvH_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.827"
        },
        "Loops": [{
            "Name": "VConvH_VConvW",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "40",
          "DSP48E": "22",
          "FF": "3584",
          "LUT": "1536",
          "URAM": "0"
        }
      },
      "Loop_Border_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "7.061"
        },
        "Loops": [{
            "Name": "Border_L",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "4",
          "FF": "1053",
          "LUT": "1006",
          "URAM": "0"
        }
      },
      "filter11x11_strm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "7.061"
        },
        "Area": {
          "BRAM_18K": "44",
          "DSP48E": "48",
          "FF": "8188",
          "LUT": "4714",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "filter11x11_strm",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-02-22 08:55:10 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.0"
  }
}
