

================================================================
== Synthesis Summary Report of 'Invert'
================================================================
+ General Information: 
    * Date:           Sat Nov  4 18:26:57 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        Image_Stream_Test
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |               Modules              | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |               & Loops              | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ Invert                            |     -|  -0.20|        -|          -|         -|        -|     -|        no|  11 (2%)|  25 (6%)|  2138 (1%)|  2602 (3%)|    -|
    | o VITIS_LOOP_30_1                  |    II|  -7.30|        -|          -|         4|        4|     -|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_61_3_VITIS_LOOP_62_4  |    II|  -7.30|    10022|  1.002e+05|        25|        2|  5000|       yes|        -|        -|          -|          -|    -|
    +------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+

