<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>Radix2wDPM</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.539</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_17_1>
                <TripCount>82</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_18_2>
                    <TripCount>3</TripCount>
                    <Latency>3</Latency>
                    <AbsoluteTimeLatency>30</AbsoluteTimeLatency>
                    <IterationLatency>1</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_18_2>
            </VITIS_LOOP_17_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>36</DSP>
            <FF>48193</FF>
            <LUT>95125</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Radix2wDPM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>k1</name>
            <Object>k1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>166</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k2</name>
            <Object>k2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>166</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>R</name>
            <Object>R</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>332</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>S</name>
            <Object>S</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>332</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>P</name>
            <Object>P</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>332</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>P_ap_vld</name>
            <Object>P</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Radix2wDPM</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_point_add_1_fu_234</InstName>
                    <ModuleName>point_add_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_45_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <BindInstances>i_25_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_25_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>154</ID>
                            <BindInstances>i_29_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_25_19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>160</ID>
                            <BindInstances>i_27_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_45_110</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>166</ID>
                            <BindInstances>i_23_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_45_111</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>i_21_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_fu_182</InstName>
                            <ModuleName>point_double</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100</InstName>
                                    <ModuleName>point_double_Pipeline_VITIS_LOOP_25_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>i_4_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106</InstName>
                                    <ModuleName>point_double_Pipeline_VITIS_LOOP_25_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>106</ID>
                                    <BindInstances>i_2_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_1_fu_112</InstName>
                                    <ModuleName>bf_mult_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>112</ID>
                                    <BindInstances>i_fu_193_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_2_fu_118</InstName>
                                    <ModuleName>bf_mult_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>118</ID>
                                    <BindInstances>i_fu_187_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln28_fu_177_p2 add_ln28_2_fu_187_p2 j_fu_197_p2 sub_ln69_fu_211_p2 sub_ln1691_fu_267_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln28_fu_343_p2 add_ln28_4_fu_353_p2 j_fu_363_p2 sub_ln69_fu_377_p2 sub_ln1691_fu_432_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_point_add_1_fu_241</InstName>
                    <ModuleName>point_add_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>241</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_45_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <BindInstances>i_25_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_25_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>154</ID>
                            <BindInstances>i_29_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_25_19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>160</ID>
                            <BindInstances>i_27_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_45_110</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>166</ID>
                            <BindInstances>i_23_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174</InstName>
                            <ModuleName>point_add_1_Pipeline_VITIS_LOOP_45_111</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>i_21_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_fu_182</InstName>
                            <ModuleName>point_double</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100</InstName>
                                    <ModuleName>point_double_Pipeline_VITIS_LOOP_25_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>i_4_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106</InstName>
                                    <ModuleName>point_double_Pipeline_VITIS_LOOP_25_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>106</ID>
                                    <BindInstances>i_2_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_1_fu_112</InstName>
                                    <ModuleName>bf_mult_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>112</ID>
                                    <BindInstances>i_fu_193_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_2_fu_118</InstName>
                                    <ModuleName>bf_mult_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>118</ID>
                                    <BindInstances>i_fu_187_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln28_fu_177_p2 add_ln28_2_fu_187_p2 j_fu_197_p2 sub_ln69_fu_211_p2 sub_ln1691_fu_267_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln28_fu_343_p2 add_ln28_4_fu_353_p2 j_fu_363_p2 sub_ln69_fu_377_p2 sub_ln1691_fu_432_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wDPM_Pipeline_VITIS_LOOP_120_1_fu_249</InstName>
                    <ModuleName>Radix2wDPM_Pipeline_VITIS_LOOP_120_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>249</ID>
                    <BindInstances>n_2_fu_100_p2 sub_ln121_fu_114_p2 sub_ln121_1_fu_134_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_point_double_1_fu_256</InstName>
                    <ModuleName>point_double_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113</InstName>
                            <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>113</ID>
                            <BindInstances>i_9_fu_190_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121</InstName>
                            <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>121</ID>
                            <BindInstances>i_8_fu_233_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128</InstName>
                            <ModuleName>point_double_1_Pipeline_VITIS_LOOP_25_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>128</ID>
                            <BindInstances>i_12_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134</InstName>
                            <ModuleName>point_double_1_Pipeline_VITIS_LOOP_25_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>134</ID>
                            <BindInstances>i_10_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140</InstName>
                            <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>i_7_fu_259_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150</InstName>
                            <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>150</ID>
                            <BindInstances>i_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln28_fu_270_p2 add_ln28_1_fu_280_p2 j_fu_290_p2 sub_ln69_fu_304_p2 sub_ln1691_fu_359_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_pow_generic_double_s_fu_262</InstName>
                    <ModuleName>pow_generic_double_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>262</ID>
                    <BindInstances>m_exp_fu_329_p2 e_frac_V_1_fu_303_p2 mul_54s_67ns_120_5_1_U32 sub_ln1364_fu_356_p2 mac_muladd_16s_15ns_19s_31_4_1_U37 mac_muladd_16s_15ns_19s_31_4_1_U37 ret_V_fu_599_p2 mul_13s_71s_71_5_1_U33 m_diff_V_fu_640_p2 ret_V_9_fu_715_p2 mul_43ns_36ns_79_3_1_U34 add_ln666_fu_762_p2 exp_Z2P_m_1_V_fu_771_p2 mul_49ns_44ns_93_5_1_U35 add_ln666_2_fu_839_p2 exp_Z1P_m_1_l_V_fu_848_p2 ret_V_11_fu_886_p2 mul_50ns_50ns_100_5_1_U36 ret_V_6_fu_929_p2 add_ln1199_1_fu_935_p2 add_ln1199_2_fu_941_p2 r_exp_V_fu_955_p2 out_exp_V_fu_1077_p2 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_point_add_2_fu_273</InstName>
                    <ModuleName>point_add_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>273</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127</InstName>
                            <ModuleName>point_add_2_Pipeline_VITIS_LOOP_45_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>127</ID>
                            <BindInstances>i_fu_176_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135</InstName>
                            <ModuleName>point_add_2_Pipeline_VITIS_LOOP_25_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <BindInstances>i_19_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141</InstName>
                            <ModuleName>point_add_2_Pipeline_VITIS_LOOP_25_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>141</ID>
                            <BindInstances>i_17_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147</InstName>
                            <ModuleName>point_add_2_Pipeline_VITIS_LOOP_45_17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>147</ID>
                            <BindInstances>i_fu_156_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154</InstName>
                            <ModuleName>point_add_2_Pipeline_VITIS_LOOP_45_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>154</ID>
                            <BindInstances>i_fu_176_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_double_1_fu_162</InstName>
                            <ModuleName>point_double_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113</InstName>
                                    <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>113</ID>
                                    <BindInstances>i_9_fu_190_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121</InstName>
                                    <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>121</ID>
                                    <BindInstances>i_8_fu_233_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128</InstName>
                                    <ModuleName>point_double_1_Pipeline_VITIS_LOOP_25_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>i_12_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134</InstName>
                                    <ModuleName>point_double_1_Pipeline_VITIS_LOOP_25_11</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>i_10_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140</InstName>
                                    <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                    <BindInstances>i_7_fu_259_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150</InstName>
                                    <ModuleName>point_double_1_Pipeline_VITIS_LOOP_45_14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>150</ID>
                                    <BindInstances>i_fu_176_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln28_fu_270_p2 add_ln28_1_fu_280_p2 j_fu_290_p2 sub_ln69_fu_304_p2 sub_ln1691_fu_359_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln28_fu_310_p2 add_ln28_3_fu_320_p2 j_fu_330_p2 sub_ln69_fu_344_p2 sub_ln1691_fu_399_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_fu_418_p2 j_5_fu_477_p2 add_ln19_fu_483_p2 sub_ln119_fu_558_p2 add_ln119_fu_568_p2 dmul_64ns_64ns_64_7_max_dsp_1_U88 add_ln513_fu_634_p2 sub_ln1364_fu_648_p2 result_V_2_fu_716_p2 i_33_fu_809_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>point_add_1_Pipeline_VITIS_LOOP_25_1</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_1_Pipeline_VITIS_LOOP_25_19</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_27_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_1_Pipeline_VITIS_LOOP_45_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>508</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1703</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_25_fu_208_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_1_Pipeline_VITIS_LOOP_45_110</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>508</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1703</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_208_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_1_Pipeline_VITIS_LOOP_45_111</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>508</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1703</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_21_fu_208_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_Pipeline_VITIS_LOOP_25_1</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_Pipeline_VITIS_LOOP_25_15</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>509</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1869</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_193_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_2</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>165</Best-caseLatency>
                    <Average-caseLatency>165</Average-caseLatency>
                    <Worst-caseLatency>165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>672</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1869</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_187_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100</Instance>
                            <Instance>grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106</Instance>
                        </InstanceList>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4403</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>10691</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_177_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_2_fu_187_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="j_fu_197_p2" SOURCE="gf2_arithmetic.cpp:65" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_211_p2" SOURCE="gf2_arithmetic.cpp:69" URAM="0" VARIABLE="sub_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1691_fu_267_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691" URAM="0" VARIABLE="sub_ln1691"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_1</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154</Instance>
                            <Instance>grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160</Instance>
                        </InstanceList>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9814</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>23847</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_343_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_4_fu_353_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="j_fu_363_p2" SOURCE="gf2_arithmetic.cpp:65" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_377_p2" SOURCE="gf2_arithmetic.cpp:69" URAM="0" VARIABLE="sub_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1691_fu_432_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691" URAM="0" VARIABLE="sub_ln1691"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wDPM_Pipeline_VITIS_LOOP_120_1</Name>
            <Loops>
                <VITIS_LOOP_120_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.414</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_1>
                        <Name>VITIS_LOOP_120_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="add" PRAGMA="" RTLNAME="n_2_fu_100_p2" SOURCE="dpm.cpp:122" URAM="0" VARIABLE="n_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_fu_114_p2" SOURCE="dpm.cpp:121" URAM="0" VARIABLE="sub_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_1_fu_134_p2" SOURCE="dpm.cpp:121" URAM="0" VARIABLE="sub_ln121_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.234</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>35</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>25</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>4638</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6431</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_329_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_303_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_67ns_120_5_1_U32" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_356_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U37" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1125" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U37" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_599_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:839" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U33" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1125" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_640_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_715_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U34" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1125" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln666_fu_762_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="add_ln666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_771_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U35" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1125" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln666_2_fu_839_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="add_ln666_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_848_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_886_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U36" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1125" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_929_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1199_1_fu_935_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199" URAM="0" VARIABLE="add_ln1199_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1199_2_fu_941_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1199" URAM="0" VARIABLE="add_ln1199_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_955_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:24" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_1077_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:183" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1_Pipeline_VITIS_LOOP_25_1</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1_Pipeline_VITIS_LOOP_25_11</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1_Pipeline_VITIS_LOOP_45_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1528</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_190_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1_Pipeline_VITIS_LOOP_45_12</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>840</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2035</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_233_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1_Pipeline_VITIS_LOOP_45_13</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1869</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_259_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1_Pipeline_VITIS_LOOP_45_14</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_176_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_double_1</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128</Instance>
                            <Instance>grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134</Instance>
                        </InstanceList>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7076</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>13747</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_270_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_280_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="j_fu_290_p2" SOURCE="gf2_arithmetic.cpp:65" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_304_p2" SOURCE="gf2_arithmetic.cpp:69" URAM="0" VARIABLE="sub_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1691_fu_359_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691" URAM="0" VARIABLE="sub_ln1691"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_2_Pipeline_VITIS_LOOP_25_1</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_2_Pipeline_VITIS_LOOP_25_16</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_2_Pipeline_VITIS_LOOP_45_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_176_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_2_Pipeline_VITIS_LOOP_45_17</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>343</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_156_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_2_Pipeline_VITIS_LOOP_45_18</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_176_p2" SOURCE="gf2_arithmetic.cpp:45" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_2</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135</Instance>
                            <Instance>grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141</Instance>
                        </InstanceList>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12163</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>23981</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>45</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_310_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_3_fu_320_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="j_fu_330_p2" SOURCE="gf2_arithmetic.cpp:65" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_344_p2" SOURCE="gf2_arithmetic.cpp:69" URAM="0" VARIABLE="sub_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1691_fu_399_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691" URAM="0" VARIABLE="sub_ln1691"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wDPM</Name>
            <Loops>
                <VITIS_LOOP_17_1>
                    <VITIS_LOOP_18_2/>
                </VITIS_LOOP_17_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.539</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1>
                        <Name>VITIS_LOOP_17_1</Name>
                        <TripCount>82</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Radix2wDPM_Pipeline_VITIS_LOOP_120_1_fu_249</Instance>
                            <Instance>grp_point_double_1_fu_256</Instance>
                            <Instance>grp_pow_generic_double_s_fu_262</Instance>
                            <Instance>grp_point_add_2_fu_273</Instance>
                        </InstanceList>
                        <VITIS_LOOP_18_2>
                            <Name>VITIS_LOOP_18_2</Name>
                            <TripCount>3</TripCount>
                            <Latency>3</Latency>
                            <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_18_2>
                    </VITIS_LOOP_17_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>36</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>48193</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>45</UTIL_FF>
                    <LUT>95125</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>178</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_fu_418_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:674" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_477_p2" SOURCE="dpm.cpp:18" URAM="0" VARIABLE="j_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_483_p2" SOURCE="dpm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln119_fu_558_p2" SOURCE="dpm.cpp:119" URAM="0" VARIABLE="sub_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_568_p2" SOURCE="dpm.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_17_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U88" SOURCE="dpm.cpp:124" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln513_fu_634_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513" URAM="0" VARIABLE="add_ln513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_648_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_716_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_809_p2" SOURCE="dpm.cpp:17" URAM="0" VARIABLE="i_33"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="k1" index="0" direction="in" srcType="ap_int&lt;166&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="k1" name="k1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k2" index="1" direction="in" srcType="ap_int&lt;166&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="k2" name="k2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="R" index="2" direction="in" srcType="Point&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="R" name="R" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="S" index="3" direction="in" srcType="Point&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="S" name="S" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="P" index="4" direction="inout" srcType="Point&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="P" name="P" usage="data" direction="out"/>
                <hwRef type="port" interface="P_ap_vld" name="P_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="k1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="166">
            <portMaps>
                <portMap portMapName="k1">DATA</portMap>
            </portMaps>
            <ports>
                <port>k1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="k1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="k2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="166">
            <portMaps>
                <portMap portMapName="k2">DATA</portMap>
            </portMaps>
            <ports>
                <port>k2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="k2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="R" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="332">
            <portMaps>
                <portMap portMapName="R">DATA</portMap>
            </portMaps>
            <ports>
                <port>R</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="S" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="332">
            <portMaps>
                <portMap portMapName="S">DATA</portMap>
            </portMaps>
            <ports>
                <port>S</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="S"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="P" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="332">
            <portMaps>
                <portMap portMapName="P">DATA</portMap>
            </portMaps>
            <ports>
                <port>P</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="P"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="P">ap_none, 332</column>
                    <column name="R">ap_none, 332</column>
                    <column name="S">ap_none, 332</column>
                    <column name="k1">ap_none, 166</column>
                    <column name="k2">ap_none, 166</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="k1">in, ap_int&lt;166&gt;&amp;</column>
                    <column name="k2">in, ap_int&lt;166&gt;&amp;</column>
                    <column name="R">in, Point&amp;</column>
                    <column name="S">in, Point&amp;</column>
                    <column name="P">inout, Point&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="k1">k1, port</column>
                    <column name="k2">k2, port</column>
                    <column name="R">R, port</column>
                    <column name="S">S, port</column>
                    <column name="P">P, port</column>
                    <column name="P">P_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

