#define MEM_LOAD_RETIRED_FB_HIT 0x004140D1ull
#define MEM_LOAD_RETIRED_FB_HIT_PS 0x004140D1ull
#define MEM_LOAD_RETIRED_L1_HIT 0x004101D1ull
#define MEM_LOAD_RETIRED_L1_MISS 0x004108D1ull
#define MEM_LOAD_RETIRED_L2_HIT 0x004102D1ull
#define MEM_LOAD_RETIRED_L2_MISS 0x004110D1ull
#define MEM_LOAD_RETIRED_L3_HIT 0x004104D1ull
#define MEM_LOAD_RETIRED_L3_MISS 0x004120D1ull
#define L1D_PEND_MISS_FB_FULL 0x00410248ull
#define LOAD_HIT_PRE_SW_PF 0x0041014Cull

// setting for cache hit record
#define PMC0_EVENT MEM_LOAD_RETIRED_L1_HIT
#define PMC1_EVENT MEM_LOAD_RETIRED_L2_HIT
#define PMC2_EVENT MEM_LOAD_RETIRED_L3_HIT
#define PMC3_EVENT MEM_LOAD_RETIRED_FB_HIT

// setting for zombieload hit record
// #define PMC0_EVENT MEM_LOAD_RETIRED_L1_HIT
// #define PMC1_EVENT MEM_LOAD_RETIRED_L2_HIT
// #define PMC2_EVENT MEM_LOAD_RETIRED_L3_HIT
// #define PMC3_EVENT LOAD_HIT_PRE_SW_PF
