{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761035881935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761035881935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:38:01 2025 " "Processing started: Tue Oct 21 11:38:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761035881935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1761035881935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bit-Adder -c 4bit-Adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bit-Adder -c 4bit-Adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1761035881935 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_standard/24.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_standard/24.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1761035882044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1761035882154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1761035882154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761035886893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761035886893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/full_adder.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761035886894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761035886894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.sv" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/half_adder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761035886894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761035886894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_4bit " "Found entity 1: Adder_4bit" {  } { { "Adder_4bit.sv" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/Adder_4bit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761035886895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761035886895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV_golden_top " "Elaborating entity \"DE0_CV_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1761035886909 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DE0_CV_golden_top.v(17) " "Verilog HDL warning at DE0_CV_golden_top.v(17): ignoring unsupported system task" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1761035886909 "|DE0_CV_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_4bit Adder_4bit:adder " "Elaborating entity \"Adder_4bit\" for hierarchy \"Adder_4bit:adder\"" {  } { { "DE0_CV_golden_top.v" "adder" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1761035886910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Adder_4bit:adder\|half_adder:HA0 " "Elaborating entity \"half_adder\" for hierarchy \"Adder_4bit:adder\|half_adder:HA0\"" {  } { { "Adder_4bit.sv" "HA0" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/Adder_4bit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1761035886910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Adder_4bit:adder\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"Adder_4bit:adder\|full_adder:FA1\"" {  } { { "Adder_4bit.sv" "FA1" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/Adder_4bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1761035886911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761035886952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:38:06 2025 " "Processing ended: Tue Oct 21 11:38:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761035886952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761035886952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761035886952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1761035886952 ""}
