load ../lang_verilog.so 
     ^ ? "../lang_verilog.so": already loaded, replacing
inductor: already installed, replacing
stashing as inductor:0
resistor: already installed, replacing
stashing as resistor:0
#           v(in)      v(out)    
 0.         0.9        0.        
#Time       v(in)      v(out)    
 0.         0.         0.        
 482.25n    3.0301u    14.613p   
 759.47n    4.7719u    25.427p   
 1.3647u    8.5745u    65.812p   
 1.8222u    11.449u    111.62p   
 28.099u    176.55u    24.808n   
 159.1u     999.69u    794.74n   
 598.79u    0.0037623  11.237u   
 0.0016851  0.010588   88.636u   
 0.0038938  0.024463   469.54u   
 0.0078001  0.04899    0.0018587 
 0.01404    0.088103   0.0058943 
 0.020281   0.12708    0.012048  
 0.032527   0.20295    0.029701  
 0.044774   0.27762    0.054003  
 0.065539   0.40026    0.10761   
 0.086305   0.51608    0.17356   
 0.11781    0.67446    0.28834   
 0.14932    0.80649    0.41141   
 0.18083    0.90702    0.53263   
 0.23202    0.99363    0.70289   
 0.28322    0.97829    0.81828   
 0.33442    0.86259    0.85992   
 0.40837    0.54442    0.77547   
 0.48233    0.11081    0.53368   
 0.58586   -0.51369    0.032185  
 0.65488   -0.82667   -0.32823   
 0.72391   -0.98659   -0.62503   
 0.79293   -0.96384   -0.80472   
 0.86195   -0.76263   -0.83475   
 0.93098   -0.42022   -0.70989   
 1.         906.86n   -0.45343   
#Freq       vm(in)     vm(out)    vp(in)     vp(out)   
 1.         1.         0.84673    51.621u   -32.142    
 2.         1.         0.62268    55.833u   -51.488    
 4.         1.         0.3697     39.363u   -68.303    
 8.         1.         0.19512    21.929u   -78.748    
 16.        1.         0.098983   11.287u   -84.319    
Gnucap   System status
iterations: op=0, dc=3, tran=107, fourier=0, total=151
transient timesteps: accepted=32, rejected=4, total=36
nodes: user=2, subckt=0, model=1, total=3
dctran density=100.0%, ac density=100.0%
