module Sync(

	input [9:0] visibleN, frontN, syncN, backN,
	input clock, reset,
	output reg [11:0] x,y,
	output reg syncO

);

reg [31:0] counter;

always@(posedge clock) begin

	if(reset)
	
		counter <= 0;
		x <= 0;
		y <= 0;
		
		else 
		
			if(counter <= visibleN)
			
				counter <= counter + 1;
				syncO <= 1;
		
if((x == visibleN) | (y == visibleN)
			
		x <= x;
		y <= y;
				
		else
				
			x <= x + 1;
			y <= y + 1;
			
if(counter >= (visibleN + backN) & counter <= (visibleN + backN + syncN))

	syncO <= 0;
	counter <= counter + 1;
	
	else
	
	if(counter > (visibleN + backN + syncN) & counter < visibleN + backN + syncN + frontN)
	
		syncO <= 1;
		counter <= counter + 1;
		
		else
		
		if (counter == (visibleN + backN + syncN + frontN))
		
			counter <= 0;
			
end
end

endmodule