#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_0__4_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Sep 25 16:04:01 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[1] -to fpga_top/sb_0__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[59] -to fpga_top/sb_0__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[117] -to fpga_top/sb_0__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[175] -to fpga_top/sb_0__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[2] -to fpga_top/sb_0__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[60] -to fpga_top/sb_0__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[118] -to fpga_top/sb_0__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[176] -to fpga_top/sb_0__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[3] -to fpga_top/sb_0__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[61] -to fpga_top/sb_0__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[119] -to fpga_top/sb_0__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[177] -to fpga_top/sb_0__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[4] -to fpga_top/sb_0__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[62] -to fpga_top/sb_0__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[120] -to fpga_top/sb_0__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[178] -to fpga_top/sb_0__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[5] -to fpga_top/sb_0__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[63] -to fpga_top/sb_0__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[121] -to fpga_top/sb_0__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[179] -to fpga_top/sb_0__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[6] -to fpga_top/sb_0__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[64] -to fpga_top/sb_0__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[122] -to fpga_top/sb_0__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[180] -to fpga_top/sb_0__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[7] -to fpga_top/sb_0__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[65] -to fpga_top/sb_0__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[123] -to fpga_top/sb_0__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[181] -to fpga_top/sb_0__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[8] -to fpga_top/sb_0__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[66] -to fpga_top/sb_0__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[124] -to fpga_top/sb_0__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[182] -to fpga_top/sb_0__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[9] -to fpga_top/sb_0__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[67] -to fpga_top/sb_0__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[125] -to fpga_top/sb_0__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[183] -to fpga_top/sb_0__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[10] -to fpga_top/sb_0__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[68] -to fpga_top/sb_0__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[126] -to fpga_top/sb_0__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[184] -to fpga_top/sb_0__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[11] -to fpga_top/sb_0__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[69] -to fpga_top/sb_0__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[127] -to fpga_top/sb_0__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[185] -to fpga_top/sb_0__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[12] -to fpga_top/sb_0__4_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[70] -to fpga_top/sb_0__4_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[128] -to fpga_top/sb_0__4_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[186] -to fpga_top/sb_0__4_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[13] -to fpga_top/sb_0__4_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[71] -to fpga_top/sb_0__4_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[129] -to fpga_top/sb_0__4_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[187] -to fpga_top/sb_0__4_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[14] -to fpga_top/sb_0__4_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[72] -to fpga_top/sb_0__4_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[130] -to fpga_top/sb_0__4_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[188] -to fpga_top/sb_0__4_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[15] -to fpga_top/sb_0__4_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[73] -to fpga_top/sb_0__4_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[131] -to fpga_top/sb_0__4_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[189] -to fpga_top/sb_0__4_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[16] -to fpga_top/sb_0__4_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[74] -to fpga_top/sb_0__4_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[132] -to fpga_top/sb_0__4_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[190] -to fpga_top/sb_0__4_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[17] -to fpga_top/sb_0__4_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[75] -to fpga_top/sb_0__4_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[133] -to fpga_top/sb_0__4_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[191] -to fpga_top/sb_0__4_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[18] -to fpga_top/sb_0__4_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[76] -to fpga_top/sb_0__4_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[134] -to fpga_top/sb_0__4_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[192] -to fpga_top/sb_0__4_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[19] -to fpga_top/sb_0__4_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[77] -to fpga_top/sb_0__4_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[135] -to fpga_top/sb_0__4_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[193] -to fpga_top/sb_0__4_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[20] -to fpga_top/sb_0__4_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[78] -to fpga_top/sb_0__4_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[136] -to fpga_top/sb_0__4_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[194] -to fpga_top/sb_0__4_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[21] -to fpga_top/sb_0__4_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[79] -to fpga_top/sb_0__4_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[137] -to fpga_top/sb_0__4_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[195] -to fpga_top/sb_0__4_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[22] -to fpga_top/sb_0__4_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[80] -to fpga_top/sb_0__4_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[138] -to fpga_top/sb_0__4_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[196] -to fpga_top/sb_0__4_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[23] -to fpga_top/sb_0__4_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[81] -to fpga_top/sb_0__4_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[139] -to fpga_top/sb_0__4_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[197] -to fpga_top/sb_0__4_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[24] -to fpga_top/sb_0__4_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[82] -to fpga_top/sb_0__4_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[140] -to fpga_top/sb_0__4_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[198] -to fpga_top/sb_0__4_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[25] -to fpga_top/sb_0__4_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[83] -to fpga_top/sb_0__4_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[141] -to fpga_top/sb_0__4_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[199] -to fpga_top/sb_0__4_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[26] -to fpga_top/sb_0__4_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[84] -to fpga_top/sb_0__4_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[142] -to fpga_top/sb_0__4_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[200] -to fpga_top/sb_0__4_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[27] -to fpga_top/sb_0__4_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[85] -to fpga_top/sb_0__4_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[143] -to fpga_top/sb_0__4_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[201] -to fpga_top/sb_0__4_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[28] -to fpga_top/sb_0__4_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[86] -to fpga_top/sb_0__4_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[144] -to fpga_top/sb_0__4_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[202] -to fpga_top/sb_0__4_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[29] -to fpga_top/sb_0__4_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[87] -to fpga_top/sb_0__4_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[145] -to fpga_top/sb_0__4_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[203] -to fpga_top/sb_0__4_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[30] -to fpga_top/sb_0__4_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[88] -to fpga_top/sb_0__4_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[146] -to fpga_top/sb_0__4_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[204] -to fpga_top/sb_0__4_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[31] -to fpga_top/sb_0__4_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[89] -to fpga_top/sb_0__4_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[147] -to fpga_top/sb_0__4_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[205] -to fpga_top/sb_0__4_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[32] -to fpga_top/sb_0__4_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[90] -to fpga_top/sb_0__4_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[148] -to fpga_top/sb_0__4_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[206] -to fpga_top/sb_0__4_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[33] -to fpga_top/sb_0__4_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[91] -to fpga_top/sb_0__4_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[149] -to fpga_top/sb_0__4_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[207] -to fpga_top/sb_0__4_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[34] -to fpga_top/sb_0__4_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[92] -to fpga_top/sb_0__4_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[150] -to fpga_top/sb_0__4_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[208] -to fpga_top/sb_0__4_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[35] -to fpga_top/sb_0__4_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[93] -to fpga_top/sb_0__4_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[151] -to fpga_top/sb_0__4_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[209] -to fpga_top/sb_0__4_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[36] -to fpga_top/sb_0__4_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[94] -to fpga_top/sb_0__4_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[152] -to fpga_top/sb_0__4_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[210] -to fpga_top/sb_0__4_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[37] -to fpga_top/sb_0__4_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[95] -to fpga_top/sb_0__4_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[153] -to fpga_top/sb_0__4_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[211] -to fpga_top/sb_0__4_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[38] -to fpga_top/sb_0__4_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[96] -to fpga_top/sb_0__4_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[154] -to fpga_top/sb_0__4_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[212] -to fpga_top/sb_0__4_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[39] -to fpga_top/sb_0__4_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[97] -to fpga_top/sb_0__4_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[155] -to fpga_top/sb_0__4_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[213] -to fpga_top/sb_0__4_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[40] -to fpga_top/sb_0__4_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[98] -to fpga_top/sb_0__4_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[156] -to fpga_top/sb_0__4_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[214] -to fpga_top/sb_0__4_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[41] -to fpga_top/sb_0__4_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[99] -to fpga_top/sb_0__4_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[157] -to fpga_top/sb_0__4_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[215] -to fpga_top/sb_0__4_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[42] -to fpga_top/sb_0__4_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[100] -to fpga_top/sb_0__4_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[158] -to fpga_top/sb_0__4_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[216] -to fpga_top/sb_0__4_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[43] -to fpga_top/sb_0__4_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[101] -to fpga_top/sb_0__4_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[159] -to fpga_top/sb_0__4_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[217] -to fpga_top/sb_0__4_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[44] -to fpga_top/sb_0__4_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[102] -to fpga_top/sb_0__4_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[160] -to fpga_top/sb_0__4_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[218] -to fpga_top/sb_0__4_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[45] -to fpga_top/sb_0__4_/chany_top_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[103] -to fpga_top/sb_0__4_/chany_top_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[161] -to fpga_top/sb_0__4_/chany_top_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[219] -to fpga_top/sb_0__4_/chany_top_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[46] -to fpga_top/sb_0__4_/chany_top_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[104] -to fpga_top/sb_0__4_/chany_top_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[162] -to fpga_top/sb_0__4_/chany_top_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[220] -to fpga_top/sb_0__4_/chany_top_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[47] -to fpga_top/sb_0__4_/chany_top_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[105] -to fpga_top/sb_0__4_/chany_top_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[163] -to fpga_top/sb_0__4_/chany_top_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[221] -to fpga_top/sb_0__4_/chany_top_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[48] -to fpga_top/sb_0__4_/chany_top_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[106] -to fpga_top/sb_0__4_/chany_top_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[164] -to fpga_top/sb_0__4_/chany_top_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[222] -to fpga_top/sb_0__4_/chany_top_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[49] -to fpga_top/sb_0__4_/chany_top_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[107] -to fpga_top/sb_0__4_/chany_top_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[165] -to fpga_top/sb_0__4_/chany_top_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[223] -to fpga_top/sb_0__4_/chany_top_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[50] -to fpga_top/sb_0__4_/chany_top_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[108] -to fpga_top/sb_0__4_/chany_top_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[166] -to fpga_top/sb_0__4_/chany_top_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[224] -to fpga_top/sb_0__4_/chany_top_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[51] -to fpga_top/sb_0__4_/chany_top_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[109] -to fpga_top/sb_0__4_/chany_top_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[167] -to fpga_top/sb_0__4_/chany_top_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[225] -to fpga_top/sb_0__4_/chany_top_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[52] -to fpga_top/sb_0__4_/chany_top_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[110] -to fpga_top/sb_0__4_/chany_top_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[168] -to fpga_top/sb_0__4_/chany_top_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[226] -to fpga_top/sb_0__4_/chany_top_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[53] -to fpga_top/sb_0__4_/chany_top_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[111] -to fpga_top/sb_0__4_/chany_top_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[169] -to fpga_top/sb_0__4_/chany_top_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[227] -to fpga_top/sb_0__4_/chany_top_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_0__4_/chany_top_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[54] -to fpga_top/sb_0__4_/chany_top_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[112] -to fpga_top/sb_0__4_/chany_top_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[170] -to fpga_top/sb_0__4_/chany_top_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[228] -to fpga_top/sb_0__4_/chany_top_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_0__4_/chany_top_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[55] -to fpga_top/sb_0__4_/chany_top_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[113] -to fpga_top/sb_0__4_/chany_top_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[171] -to fpga_top/sb_0__4_/chany_top_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_0__4_/chany_top_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[56] -to fpga_top/sb_0__4_/chany_top_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[114] -to fpga_top/sb_0__4_/chany_top_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[172] -to fpga_top/sb_0__4_/chany_top_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_0__4_/chany_top_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[57] -to fpga_top/sb_0__4_/chany_top_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[115] -to fpga_top/sb_0__4_/chany_top_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[173] -to fpga_top/sb_0__4_/chany_top_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_top_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_0__4_/chany_top_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[0] -to fpga_top/sb_0__4_/chany_top_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[58] -to fpga_top/sb_0__4_/chany_top_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[116] -to fpga_top/sb_0__4_/chany_top_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[174] -to fpga_top/sb_0__4_/chany_top_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[0] -to fpga_top/sb_0__4_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[3] -to fpga_top/sb_0__4_/chanx_right_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[1] -to fpga_top/sb_0__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[7] -to fpga_top/sb_0__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[2] -to fpga_top/sb_0__4_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[11] -to fpga_top/sb_0__4_/chanx_right_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[4] -to fpga_top/sb_0__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[15] -to fpga_top/sb_0__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[5] -to fpga_top/sb_0__4_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[19] -to fpga_top/sb_0__4_/chanx_right_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[6] -to fpga_top/sb_0__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[23] -to fpga_top/sb_0__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[8] -to fpga_top/sb_0__4_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[27] -to fpga_top/sb_0__4_/chanx_right_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[9] -to fpga_top/sb_0__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[31] -to fpga_top/sb_0__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[10] -to fpga_top/sb_0__4_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[35] -to fpga_top/sb_0__4_/chanx_right_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[12] -to fpga_top/sb_0__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[39] -to fpga_top/sb_0__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[13] -to fpga_top/sb_0__4_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[43] -to fpga_top/sb_0__4_/chanx_right_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[14] -to fpga_top/sb_0__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[47] -to fpga_top/sb_0__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[16] -to fpga_top/sb_0__4_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[51] -to fpga_top/sb_0__4_/chanx_right_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[17] -to fpga_top/sb_0__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[55] -to fpga_top/sb_0__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[18] -to fpga_top/sb_0__4_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[59] -to fpga_top/sb_0__4_/chanx_right_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[20] -to fpga_top/sb_0__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[63] -to fpga_top/sb_0__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[21] -to fpga_top/sb_0__4_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[67] -to fpga_top/sb_0__4_/chanx_right_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[22] -to fpga_top/sb_0__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[71] -to fpga_top/sb_0__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[24] -to fpga_top/sb_0__4_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[75] -to fpga_top/sb_0__4_/chanx_right_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[25] -to fpga_top/sb_0__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[79] -to fpga_top/sb_0__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[26] -to fpga_top/sb_0__4_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[83] -to fpga_top/sb_0__4_/chanx_right_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[28] -to fpga_top/sb_0__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[87] -to fpga_top/sb_0__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[29] -to fpga_top/sb_0__4_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[91] -to fpga_top/sb_0__4_/chanx_right_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[30] -to fpga_top/sb_0__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[95] -to fpga_top/sb_0__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[32] -to fpga_top/sb_0__4_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[99] -to fpga_top/sb_0__4_/chanx_right_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[33] -to fpga_top/sb_0__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[103] -to fpga_top/sb_0__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[34] -to fpga_top/sb_0__4_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[107] -to fpga_top/sb_0__4_/chanx_right_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[36] -to fpga_top/sb_0__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[111] -to fpga_top/sb_0__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[37] -to fpga_top/sb_0__4_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[115] -to fpga_top/sb_0__4_/chanx_right_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[38] -to fpga_top/sb_0__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[119] -to fpga_top/sb_0__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[40] -to fpga_top/sb_0__4_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[123] -to fpga_top/sb_0__4_/chanx_right_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[41] -to fpga_top/sb_0__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[127] -to fpga_top/sb_0__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[42] -to fpga_top/sb_0__4_/chanx_right_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[131] -to fpga_top/sb_0__4_/chanx_right_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[44] -to fpga_top/sb_0__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[135] -to fpga_top/sb_0__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[45] -to fpga_top/sb_0__4_/chanx_right_out[35] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[139] -to fpga_top/sb_0__4_/chanx_right_out[35] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[46] -to fpga_top/sb_0__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[143] -to fpga_top/sb_0__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[48] -to fpga_top/sb_0__4_/chanx_right_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[147] -to fpga_top/sb_0__4_/chanx_right_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[49] -to fpga_top/sb_0__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[151] -to fpga_top/sb_0__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[50] -to fpga_top/sb_0__4_/chanx_right_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[155] -to fpga_top/sb_0__4_/chanx_right_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[52] -to fpga_top/sb_0__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[159] -to fpga_top/sb_0__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[53] -to fpga_top/sb_0__4_/chanx_right_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[163] -to fpga_top/sb_0__4_/chanx_right_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[54] -to fpga_top/sb_0__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[167] -to fpga_top/sb_0__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[56] -to fpga_top/sb_0__4_/chanx_right_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[171] -to fpga_top/sb_0__4_/chanx_right_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[57] -to fpga_top/sb_0__4_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[175] -to fpga_top/sb_0__4_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[58] -to fpga_top/sb_0__4_/chanx_right_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[179] -to fpga_top/sb_0__4_/chanx_right_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[60] -to fpga_top/sb_0__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[183] -to fpga_top/sb_0__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[61] -to fpga_top/sb_0__4_/chanx_right_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[187] -to fpga_top/sb_0__4_/chanx_right_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[62] -to fpga_top/sb_0__4_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[191] -to fpga_top/sb_0__4_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[64] -to fpga_top/sb_0__4_/chanx_right_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[195] -to fpga_top/sb_0__4_/chanx_right_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[65] -to fpga_top/sb_0__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[199] -to fpga_top/sb_0__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[66] -to fpga_top/sb_0__4_/chanx_right_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[203] -to fpga_top/sb_0__4_/chanx_right_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[68] -to fpga_top/sb_0__4_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[207] -to fpga_top/sb_0__4_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[69] -to fpga_top/sb_0__4_/chanx_right_out[53] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[211] -to fpga_top/sb_0__4_/chanx_right_out[53] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[70] -to fpga_top/sb_0__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[215] -to fpga_top/sb_0__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[72] -to fpga_top/sb_0__4_/chanx_right_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[219] -to fpga_top/sb_0__4_/chanx_right_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[73] -to fpga_top/sb_0__4_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[223] -to fpga_top/sb_0__4_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[226] -to fpga_top/sb_0__4_/chanx_right_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[74] -to fpga_top/sb_0__4_/chanx_right_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[227] -to fpga_top/sb_0__4_/chanx_right_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[76] -to fpga_top/sb_0__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[225] -to fpga_top/sb_0__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[228] -to fpga_top/sb_0__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[77] -to fpga_top/sb_0__4_/chanx_right_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[224] -to fpga_top/sb_0__4_/chanx_right_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[222] -to fpga_top/sb_0__4_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[78] -to fpga_top/sb_0__4_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[80] -to fpga_top/sb_0__4_/chanx_right_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[221] -to fpga_top/sb_0__4_/chanx_right_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[81] -to fpga_top/sb_0__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[220] -to fpga_top/sb_0__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[218] -to fpga_top/sb_0__4_/chanx_right_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[82] -to fpga_top/sb_0__4_/chanx_right_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[84] -to fpga_top/sb_0__4_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[217] -to fpga_top/sb_0__4_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[85] -to fpga_top/sb_0__4_/chanx_right_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[216] -to fpga_top/sb_0__4_/chanx_right_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[214] -to fpga_top/sb_0__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[86] -to fpga_top/sb_0__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[88] -to fpga_top/sb_0__4_/chanx_right_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[213] -to fpga_top/sb_0__4_/chanx_right_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[89] -to fpga_top/sb_0__4_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[212] -to fpga_top/sb_0__4_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[210] -to fpga_top/sb_0__4_/chanx_right_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[90] -to fpga_top/sb_0__4_/chanx_right_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[92] -to fpga_top/sb_0__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[209] -to fpga_top/sb_0__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[93] -to fpga_top/sb_0__4_/chanx_right_out[71] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[208] -to fpga_top/sb_0__4_/chanx_right_out[71] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[206] -to fpga_top/sb_0__4_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[94] -to fpga_top/sb_0__4_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[96] -to fpga_top/sb_0__4_/chanx_right_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[205] -to fpga_top/sb_0__4_/chanx_right_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[97] -to fpga_top/sb_0__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[204] -to fpga_top/sb_0__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[202] -to fpga_top/sb_0__4_/chanx_right_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[98] -to fpga_top/sb_0__4_/chanx_right_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[100] -to fpga_top/sb_0__4_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[201] -to fpga_top/sb_0__4_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[101] -to fpga_top/sb_0__4_/chanx_right_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[200] -to fpga_top/sb_0__4_/chanx_right_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[198] -to fpga_top/sb_0__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[102] -to fpga_top/sb_0__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[104] -to fpga_top/sb_0__4_/chanx_right_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[197] -to fpga_top/sb_0__4_/chanx_right_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[105] -to fpga_top/sb_0__4_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[196] -to fpga_top/sb_0__4_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[194] -to fpga_top/sb_0__4_/chanx_right_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[106] -to fpga_top/sb_0__4_/chanx_right_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[108] -to fpga_top/sb_0__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[193] -to fpga_top/sb_0__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[109] -to fpga_top/sb_0__4_/chanx_right_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[192] -to fpga_top/sb_0__4_/chanx_right_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[190] -to fpga_top/sb_0__4_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[110] -to fpga_top/sb_0__4_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[112] -to fpga_top/sb_0__4_/chanx_right_out[85] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[189] -to fpga_top/sb_0__4_/chanx_right_out[85] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[113] -to fpga_top/sb_0__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[188] -to fpga_top/sb_0__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[186] -to fpga_top/sb_0__4_/chanx_right_out[87] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[114] -to fpga_top/sb_0__4_/chanx_right_out[87] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[116] -to fpga_top/sb_0__4_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[185] -to fpga_top/sb_0__4_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[117] -to fpga_top/sb_0__4_/chanx_right_out[89] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[184] -to fpga_top/sb_0__4_/chanx_right_out[89] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[182] -to fpga_top/sb_0__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[118] -to fpga_top/sb_0__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[91] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[120] -to fpga_top/sb_0__4_/chanx_right_out[91] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[181] -to fpga_top/sb_0__4_/chanx_right_out[91] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[121] -to fpga_top/sb_0__4_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[180] -to fpga_top/sb_0__4_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[93] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[178] -to fpga_top/sb_0__4_/chanx_right_out[93] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[122] -to fpga_top/sb_0__4_/chanx_right_out[93] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[124] -to fpga_top/sb_0__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[177] -to fpga_top/sb_0__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[125] -to fpga_top/sb_0__4_/chanx_right_out[95] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[176] -to fpga_top/sb_0__4_/chanx_right_out[95] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[174] -to fpga_top/sb_0__4_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[126] -to fpga_top/sb_0__4_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[128] -to fpga_top/sb_0__4_/chanx_right_out[97] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[173] -to fpga_top/sb_0__4_/chanx_right_out[97] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[129] -to fpga_top/sb_0__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[172] -to fpga_top/sb_0__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[99] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[170] -to fpga_top/sb_0__4_/chanx_right_out[99] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[130] -to fpga_top/sb_0__4_/chanx_right_out[99] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[132] -to fpga_top/sb_0__4_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[169] -to fpga_top/sb_0__4_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[101] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[133] -to fpga_top/sb_0__4_/chanx_right_out[101] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[168] -to fpga_top/sb_0__4_/chanx_right_out[101] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[166] -to fpga_top/sb_0__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[134] -to fpga_top/sb_0__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[136] -to fpga_top/sb_0__4_/chanx_right_out[103] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[165] -to fpga_top/sb_0__4_/chanx_right_out[103] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[137] -to fpga_top/sb_0__4_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[164] -to fpga_top/sb_0__4_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[162] -to fpga_top/sb_0__4_/chanx_right_out[105] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[138] -to fpga_top/sb_0__4_/chanx_right_out[105] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[140] -to fpga_top/sb_0__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[161] -to fpga_top/sb_0__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[141] -to fpga_top/sb_0__4_/chanx_right_out[107] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[160] -to fpga_top/sb_0__4_/chanx_right_out[107] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[158] -to fpga_top/sb_0__4_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[142] -to fpga_top/sb_0__4_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[109] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[144] -to fpga_top/sb_0__4_/chanx_right_out[109] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[157] -to fpga_top/sb_0__4_/chanx_right_out[109] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[145] -to fpga_top/sb_0__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[156] -to fpga_top/sb_0__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[111] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[154] -to fpga_top/sb_0__4_/chanx_right_out[111] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[146] -to fpga_top/sb_0__4_/chanx_right_out[111] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[148] -to fpga_top/sb_0__4_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[153] -to fpga_top/sb_0__4_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[149] -to fpga_top/sb_0__4_/chanx_right_out[113] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[152] -to fpga_top/sb_0__4_/chanx_right_out[113] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[150] -to fpga_top/sb_0__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[150] -to fpga_top/sb_0__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[152] -to fpga_top/sb_0__4_/chanx_right_out[115] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[149] -to fpga_top/sb_0__4_/chanx_right_out[115] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[153] -to fpga_top/sb_0__4_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[148] -to fpga_top/sb_0__4_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[117] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[146] -to fpga_top/sb_0__4_/chanx_right_out[117] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[154] -to fpga_top/sb_0__4_/chanx_right_out[117] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[156] -to fpga_top/sb_0__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[145] -to fpga_top/sb_0__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[119] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[157] -to fpga_top/sb_0__4_/chanx_right_out[119] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[144] -to fpga_top/sb_0__4_/chanx_right_out[119] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[142] -to fpga_top/sb_0__4_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[158] -to fpga_top/sb_0__4_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[160] -to fpga_top/sb_0__4_/chanx_right_out[121] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[141] -to fpga_top/sb_0__4_/chanx_right_out[121] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[161] -to fpga_top/sb_0__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[140] -to fpga_top/sb_0__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[138] -to fpga_top/sb_0__4_/chanx_right_out[123] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[162] -to fpga_top/sb_0__4_/chanx_right_out[123] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[164] -to fpga_top/sb_0__4_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[137] -to fpga_top/sb_0__4_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[165] -to fpga_top/sb_0__4_/chanx_right_out[125] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[136] -to fpga_top/sb_0__4_/chanx_right_out[125] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[134] -to fpga_top/sb_0__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[166] -to fpga_top/sb_0__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[127] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[168] -to fpga_top/sb_0__4_/chanx_right_out[127] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[133] -to fpga_top/sb_0__4_/chanx_right_out[127] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[169] -to fpga_top/sb_0__4_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[132] -to fpga_top/sb_0__4_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[129] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[130] -to fpga_top/sb_0__4_/chanx_right_out[129] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[170] -to fpga_top/sb_0__4_/chanx_right_out[129] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[172] -to fpga_top/sb_0__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[129] -to fpga_top/sb_0__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[173] -to fpga_top/sb_0__4_/chanx_right_out[131] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[128] -to fpga_top/sb_0__4_/chanx_right_out[131] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[126] -to fpga_top/sb_0__4_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[174] -to fpga_top/sb_0__4_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[176] -to fpga_top/sb_0__4_/chanx_right_out[133] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[125] -to fpga_top/sb_0__4_/chanx_right_out[133] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[177] -to fpga_top/sb_0__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[124] -to fpga_top/sb_0__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[135] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[122] -to fpga_top/sb_0__4_/chanx_right_out[135] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[178] -to fpga_top/sb_0__4_/chanx_right_out[135] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[180] -to fpga_top/sb_0__4_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[121] -to fpga_top/sb_0__4_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[137] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[181] -to fpga_top/sb_0__4_/chanx_right_out[137] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[120] -to fpga_top/sb_0__4_/chanx_right_out[137] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[118] -to fpga_top/sb_0__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[182] -to fpga_top/sb_0__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[184] -to fpga_top/sb_0__4_/chanx_right_out[139] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[117] -to fpga_top/sb_0__4_/chanx_right_out[139] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[185] -to fpga_top/sb_0__4_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[116] -to fpga_top/sb_0__4_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[114] -to fpga_top/sb_0__4_/chanx_right_out[141] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[186] -to fpga_top/sb_0__4_/chanx_right_out[141] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[188] -to fpga_top/sb_0__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[113] -to fpga_top/sb_0__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[189] -to fpga_top/sb_0__4_/chanx_right_out[143] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[112] -to fpga_top/sb_0__4_/chanx_right_out[143] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[110] -to fpga_top/sb_0__4_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[190] -to fpga_top/sb_0__4_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[145] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[192] -to fpga_top/sb_0__4_/chanx_right_out[145] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[109] -to fpga_top/sb_0__4_/chanx_right_out[145] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[193] -to fpga_top/sb_0__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[108] -to fpga_top/sb_0__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[147] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[106] -to fpga_top/sb_0__4_/chanx_right_out[147] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[194] -to fpga_top/sb_0__4_/chanx_right_out[147] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[196] -to fpga_top/sb_0__4_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[105] -to fpga_top/sb_0__4_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[197] -to fpga_top/sb_0__4_/chanx_right_out[149] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[104] -to fpga_top/sb_0__4_/chanx_right_out[149] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[102] -to fpga_top/sb_0__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[198] -to fpga_top/sb_0__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[200] -to fpga_top/sb_0__4_/chanx_right_out[151] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[101] -to fpga_top/sb_0__4_/chanx_right_out[151] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[201] -to fpga_top/sb_0__4_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[100] -to fpga_top/sb_0__4_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[153] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[98] -to fpga_top/sb_0__4_/chanx_right_out[153] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[202] -to fpga_top/sb_0__4_/chanx_right_out[153] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[204] -to fpga_top/sb_0__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[97] -to fpga_top/sb_0__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[155] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[205] -to fpga_top/sb_0__4_/chanx_right_out[155] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[96] -to fpga_top/sb_0__4_/chanx_right_out[155] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[94] -to fpga_top/sb_0__4_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[206] -to fpga_top/sb_0__4_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[208] -to fpga_top/sb_0__4_/chanx_right_out[157] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[93] -to fpga_top/sb_0__4_/chanx_right_out[157] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[209] -to fpga_top/sb_0__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[92] -to fpga_top/sb_0__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[90] -to fpga_top/sb_0__4_/chanx_right_out[159] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[210] -to fpga_top/sb_0__4_/chanx_right_out[159] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[212] -to fpga_top/sb_0__4_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[89] -to fpga_top/sb_0__4_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[213] -to fpga_top/sb_0__4_/chanx_right_out[161] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[88] -to fpga_top/sb_0__4_/chanx_right_out[161] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[162] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[86] -to fpga_top/sb_0__4_/chanx_right_out[162] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[214] -to fpga_top/sb_0__4_/chanx_right_out[162] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[163] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[216] -to fpga_top/sb_0__4_/chanx_right_out[163] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[85] -to fpga_top/sb_0__4_/chanx_right_out[163] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[217] -to fpga_top/sb_0__4_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[84] -to fpga_top/sb_0__4_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[165] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[82] -to fpga_top/sb_0__4_/chanx_right_out[165] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[218] -to fpga_top/sb_0__4_/chanx_right_out[165] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[220] -to fpga_top/sb_0__4_/chanx_right_out[166] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[81] -to fpga_top/sb_0__4_/chanx_right_out[166] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[221] -to fpga_top/sb_0__4_/chanx_right_out[167] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[80] -to fpga_top/sb_0__4_/chanx_right_out[167] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[78] -to fpga_top/sb_0__4_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[222] -to fpga_top/sb_0__4_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[224] -to fpga_top/sb_0__4_/chanx_right_out[169] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[77] -to fpga_top/sb_0__4_/chanx_right_out[169] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[225] -to fpga_top/sb_0__4_/chanx_right_out[170] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[76] -to fpga_top/sb_0__4_/chanx_right_out[170] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[228] -to fpga_top/sb_0__4_/chanx_right_out[170] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[171] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[227] -to fpga_top/sb_0__4_/chanx_right_out[171] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[74] -to fpga_top/sb_0__4_/chanx_right_out[171] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_top_in[226] -to fpga_top/sb_0__4_/chanx_right_out[171] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[223] -to fpga_top/sb_0__4_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[73] -to fpga_top/sb_0__4_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[173] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[219] -to fpga_top/sb_0__4_/chanx_right_out[173] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[72] -to fpga_top/sb_0__4_/chanx_right_out[173] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[174] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[174] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[215] -to fpga_top/sb_0__4_/chanx_right_out[174] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[70] -to fpga_top/sb_0__4_/chanx_right_out[174] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[211] -to fpga_top/sb_0__4_/chanx_right_out[175] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[69] -to fpga_top/sb_0__4_/chanx_right_out[175] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[207] -to fpga_top/sb_0__4_/chanx_right_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[68] -to fpga_top/sb_0__4_/chanx_right_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[203] -to fpga_top/sb_0__4_/chanx_right_out[177] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[66] -to fpga_top/sb_0__4_/chanx_right_out[177] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[199] -to fpga_top/sb_0__4_/chanx_right_out[178] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[65] -to fpga_top/sb_0__4_/chanx_right_out[178] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[195] -to fpga_top/sb_0__4_/chanx_right_out[179] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[64] -to fpga_top/sb_0__4_/chanx_right_out[179] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[191] -to fpga_top/sb_0__4_/chanx_right_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[62] -to fpga_top/sb_0__4_/chanx_right_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[181] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[187] -to fpga_top/sb_0__4_/chanx_right_out[181] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[61] -to fpga_top/sb_0__4_/chanx_right_out[181] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[182] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[183] -to fpga_top/sb_0__4_/chanx_right_out[182] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[60] -to fpga_top/sb_0__4_/chanx_right_out[182] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[183] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[179] -to fpga_top/sb_0__4_/chanx_right_out[183] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[58] -to fpga_top/sb_0__4_/chanx_right_out[183] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[175] -to fpga_top/sb_0__4_/chanx_right_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[57] -to fpga_top/sb_0__4_/chanx_right_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[171] -to fpga_top/sb_0__4_/chanx_right_out[185] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[56] -to fpga_top/sb_0__4_/chanx_right_out[185] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[167] -to fpga_top/sb_0__4_/chanx_right_out[186] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[54] -to fpga_top/sb_0__4_/chanx_right_out[186] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[163] -to fpga_top/sb_0__4_/chanx_right_out[187] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[53] -to fpga_top/sb_0__4_/chanx_right_out[187] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[159] -to fpga_top/sb_0__4_/chanx_right_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[52] -to fpga_top/sb_0__4_/chanx_right_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[189] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[155] -to fpga_top/sb_0__4_/chanx_right_out[189] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[50] -to fpga_top/sb_0__4_/chanx_right_out[189] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[190] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[151] -to fpga_top/sb_0__4_/chanx_right_out[190] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[49] -to fpga_top/sb_0__4_/chanx_right_out[190] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[191] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[147] -to fpga_top/sb_0__4_/chanx_right_out[191] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[48] -to fpga_top/sb_0__4_/chanx_right_out[191] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[143] -to fpga_top/sb_0__4_/chanx_right_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[46] -to fpga_top/sb_0__4_/chanx_right_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[139] -to fpga_top/sb_0__4_/chanx_right_out[193] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[45] -to fpga_top/sb_0__4_/chanx_right_out[193] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[194] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[135] -to fpga_top/sb_0__4_/chanx_right_out[194] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[44] -to fpga_top/sb_0__4_/chanx_right_out[194] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[131] -to fpga_top/sb_0__4_/chanx_right_out[195] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[42] -to fpga_top/sb_0__4_/chanx_right_out[195] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[127] -to fpga_top/sb_0__4_/chanx_right_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[41] -to fpga_top/sb_0__4_/chanx_right_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[123] -to fpga_top/sb_0__4_/chanx_right_out[197] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[40] -to fpga_top/sb_0__4_/chanx_right_out[197] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[198] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[119] -to fpga_top/sb_0__4_/chanx_right_out[198] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[38] -to fpga_top/sb_0__4_/chanx_right_out[198] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[199] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[115] -to fpga_top/sb_0__4_/chanx_right_out[199] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[37] -to fpga_top/sb_0__4_/chanx_right_out[199] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[111] -to fpga_top/sb_0__4_/chanx_right_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[36] -to fpga_top/sb_0__4_/chanx_right_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[201] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[107] -to fpga_top/sb_0__4_/chanx_right_out[201] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[34] -to fpga_top/sb_0__4_/chanx_right_out[201] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[103] -to fpga_top/sb_0__4_/chanx_right_out[202] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[33] -to fpga_top/sb_0__4_/chanx_right_out[202] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[99] -to fpga_top/sb_0__4_/chanx_right_out[203] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[32] -to fpga_top/sb_0__4_/chanx_right_out[203] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[95] -to fpga_top/sb_0__4_/chanx_right_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[30] -to fpga_top/sb_0__4_/chanx_right_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[91] -to fpga_top/sb_0__4_/chanx_right_out[205] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[29] -to fpga_top/sb_0__4_/chanx_right_out[205] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[87] -to fpga_top/sb_0__4_/chanx_right_out[206] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[28] -to fpga_top/sb_0__4_/chanx_right_out[206] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[207] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[83] -to fpga_top/sb_0__4_/chanx_right_out[207] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[26] -to fpga_top/sb_0__4_/chanx_right_out[207] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[79] -to fpga_top/sb_0__4_/chanx_right_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[25] -to fpga_top/sb_0__4_/chanx_right_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[209] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[75] -to fpga_top/sb_0__4_/chanx_right_out[209] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[24] -to fpga_top/sb_0__4_/chanx_right_out[209] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[210] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[71] -to fpga_top/sb_0__4_/chanx_right_out[210] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[22] -to fpga_top/sb_0__4_/chanx_right_out[210] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[67] -to fpga_top/sb_0__4_/chanx_right_out[211] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[21] -to fpga_top/sb_0__4_/chanx_right_out[211] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[63] -to fpga_top/sb_0__4_/chanx_right_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[20] -to fpga_top/sb_0__4_/chanx_right_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[59] -to fpga_top/sb_0__4_/chanx_right_out[213] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[18] -to fpga_top/sb_0__4_/chanx_right_out[213] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[214] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[55] -to fpga_top/sb_0__4_/chanx_right_out[214] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[17] -to fpga_top/sb_0__4_/chanx_right_out[214] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[51] -to fpga_top/sb_0__4_/chanx_right_out[215] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[16] -to fpga_top/sb_0__4_/chanx_right_out[215] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[47] -to fpga_top/sb_0__4_/chanx_right_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[14] -to fpga_top/sb_0__4_/chanx_right_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[217] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[43] -to fpga_top/sb_0__4_/chanx_right_out[217] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[13] -to fpga_top/sb_0__4_/chanx_right_out[217] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[218] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[39] -to fpga_top/sb_0__4_/chanx_right_out[218] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[12] -to fpga_top/sb_0__4_/chanx_right_out[218] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[219] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[35] -to fpga_top/sb_0__4_/chanx_right_out[219] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[10] -to fpga_top/sb_0__4_/chanx_right_out[219] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[31] -to fpga_top/sb_0__4_/chanx_right_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[9] -to fpga_top/sb_0__4_/chanx_right_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[27] -to fpga_top/sb_0__4_/chanx_right_out[221] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[8] -to fpga_top/sb_0__4_/chanx_right_out[221] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[23] -to fpga_top/sb_0__4_/chanx_right_out[222] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[6] -to fpga_top/sb_0__4_/chanx_right_out[222] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[19] -to fpga_top/sb_0__4_/chanx_right_out[223] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[5] -to fpga_top/sb_0__4_/chanx_right_out[223] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_0__4_/chanx_right_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[15] -to fpga_top/sb_0__4_/chanx_right_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[4] -to fpga_top/sb_0__4_/chanx_right_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_0__4_/chanx_right_out[225] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[11] -to fpga_top/sb_0__4_/chanx_right_out[225] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[2] -to fpga_top/sb_0__4_/chanx_right_out[225] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_0__4_/chanx_right_out[226] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[7] -to fpga_top/sb_0__4_/chanx_right_out[226] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[1] -to fpga_top/sb_0__4_/chanx_right_out[226] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_0__4_/chanx_right_out[227] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[3] -to fpga_top/sb_0__4_/chanx_right_out[227] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chany_bottom_in[0] -to fpga_top/sb_0__4_/chanx_right_out[227] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_0__4_/chanx_right_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[56] -to fpga_top/sb_0__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[114] -to fpga_top/sb_0__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[172] -to fpga_top/sb_0__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[55] -to fpga_top/sb_0__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[113] -to fpga_top/sb_0__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[171] -to fpga_top/sb_0__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[54] -to fpga_top/sb_0__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[112] -to fpga_top/sb_0__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[170] -to fpga_top/sb_0__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[228] -to fpga_top/sb_0__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[53] -to fpga_top/sb_0__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[111] -to fpga_top/sb_0__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[169] -to fpga_top/sb_0__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[227] -to fpga_top/sb_0__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[52] -to fpga_top/sb_0__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[110] -to fpga_top/sb_0__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[168] -to fpga_top/sb_0__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[226] -to fpga_top/sb_0__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[51] -to fpga_top/sb_0__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[109] -to fpga_top/sb_0__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[167] -to fpga_top/sb_0__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[225] -to fpga_top/sb_0__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[50] -to fpga_top/sb_0__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[108] -to fpga_top/sb_0__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[166] -to fpga_top/sb_0__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[224] -to fpga_top/sb_0__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[49] -to fpga_top/sb_0__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[107] -to fpga_top/sb_0__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[165] -to fpga_top/sb_0__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[223] -to fpga_top/sb_0__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[48] -to fpga_top/sb_0__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[106] -to fpga_top/sb_0__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[164] -to fpga_top/sb_0__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[222] -to fpga_top/sb_0__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[47] -to fpga_top/sb_0__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[105] -to fpga_top/sb_0__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[163] -to fpga_top/sb_0__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[221] -to fpga_top/sb_0__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[46] -to fpga_top/sb_0__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[104] -to fpga_top/sb_0__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[162] -to fpga_top/sb_0__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[220] -to fpga_top/sb_0__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[45] -to fpga_top/sb_0__4_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[103] -to fpga_top/sb_0__4_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[161] -to fpga_top/sb_0__4_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[219] -to fpga_top/sb_0__4_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[44] -to fpga_top/sb_0__4_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[102] -to fpga_top/sb_0__4_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[160] -to fpga_top/sb_0__4_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[218] -to fpga_top/sb_0__4_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[43] -to fpga_top/sb_0__4_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[101] -to fpga_top/sb_0__4_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[159] -to fpga_top/sb_0__4_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[217] -to fpga_top/sb_0__4_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[42] -to fpga_top/sb_0__4_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[100] -to fpga_top/sb_0__4_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[158] -to fpga_top/sb_0__4_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[216] -to fpga_top/sb_0__4_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[41] -to fpga_top/sb_0__4_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[99] -to fpga_top/sb_0__4_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[157] -to fpga_top/sb_0__4_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[215] -to fpga_top/sb_0__4_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[40] -to fpga_top/sb_0__4_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[98] -to fpga_top/sb_0__4_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[156] -to fpga_top/sb_0__4_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[214] -to fpga_top/sb_0__4_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[39] -to fpga_top/sb_0__4_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[97] -to fpga_top/sb_0__4_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[155] -to fpga_top/sb_0__4_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[213] -to fpga_top/sb_0__4_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[38] -to fpga_top/sb_0__4_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[96] -to fpga_top/sb_0__4_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[154] -to fpga_top/sb_0__4_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[212] -to fpga_top/sb_0__4_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[37] -to fpga_top/sb_0__4_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[95] -to fpga_top/sb_0__4_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[153] -to fpga_top/sb_0__4_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[211] -to fpga_top/sb_0__4_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[36] -to fpga_top/sb_0__4_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[94] -to fpga_top/sb_0__4_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[152] -to fpga_top/sb_0__4_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[210] -to fpga_top/sb_0__4_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[35] -to fpga_top/sb_0__4_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[93] -to fpga_top/sb_0__4_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[151] -to fpga_top/sb_0__4_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[209] -to fpga_top/sb_0__4_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[34] -to fpga_top/sb_0__4_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[92] -to fpga_top/sb_0__4_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[150] -to fpga_top/sb_0__4_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[208] -to fpga_top/sb_0__4_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[33] -to fpga_top/sb_0__4_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[91] -to fpga_top/sb_0__4_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[149] -to fpga_top/sb_0__4_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[207] -to fpga_top/sb_0__4_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[32] -to fpga_top/sb_0__4_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[90] -to fpga_top/sb_0__4_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[148] -to fpga_top/sb_0__4_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[206] -to fpga_top/sb_0__4_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[31] -to fpga_top/sb_0__4_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[89] -to fpga_top/sb_0__4_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[147] -to fpga_top/sb_0__4_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[205] -to fpga_top/sb_0__4_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[30] -to fpga_top/sb_0__4_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[88] -to fpga_top/sb_0__4_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[146] -to fpga_top/sb_0__4_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[204] -to fpga_top/sb_0__4_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[29] -to fpga_top/sb_0__4_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[87] -to fpga_top/sb_0__4_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[145] -to fpga_top/sb_0__4_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[203] -to fpga_top/sb_0__4_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[28] -to fpga_top/sb_0__4_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[86] -to fpga_top/sb_0__4_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[144] -to fpga_top/sb_0__4_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[202] -to fpga_top/sb_0__4_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[27] -to fpga_top/sb_0__4_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[85] -to fpga_top/sb_0__4_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[143] -to fpga_top/sb_0__4_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[201] -to fpga_top/sb_0__4_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[26] -to fpga_top/sb_0__4_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[84] -to fpga_top/sb_0__4_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[142] -to fpga_top/sb_0__4_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[200] -to fpga_top/sb_0__4_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[25] -to fpga_top/sb_0__4_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[83] -to fpga_top/sb_0__4_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[141] -to fpga_top/sb_0__4_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[199] -to fpga_top/sb_0__4_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[24] -to fpga_top/sb_0__4_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[82] -to fpga_top/sb_0__4_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[140] -to fpga_top/sb_0__4_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[198] -to fpga_top/sb_0__4_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[23] -to fpga_top/sb_0__4_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[81] -to fpga_top/sb_0__4_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[139] -to fpga_top/sb_0__4_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[197] -to fpga_top/sb_0__4_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[22] -to fpga_top/sb_0__4_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[80] -to fpga_top/sb_0__4_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[138] -to fpga_top/sb_0__4_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[196] -to fpga_top/sb_0__4_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[21] -to fpga_top/sb_0__4_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[79] -to fpga_top/sb_0__4_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[137] -to fpga_top/sb_0__4_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[195] -to fpga_top/sb_0__4_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[20] -to fpga_top/sb_0__4_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[78] -to fpga_top/sb_0__4_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[136] -to fpga_top/sb_0__4_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[194] -to fpga_top/sb_0__4_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[19] -to fpga_top/sb_0__4_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[77] -to fpga_top/sb_0__4_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[135] -to fpga_top/sb_0__4_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[193] -to fpga_top/sb_0__4_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[18] -to fpga_top/sb_0__4_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[76] -to fpga_top/sb_0__4_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[134] -to fpga_top/sb_0__4_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[192] -to fpga_top/sb_0__4_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[17] -to fpga_top/sb_0__4_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[75] -to fpga_top/sb_0__4_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[133] -to fpga_top/sb_0__4_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[191] -to fpga_top/sb_0__4_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[16] -to fpga_top/sb_0__4_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[74] -to fpga_top/sb_0__4_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[132] -to fpga_top/sb_0__4_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[190] -to fpga_top/sb_0__4_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[15] -to fpga_top/sb_0__4_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[73] -to fpga_top/sb_0__4_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[131] -to fpga_top/sb_0__4_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[189] -to fpga_top/sb_0__4_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[14] -to fpga_top/sb_0__4_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[72] -to fpga_top/sb_0__4_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[130] -to fpga_top/sb_0__4_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[188] -to fpga_top/sb_0__4_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[13] -to fpga_top/sb_0__4_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[71] -to fpga_top/sb_0__4_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[129] -to fpga_top/sb_0__4_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[187] -to fpga_top/sb_0__4_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[12] -to fpga_top/sb_0__4_/chany_bottom_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[70] -to fpga_top/sb_0__4_/chany_bottom_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[128] -to fpga_top/sb_0__4_/chany_bottom_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[186] -to fpga_top/sb_0__4_/chany_bottom_out[176] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[11] -to fpga_top/sb_0__4_/chany_bottom_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[69] -to fpga_top/sb_0__4_/chany_bottom_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[127] -to fpga_top/sb_0__4_/chany_bottom_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[185] -to fpga_top/sb_0__4_/chany_bottom_out[180] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[10] -to fpga_top/sb_0__4_/chany_bottom_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[68] -to fpga_top/sb_0__4_/chany_bottom_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[126] -to fpga_top/sb_0__4_/chany_bottom_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[184] -to fpga_top/sb_0__4_/chany_bottom_out[184] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[9] -to fpga_top/sb_0__4_/chany_bottom_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[67] -to fpga_top/sb_0__4_/chany_bottom_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[125] -to fpga_top/sb_0__4_/chany_bottom_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[183] -to fpga_top/sb_0__4_/chany_bottom_out[188] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[8] -to fpga_top/sb_0__4_/chany_bottom_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[66] -to fpga_top/sb_0__4_/chany_bottom_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[124] -to fpga_top/sb_0__4_/chany_bottom_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[182] -to fpga_top/sb_0__4_/chany_bottom_out[192] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[7] -to fpga_top/sb_0__4_/chany_bottom_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[65] -to fpga_top/sb_0__4_/chany_bottom_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[123] -to fpga_top/sb_0__4_/chany_bottom_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[181] -to fpga_top/sb_0__4_/chany_bottom_out[196] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[6] -to fpga_top/sb_0__4_/chany_bottom_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[64] -to fpga_top/sb_0__4_/chany_bottom_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[122] -to fpga_top/sb_0__4_/chany_bottom_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[180] -to fpga_top/sb_0__4_/chany_bottom_out[200] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[5] -to fpga_top/sb_0__4_/chany_bottom_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[63] -to fpga_top/sb_0__4_/chany_bottom_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[121] -to fpga_top/sb_0__4_/chany_bottom_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[179] -to fpga_top/sb_0__4_/chany_bottom_out[204] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[4] -to fpga_top/sb_0__4_/chany_bottom_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[62] -to fpga_top/sb_0__4_/chany_bottom_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[120] -to fpga_top/sb_0__4_/chany_bottom_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[178] -to fpga_top/sb_0__4_/chany_bottom_out[208] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[3] -to fpga_top/sb_0__4_/chany_bottom_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[61] -to fpga_top/sb_0__4_/chany_bottom_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[119] -to fpga_top/sb_0__4_/chany_bottom_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[177] -to fpga_top/sb_0__4_/chany_bottom_out[212] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[2] -to fpga_top/sb_0__4_/chany_bottom_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[60] -to fpga_top/sb_0__4_/chany_bottom_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[118] -to fpga_top/sb_0__4_/chany_bottom_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[176] -to fpga_top/sb_0__4_/chany_bottom_out[216] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[1] -to fpga_top/sb_0__4_/chany_bottom_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[59] -to fpga_top/sb_0__4_/chany_bottom_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[117] -to fpga_top/sb_0__4_/chany_bottom_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[175] -to fpga_top/sb_0__4_/chany_bottom_out[220] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[0] -to fpga_top/sb_0__4_/chany_bottom_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[58] -to fpga_top/sb_0__4_/chany_bottom_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[116] -to fpga_top/sb_0__4_/chany_bottom_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[174] -to fpga_top/sb_0__4_/chany_bottom_out[224] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_0__4_/chany_bottom_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[57] -to fpga_top/sb_0__4_/chany_bottom_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[115] -to fpga_top/sb_0__4_/chany_bottom_out[228] 6.020400151e-11
set_max_delay -from fpga_top/sb_0__4_/chanx_right_in[173] -to fpga_top/sb_0__4_/chany_bottom_out[228] 6.020400151e-11
