#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x130705a30 .scope module, "control_unit_tb" "control_unit_tb" 2 1;
 .timescale 0 0;
v0x6000028c0630_0 .net "alu_ctrl", 1 0, v0x6000028c0000_0;  1 drivers
v0x6000028c06c0_0 .net "branch_flag", 0 0, v0x6000028c0090_0;  1 drivers
v0x6000028c0750_0 .var "clk", 0 0;
v0x6000028c07e0_0 .var "instr_opcode", 6 0;
v0x6000028c0870_0 .net "mem_read_en", 0 0, v0x6000028c0240_0;  1 drivers
v0x6000028c0900_0 .net "mem_write_en", 0 0, v0x6000028c02d0_0;  1 drivers
v0x6000028c0990_0 .net "mux_a_sel", 1 0, v0x6000028c0360_0;  1 drivers
v0x6000028c0a20_0 .net "mux_b_sel", 1 0, v0x6000028c03f0_0;  1 drivers
v0x6000028c0ab0_0 .net "mux_data_sel", 1 0, v0x6000028c0480_0;  1 drivers
v0x6000028c0b40_0 .net "reg_write_en", 0 0, v0x6000028c0510_0;  1 drivers
v0x6000028c0bd0_0 .var "rst", 0 0;
S_0x130705ba0 .scope module, "dut" "control_unit" 2 17, 3 1 0, S_0x130705a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "instr_opcode";
    .port_info 3 /OUTPUT 1 "mem_read_en";
    .port_info 4 /OUTPUT 1 "mem_write_en";
    .port_info 5 /OUTPUT 1 "reg_write_en";
    .port_info 6 /OUTPUT 1 "branch_flag";
    .port_info 7 /OUTPUT 2 "alu_ctrl";
    .port_info 8 /OUTPUT 2 "mux_a_sel";
    .port_info 9 /OUTPUT 2 "mux_b_sel";
    .port_info 10 /OUTPUT 2 "mux_data_sel";
v0x6000028c0000_0 .var "alu_ctrl", 1 0;
v0x6000028c0090_0 .var "branch_flag", 0 0;
v0x6000028c0120_0 .net "clk", 0 0, v0x6000028c0750_0;  1 drivers
v0x6000028c01b0_0 .net "instr_opcode", 6 0, v0x6000028c07e0_0;  1 drivers
v0x6000028c0240_0 .var "mem_read_en", 0 0;
v0x6000028c02d0_0 .var "mem_write_en", 0 0;
v0x6000028c0360_0 .var "mux_a_sel", 1 0;
v0x6000028c03f0_0 .var "mux_b_sel", 1 0;
v0x6000028c0480_0 .var "mux_data_sel", 1 0;
v0x6000028c0510_0 .var "reg_write_en", 0 0;
v0x6000028c05a0_0 .net "rst", 0 0, v0x6000028c0bd0_0;  1 drivers
E_0x600000fc3040/0 .event negedge, v0x6000028c0120_0;
E_0x600000fc3040/1 .event posedge, v0x6000028c05a0_0;
E_0x600000fc3040 .event/or E_0x600000fc3040/0, E_0x600000fc3040/1;
    .scope S_0x130705ba0;
T_0 ;
    %wait E_0x600000fc3040;
    %load/vec4 v0x6000028c05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000028c01b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0090_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c02d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c0510_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000028c0000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000028c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0090_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c02d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c0510_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000028c0000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000028c0360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0090_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000028c0360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c03f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000028c0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0090_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028c0510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028c0480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028c0090_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x130705a30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028c0750_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000028c0750_0;
    %inv;
    %store/vec4 v0x6000028c0750_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x130705a30;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028c0bd0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000028c07e0_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028c0bd0_0, 0, 1;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000028c07e0_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 49 "$display", "R-type: mem_read_en=%b, mem_write_en=%b, reg_write_en=%b, alu_ctrl=%b, mux_a_sel=%b, mux_b_sel=%b, mux_data_sel=%b, branch_flag=%b", v0x6000028c0870_0, v0x6000028c0900_0, v0x6000028c0b40_0, v0x6000028c0630_0, v0x6000028c0990_0, v0x6000028c0a20_0, v0x6000028c0ab0_0, v0x6000028c06c0_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x6000028c07e0_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 55 "$display", "I-type: mem_read_en=%b, mem_write_en=%b, reg_write_en=%b, alu_ctrl=%b, mux_a_sel=%b, mux_b_sel=%b, mux_data_sel=%b, branch_flag=%b", v0x6000028c0870_0, v0x6000028c0900_0, v0x6000028c0b40_0, v0x6000028c0630_0, v0x6000028c0990_0, v0x6000028c0a20_0, v0x6000028c0ab0_0, v0x6000028c06c0_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x6000028c07e0_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 61 "$display", "S-type: mem_read_en=%b, mem_write_en=%b, reg_write_en=%b, alu_ctrl=%b, mux_a_sel=%b, mux_b_sel=%b, mux_data_sel=%b, branch_flag=%b", v0x6000028c0870_0, v0x6000028c0900_0, v0x6000028c0b40_0, v0x6000028c0630_0, v0x6000028c0990_0, v0x6000028c0a20_0, v0x6000028c0ab0_0, v0x6000028c06c0_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x6000028c07e0_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "SB-type: mem_read_en=%b, mem_write_en=%b, reg_write_en=%b, alu_ctrl=%b, mux_a_sel=%b, mux_b_sel=%b, mux_data_sel=%b, branch_flag=%b", v0x6000028c0870_0, v0x6000028c0900_0, v0x6000028c0b40_0, v0x6000028c0630_0, v0x6000028c0990_0, v0x6000028c0a20_0, v0x6000028c0ab0_0, v0x6000028c06c0_0 {0 0 0};
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x6000028c07e0_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 73 "$display", "Unknown: mem_read_en=%b, mem_write_en=%b, reg_write_en=%b, alu_ctrl=%b, mux_a_sel=%b, mux_b_sel=%b, mux_data_sel=%b, branch_flag=%b", v0x6000028c0870_0, v0x6000028c0900_0, v0x6000028c0b40_0, v0x6000028c0630_0, v0x6000028c0990_0, v0x6000028c0a20_0, v0x6000028c0ab0_0, v0x6000028c06c0_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "unidade_controle_tb.v";
    "unidade_controle.v";
