

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config24_s'
================================================================
* Date:           Tue Jun 13 19:29:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.733 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       65|       65|         3|          1|          1|    64|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer24_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer23_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln109 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.81ns)   --->   "%icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 64" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%add_ln109 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc13, void %for.end15" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_4_load = load i32 %sX_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_4_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_4_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_4_load = load i32 %pX_4" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 17 'load' 'pX_4_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_4_load = load i32 %pY_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 19 'load' 'pY_4_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_4_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_4_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln76 = add i32 %pX_4_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 8" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else38.i, void %if.then27.i" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_4" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_4_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_4" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln78 = store i32 0, i32 %pX_4" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln79 = store i32 0, i32 %sX_4" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_4_load_1 = load i32 %pY_4" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 32 'load' 'pY_4_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln80 = add i32 %pY_4_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 8" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then30.i" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_4" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 0, i32 %pY_4" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln83 = br void %if.end37.i" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 %add_ln109, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.55ns)   --->   "%layer23_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer23_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'layer23_out_read' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shift_buffer_V = trunc i256 %layer23_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'shift_buffer_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_buffer_V_285 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 224, i32 239" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'shift_buffer_V_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shift_buffer_V_286 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 240, i32 255" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'shift_buffer_V_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shift_buffer_V_272 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 16, i32 31" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'shift_buffer_V_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shift_buffer_V_273 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 32, i32 47" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'shift_buffer_V_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shift_buffer_V_274 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 48, i32 63" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'shift_buffer_V_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shift_buffer_V_275 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 64, i32 79" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'shift_buffer_V_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shift_buffer_V_276 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 80, i32 95" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'shift_buffer_V_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shift_buffer_V_277 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 96, i32 111" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'shift_buffer_V_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shift_buffer_V_278 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 112, i32 127" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'shift_buffer_V_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shift_buffer_V_279 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 128, i32 143" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'shift_buffer_V_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shift_buffer_V_280 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 144, i32 159" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'shift_buffer_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shift_buffer_V_281 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 160, i32 175" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'shift_buffer_V_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shift_buffer_V_282 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 176, i32 191" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'shift_buffer_V_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shift_buffer_V_283 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 192, i32 207" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'shift_buffer_V_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shift_buffer_V_284 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer23_out_read, i32 208, i32 223" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'shift_buffer_V_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%shift_buffer_V_287 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V, i1 1"   --->   Operation 62 'memshiftread' 'shift_buffer_V_287' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 63 [1/1] (0.71ns)   --->   "%shift_buffer_V_288 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_272, i1 1"   --->   Operation 63 'memshiftread' 'shift_buffer_V_288' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 64 [1/1] (0.71ns)   --->   "%shift_buffer_V_289 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_273, i1 1"   --->   Operation 64 'memshiftread' 'shift_buffer_V_289' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 65 [1/1] (0.71ns)   --->   "%shift_buffer_V_290 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_274, i1 1"   --->   Operation 65 'memshiftread' 'shift_buffer_V_290' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 66 [1/1] (0.71ns)   --->   "%shift_buffer_V_291 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_275, i1 1"   --->   Operation 66 'memshiftread' 'shift_buffer_V_291' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 67 [1/1] (0.71ns)   --->   "%shift_buffer_V_292 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_276, i1 1"   --->   Operation 67 'memshiftread' 'shift_buffer_V_292' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%shift_buffer_V_293 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_277, i1 1"   --->   Operation 68 'memshiftread' 'shift_buffer_V_293' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 69 [1/1] (0.71ns)   --->   "%shift_buffer_V_294 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_278, i1 1"   --->   Operation 69 'memshiftread' 'shift_buffer_V_294' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 70 [1/1] (0.71ns)   --->   "%shift_buffer_V_295 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_279, i1 1"   --->   Operation 70 'memshiftread' 'shift_buffer_V_295' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%shift_buffer_V_296 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_280, i1 1"   --->   Operation 71 'memshiftread' 'shift_buffer_V_296' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 72 [1/1] (0.71ns)   --->   "%shift_buffer_V_297 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_281, i1 1"   --->   Operation 72 'memshiftread' 'shift_buffer_V_297' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 73 [1/1] (0.71ns)   --->   "%shift_buffer_V_298 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_282, i1 1"   --->   Operation 73 'memshiftread' 'shift_buffer_V_298' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 74 [1/1] (0.71ns)   --->   "%shift_buffer_V_299 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_283, i1 1"   --->   Operation 74 'memshiftread' 'shift_buffer_V_299' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 75 [1/1] (0.71ns)   --->   "%shift_buffer_V_300 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_284, i1 1"   --->   Operation 75 'memshiftread' 'shift_buffer_V_300' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 76 [1/1] (0.71ns)   --->   "%shift_buffer_V_301 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_285, i1 1"   --->   Operation 76 'memshiftread' 'shift_buffer_V_301' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 77 [1/1] (0.71ns)   --->   "%shift_buffer_V_302 = memshiftread i16 @_ssdm_op_MemShiftRead.[8 x i16]P0A, i16 7, i16 %shift_buffer_V_286, i1 1"   --->   Operation 77 'memshiftread' 'shift_buffer_V_302' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 8> <ShiftMem>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%pool_window_V = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_163" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 78 'load' 'pool_window_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%pool_window_V_274 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_164" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 79 'load' 'pool_window_V_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pool_window_V_278 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_165" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 80 'load' 'pool_window_V_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%pool_window_V_282 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_166" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 81 'load' 'pool_window_V_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%pool_window_V_286 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_167" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 82 'load' 'pool_window_V_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%pool_window_V_290 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_168" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 83 'load' 'pool_window_V_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%pool_window_V_294 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_169" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 84 'load' 'pool_window_V_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%pool_window_V_298 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_170" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 85 'load' 'pool_window_V_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%pool_window_V_302 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_171" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 86 'load' 'pool_window_V_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%pool_window_V_306 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_172" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 87 'load' 'pool_window_V_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%pool_window_V_310 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_173" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 88 'load' 'pool_window_V_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%pool_window_V_314 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_174" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 89 'load' 'pool_window_V_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%pool_window_V_318 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_175" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 90 'load' 'pool_window_V_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%pool_window_V_322 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_176" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 91 'load' 'pool_window_V_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%pool_window_V_326 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_177" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 92 'load' 'pool_window_V_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%pool_window_V_330 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_178" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 93 'load' 'pool_window_V_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%pool_window_V_272 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_179" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 94 'load' 'pool_window_V_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%pool_window_V_276 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_180" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'pool_window_V_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%pool_window_V_280 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_181" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'pool_window_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%pool_window_V_284 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_182" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'pool_window_V_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%pool_window_V_288 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_183" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'pool_window_V_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%pool_window_V_292 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_184" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'pool_window_V_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%pool_window_V_296 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_185" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'pool_window_V_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%pool_window_V_300 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_186" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'pool_window_V_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%pool_window_V_304 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_187" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'pool_window_V_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%pool_window_V_308 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_188" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'pool_window_V_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%pool_window_V_312 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_189" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'pool_window_V_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pool_window_V_316 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_190" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'pool_window_V_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%pool_window_V_320 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_191" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'pool_window_V_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%pool_window_V_324 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_192" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'pool_window_V_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%pool_window_V_328 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_193" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'pool_window_V_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%pool_window_V_332 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_194" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'pool_window_V_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_287, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_163" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 110 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_288, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_164" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 111 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_289, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_165" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 112 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_290, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_166" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 113 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_291, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_167" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 114 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_292, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_168" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 115 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_293, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_169" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 116 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_294, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_170" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 117 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_295, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_171" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 118 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_296, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_172" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 119 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_297, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_173" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 120 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_298, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_174" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 121 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_299, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_175" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 122 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_300, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_176" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 123 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_301, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_177" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 124 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_302, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_178" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 125 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_179" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 126 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_272, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_180" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 127 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_273, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_181" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 128 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_274, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_182" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 129 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_275, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_183" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 130 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_276, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_184" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 131 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_277, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_185" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 132 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_278, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_186" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 133 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_279, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_187" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 134 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_280, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_188" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 135 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_281, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_189" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 136 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_282, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_190" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 137 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_283, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_191" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 138 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_284, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_192" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 139 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_285, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_193" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 140 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_286, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_194" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 141 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sY_4_load = load i32 %sY_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 142 'load' 'sY_4_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.99ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_4_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 143 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 144 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 145 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i.15" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 146 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.10ns)   --->   "%icmp_ln1697 = icmp_slt  i16 %pool_window_V, i16 %shift_buffer_V_287"   --->   Operation 147 'icmp' 'icmp_ln1697' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1697 = xor i1 %icmp_ln1697, i1 1"   --->   Operation 148 'xor' 'xor_ln1697' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1697, i16 %pool_window_V, i16 %shift_buffer_V_287" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 149 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.10ns)   --->   "%icmp_ln1697_211 = icmp_slt  i16 %pool_window_V_272, i16 %shift_buffer_V"   --->   Operation 150 'icmp' 'icmp_ln1697_211' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_204)   --->   "%xor_ln1697_211 = xor i1 %icmp_ln1697_211, i1 1"   --->   Operation 151 'xor' 'xor_ln1697_211' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_204 = select i1 %xor_ln1697_211, i16 %pool_window_V_272, i16 %shift_buffer_V" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 152 'select' 'select_ln65_204' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (1.10ns)   --->   "%icmp_ln1697_213 = icmp_slt  i16 %pool_window_V_274, i16 %shift_buffer_V_288"   --->   Operation 153 'icmp' 'icmp_ln1697_213' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_206)   --->   "%xor_ln1697_213 = xor i1 %icmp_ln1697_213, i1 1"   --->   Operation 154 'xor' 'xor_ln1697_213' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_206 = select i1 %xor_ln1697_213, i16 %pool_window_V_274, i16 %shift_buffer_V_288" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 155 'select' 'select_ln65_206' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (1.10ns)   --->   "%icmp_ln1697_214 = icmp_slt  i16 %pool_window_V_276, i16 %shift_buffer_V_272"   --->   Operation 156 'icmp' 'icmp_ln1697_214' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_207)   --->   "%xor_ln1697_214 = xor i1 %icmp_ln1697_214, i1 1"   --->   Operation 157 'xor' 'xor_ln1697_214' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_207 = select i1 %xor_ln1697_214, i16 %pool_window_V_276, i16 %shift_buffer_V_272" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 158 'select' 'select_ln65_207' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (1.10ns)   --->   "%icmp_ln1697_216 = icmp_slt  i16 %pool_window_V_278, i16 %shift_buffer_V_289"   --->   Operation 159 'icmp' 'icmp_ln1697_216' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_209)   --->   "%xor_ln1697_216 = xor i1 %icmp_ln1697_216, i1 1"   --->   Operation 160 'xor' 'xor_ln1697_216' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_209 = select i1 %xor_ln1697_216, i16 %pool_window_V_278, i16 %shift_buffer_V_289" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 161 'select' 'select_ln65_209' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (1.10ns)   --->   "%icmp_ln1697_217 = icmp_slt  i16 %pool_window_V_280, i16 %shift_buffer_V_273"   --->   Operation 162 'icmp' 'icmp_ln1697_217' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_210)   --->   "%xor_ln1697_217 = xor i1 %icmp_ln1697_217, i1 1"   --->   Operation 163 'xor' 'xor_ln1697_217' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_210 = select i1 %xor_ln1697_217, i16 %pool_window_V_280, i16 %shift_buffer_V_273" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 164 'select' 'select_ln65_210' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (1.10ns)   --->   "%icmp_ln1697_219 = icmp_slt  i16 %pool_window_V_282, i16 %shift_buffer_V_290"   --->   Operation 165 'icmp' 'icmp_ln1697_219' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_212)   --->   "%xor_ln1697_219 = xor i1 %icmp_ln1697_219, i1 1"   --->   Operation 166 'xor' 'xor_ln1697_219' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_212 = select i1 %xor_ln1697_219, i16 %pool_window_V_282, i16 %shift_buffer_V_290" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 167 'select' 'select_ln65_212' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (1.10ns)   --->   "%icmp_ln1697_220 = icmp_slt  i16 %pool_window_V_284, i16 %shift_buffer_V_274"   --->   Operation 168 'icmp' 'icmp_ln1697_220' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_213)   --->   "%xor_ln1697_220 = xor i1 %icmp_ln1697_220, i1 1"   --->   Operation 169 'xor' 'xor_ln1697_220' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_213 = select i1 %xor_ln1697_220, i16 %pool_window_V_284, i16 %shift_buffer_V_274" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 170 'select' 'select_ln65_213' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (1.10ns)   --->   "%icmp_ln1697_222 = icmp_slt  i16 %pool_window_V_286, i16 %shift_buffer_V_291"   --->   Operation 171 'icmp' 'icmp_ln1697_222' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_215)   --->   "%xor_ln1697_222 = xor i1 %icmp_ln1697_222, i1 1"   --->   Operation 172 'xor' 'xor_ln1697_222' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_215 = select i1 %xor_ln1697_222, i16 %pool_window_V_286, i16 %shift_buffer_V_291" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 173 'select' 'select_ln65_215' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (1.10ns)   --->   "%icmp_ln1697_223 = icmp_slt  i16 %pool_window_V_288, i16 %shift_buffer_V_275"   --->   Operation 174 'icmp' 'icmp_ln1697_223' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_216)   --->   "%xor_ln1697_223 = xor i1 %icmp_ln1697_223, i1 1"   --->   Operation 175 'xor' 'xor_ln1697_223' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_216 = select i1 %xor_ln1697_223, i16 %pool_window_V_288, i16 %shift_buffer_V_275" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 176 'select' 'select_ln65_216' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (1.10ns)   --->   "%icmp_ln1697_225 = icmp_slt  i16 %pool_window_V_290, i16 %shift_buffer_V_292"   --->   Operation 177 'icmp' 'icmp_ln1697_225' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_218)   --->   "%xor_ln1697_225 = xor i1 %icmp_ln1697_225, i1 1"   --->   Operation 178 'xor' 'xor_ln1697_225' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_218 = select i1 %xor_ln1697_225, i16 %pool_window_V_290, i16 %shift_buffer_V_292" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 179 'select' 'select_ln65_218' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.10ns)   --->   "%icmp_ln1697_226 = icmp_slt  i16 %pool_window_V_292, i16 %shift_buffer_V_276"   --->   Operation 180 'icmp' 'icmp_ln1697_226' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_219)   --->   "%xor_ln1697_226 = xor i1 %icmp_ln1697_226, i1 1"   --->   Operation 181 'xor' 'xor_ln1697_226' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_219 = select i1 %xor_ln1697_226, i16 %pool_window_V_292, i16 %shift_buffer_V_276" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 182 'select' 'select_ln65_219' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (1.10ns)   --->   "%icmp_ln1697_228 = icmp_slt  i16 %pool_window_V_294, i16 %shift_buffer_V_293"   --->   Operation 183 'icmp' 'icmp_ln1697_228' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_221)   --->   "%xor_ln1697_228 = xor i1 %icmp_ln1697_228, i1 1"   --->   Operation 184 'xor' 'xor_ln1697_228' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_221 = select i1 %xor_ln1697_228, i16 %pool_window_V_294, i16 %shift_buffer_V_293" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 185 'select' 'select_ln65_221' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (1.10ns)   --->   "%icmp_ln1697_229 = icmp_slt  i16 %pool_window_V_296, i16 %shift_buffer_V_277"   --->   Operation 186 'icmp' 'icmp_ln1697_229' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_222)   --->   "%xor_ln1697_229 = xor i1 %icmp_ln1697_229, i1 1"   --->   Operation 187 'xor' 'xor_ln1697_229' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_222 = select i1 %xor_ln1697_229, i16 %pool_window_V_296, i16 %shift_buffer_V_277" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 188 'select' 'select_ln65_222' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (1.10ns)   --->   "%icmp_ln1697_231 = icmp_slt  i16 %pool_window_V_298, i16 %shift_buffer_V_294"   --->   Operation 189 'icmp' 'icmp_ln1697_231' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_224)   --->   "%xor_ln1697_231 = xor i1 %icmp_ln1697_231, i1 1"   --->   Operation 190 'xor' 'xor_ln1697_231' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_224 = select i1 %xor_ln1697_231, i16 %pool_window_V_298, i16 %shift_buffer_V_294" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 191 'select' 'select_ln65_224' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (1.10ns)   --->   "%icmp_ln1697_232 = icmp_slt  i16 %pool_window_V_300, i16 %shift_buffer_V_278"   --->   Operation 192 'icmp' 'icmp_ln1697_232' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_225)   --->   "%xor_ln1697_232 = xor i1 %icmp_ln1697_232, i1 1"   --->   Operation 193 'xor' 'xor_ln1697_232' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_225 = select i1 %xor_ln1697_232, i16 %pool_window_V_300, i16 %shift_buffer_V_278" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 194 'select' 'select_ln65_225' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (1.10ns)   --->   "%icmp_ln1697_234 = icmp_slt  i16 %pool_window_V_302, i16 %shift_buffer_V_295"   --->   Operation 195 'icmp' 'icmp_ln1697_234' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_227)   --->   "%xor_ln1697_234 = xor i1 %icmp_ln1697_234, i1 1"   --->   Operation 196 'xor' 'xor_ln1697_234' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_227 = select i1 %xor_ln1697_234, i16 %pool_window_V_302, i16 %shift_buffer_V_295" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 197 'select' 'select_ln65_227' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (1.10ns)   --->   "%icmp_ln1697_235 = icmp_slt  i16 %pool_window_V_304, i16 %shift_buffer_V_279"   --->   Operation 198 'icmp' 'icmp_ln1697_235' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_228)   --->   "%xor_ln1697_235 = xor i1 %icmp_ln1697_235, i1 1"   --->   Operation 199 'xor' 'xor_ln1697_235' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_228 = select i1 %xor_ln1697_235, i16 %pool_window_V_304, i16 %shift_buffer_V_279" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 200 'select' 'select_ln65_228' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (1.10ns)   --->   "%icmp_ln1697_237 = icmp_slt  i16 %pool_window_V_306, i16 %shift_buffer_V_296"   --->   Operation 201 'icmp' 'icmp_ln1697_237' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_230)   --->   "%xor_ln1697_237 = xor i1 %icmp_ln1697_237, i1 1"   --->   Operation 202 'xor' 'xor_ln1697_237' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_230 = select i1 %xor_ln1697_237, i16 %pool_window_V_306, i16 %shift_buffer_V_296" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 203 'select' 'select_ln65_230' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (1.10ns)   --->   "%icmp_ln1697_238 = icmp_slt  i16 %pool_window_V_308, i16 %shift_buffer_V_280"   --->   Operation 204 'icmp' 'icmp_ln1697_238' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_231)   --->   "%xor_ln1697_238 = xor i1 %icmp_ln1697_238, i1 1"   --->   Operation 205 'xor' 'xor_ln1697_238' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_231 = select i1 %xor_ln1697_238, i16 %pool_window_V_308, i16 %shift_buffer_V_280" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 206 'select' 'select_ln65_231' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (1.10ns)   --->   "%icmp_ln1697_240 = icmp_slt  i16 %pool_window_V_310, i16 %shift_buffer_V_297"   --->   Operation 207 'icmp' 'icmp_ln1697_240' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_233)   --->   "%xor_ln1697_240 = xor i1 %icmp_ln1697_240, i1 1"   --->   Operation 208 'xor' 'xor_ln1697_240' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_233 = select i1 %xor_ln1697_240, i16 %pool_window_V_310, i16 %shift_buffer_V_297" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 209 'select' 'select_ln65_233' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (1.10ns)   --->   "%icmp_ln1697_241 = icmp_slt  i16 %pool_window_V_312, i16 %shift_buffer_V_281"   --->   Operation 210 'icmp' 'icmp_ln1697_241' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_234)   --->   "%xor_ln1697_241 = xor i1 %icmp_ln1697_241, i1 1"   --->   Operation 211 'xor' 'xor_ln1697_241' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_234 = select i1 %xor_ln1697_241, i16 %pool_window_V_312, i16 %shift_buffer_V_281" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 212 'select' 'select_ln65_234' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (1.10ns)   --->   "%icmp_ln1697_243 = icmp_slt  i16 %pool_window_V_314, i16 %shift_buffer_V_298"   --->   Operation 213 'icmp' 'icmp_ln1697_243' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_236)   --->   "%xor_ln1697_243 = xor i1 %icmp_ln1697_243, i1 1"   --->   Operation 214 'xor' 'xor_ln1697_243' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_236 = select i1 %xor_ln1697_243, i16 %pool_window_V_314, i16 %shift_buffer_V_298" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 215 'select' 'select_ln65_236' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (1.10ns)   --->   "%icmp_ln1697_244 = icmp_slt  i16 %pool_window_V_316, i16 %shift_buffer_V_282"   --->   Operation 216 'icmp' 'icmp_ln1697_244' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_237)   --->   "%xor_ln1697_244 = xor i1 %icmp_ln1697_244, i1 1"   --->   Operation 217 'xor' 'xor_ln1697_244' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_237 = select i1 %xor_ln1697_244, i16 %pool_window_V_316, i16 %shift_buffer_V_282" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 218 'select' 'select_ln65_237' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (1.10ns)   --->   "%icmp_ln1697_246 = icmp_slt  i16 %pool_window_V_318, i16 %shift_buffer_V_299"   --->   Operation 219 'icmp' 'icmp_ln1697_246' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_239)   --->   "%xor_ln1697_246 = xor i1 %icmp_ln1697_246, i1 1"   --->   Operation 220 'xor' 'xor_ln1697_246' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_239 = select i1 %xor_ln1697_246, i16 %pool_window_V_318, i16 %shift_buffer_V_299" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 221 'select' 'select_ln65_239' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (1.10ns)   --->   "%icmp_ln1697_247 = icmp_slt  i16 %pool_window_V_320, i16 %shift_buffer_V_283"   --->   Operation 222 'icmp' 'icmp_ln1697_247' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_240)   --->   "%xor_ln1697_247 = xor i1 %icmp_ln1697_247, i1 1"   --->   Operation 223 'xor' 'xor_ln1697_247' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_240 = select i1 %xor_ln1697_247, i16 %pool_window_V_320, i16 %shift_buffer_V_283" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 224 'select' 'select_ln65_240' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (1.10ns)   --->   "%icmp_ln1697_249 = icmp_slt  i16 %pool_window_V_322, i16 %shift_buffer_V_300"   --->   Operation 225 'icmp' 'icmp_ln1697_249' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_242)   --->   "%xor_ln1697_249 = xor i1 %icmp_ln1697_249, i1 1"   --->   Operation 226 'xor' 'xor_ln1697_249' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_242 = select i1 %xor_ln1697_249, i16 %pool_window_V_322, i16 %shift_buffer_V_300" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 227 'select' 'select_ln65_242' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (1.10ns)   --->   "%icmp_ln1697_250 = icmp_slt  i16 %pool_window_V_324, i16 %shift_buffer_V_284"   --->   Operation 228 'icmp' 'icmp_ln1697_250' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_243)   --->   "%xor_ln1697_250 = xor i1 %icmp_ln1697_250, i1 1"   --->   Operation 229 'xor' 'xor_ln1697_250' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_243 = select i1 %xor_ln1697_250, i16 %pool_window_V_324, i16 %shift_buffer_V_284" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 230 'select' 'select_ln65_243' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (1.10ns)   --->   "%icmp_ln1697_252 = icmp_slt  i16 %pool_window_V_326, i16 %shift_buffer_V_301"   --->   Operation 231 'icmp' 'icmp_ln1697_252' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_245)   --->   "%xor_ln1697_252 = xor i1 %icmp_ln1697_252, i1 1"   --->   Operation 232 'xor' 'xor_ln1697_252' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_245 = select i1 %xor_ln1697_252, i16 %pool_window_V_326, i16 %shift_buffer_V_301" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 233 'select' 'select_ln65_245' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (1.10ns)   --->   "%icmp_ln1697_253 = icmp_slt  i16 %pool_window_V_328, i16 %shift_buffer_V_285"   --->   Operation 234 'icmp' 'icmp_ln1697_253' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_246)   --->   "%xor_ln1697_253 = xor i1 %icmp_ln1697_253, i1 1"   --->   Operation 235 'xor' 'xor_ln1697_253' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_246 = select i1 %xor_ln1697_253, i16 %pool_window_V_328, i16 %shift_buffer_V_285" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 236 'select' 'select_ln65_246' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (1.10ns)   --->   "%icmp_ln1697_255 = icmp_slt  i16 %pool_window_V_330, i16 %shift_buffer_V_302"   --->   Operation 237 'icmp' 'icmp_ln1697_255' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_248)   --->   "%xor_ln1697_255 = xor i1 %icmp_ln1697_255, i1 1"   --->   Operation 238 'xor' 'xor_ln1697_255' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_248 = select i1 %xor_ln1697_255, i16 %pool_window_V_330, i16 %shift_buffer_V_302" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 239 'select' 'select_ln65_248' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (1.10ns)   --->   "%icmp_ln1697_256 = icmp_slt  i16 %pool_window_V_332, i16 %shift_buffer_V_286"   --->   Operation 240 'icmp' 'icmp_ln1697_256' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_249)   --->   "%xor_ln1697_256 = xor i1 %icmp_ln1697_256, i1 1"   --->   Operation 241 'xor' 'xor_ln1697_256' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_249 = select i1 %xor_ln1697_256, i16 %pool_window_V_332, i16 %shift_buffer_V_286" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 242 'select' 'select_ln65_249' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sY_4_load_1 = load i32 %sY_4" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 243 'load' 'sY_4_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_4_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 244 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 245 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_4_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 246 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end37.i"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then30.i" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 248 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_4" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 249 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88]   --->   Operation 250 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 302 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 251 [1/1] (1.10ns)   --->   "%icmp_ln1697_212 = icmp_slt  i16 %select_ln65, i16 %select_ln65_204"   --->   Operation 251 'icmp' 'icmp_ln1697_212' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1697_212 = xor i1 %icmp_ln1697_212, i1 1"   --->   Operation 252 'xor' 'xor_ln1697_212' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1697_212, i16 %select_ln65, i16 %select_ln65_204" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 253 'select' 'res_pack_data' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (1.10ns)   --->   "%icmp_ln1697_215 = icmp_slt  i16 %select_ln65_206, i16 %select_ln65_207"   --->   Operation 254 'icmp' 'icmp_ln1697_215' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_7)   --->   "%xor_ln1697_215 = xor i1 %icmp_ln1697_215, i1 1"   --->   Operation 255 'xor' 'xor_ln1697_215' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data_7 = select i1 %xor_ln1697_215, i16 %select_ln65_206, i16 %select_ln65_207" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 256 'select' 'res_pack_data_7' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (1.10ns)   --->   "%icmp_ln1697_218 = icmp_slt  i16 %select_ln65_209, i16 %select_ln65_210"   --->   Operation 257 'icmp' 'icmp_ln1697_218' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_8)   --->   "%xor_ln1697_218 = xor i1 %icmp_ln1697_218, i1 1"   --->   Operation 258 'xor' 'xor_ln1697_218' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data_8 = select i1 %xor_ln1697_218, i16 %select_ln65_209, i16 %select_ln65_210" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 259 'select' 'res_pack_data_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (1.10ns)   --->   "%icmp_ln1697_221 = icmp_slt  i16 %select_ln65_212, i16 %select_ln65_213"   --->   Operation 260 'icmp' 'icmp_ln1697_221' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_9)   --->   "%xor_ln1697_221 = xor i1 %icmp_ln1697_221, i1 1"   --->   Operation 261 'xor' 'xor_ln1697_221' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.35ns) (out node of the LUT)   --->   "%res_pack_data_9 = select i1 %xor_ln1697_221, i16 %select_ln65_212, i16 %select_ln65_213" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 262 'select' 'res_pack_data_9' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (1.10ns)   --->   "%icmp_ln1697_224 = icmp_slt  i16 %select_ln65_215, i16 %select_ln65_216"   --->   Operation 263 'icmp' 'icmp_ln1697_224' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_217)   --->   "%xor_ln1697_224 = xor i1 %icmp_ln1697_224, i1 1"   --->   Operation 264 'xor' 'xor_ln1697_224' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_217 = select i1 %xor_ln1697_224, i16 %select_ln65_215, i16 %select_ln65_216" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 265 'select' 'select_ln65_217' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (1.10ns)   --->   "%icmp_ln1697_227 = icmp_slt  i16 %select_ln65_218, i16 %select_ln65_219"   --->   Operation 266 'icmp' 'icmp_ln1697_227' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_220)   --->   "%xor_ln1697_227 = xor i1 %icmp_ln1697_227, i1 1"   --->   Operation 267 'xor' 'xor_ln1697_227' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_220 = select i1 %xor_ln1697_227, i16 %select_ln65_218, i16 %select_ln65_219" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 268 'select' 'select_ln65_220' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (1.10ns)   --->   "%icmp_ln1697_230 = icmp_slt  i16 %select_ln65_221, i16 %select_ln65_222"   --->   Operation 269 'icmp' 'icmp_ln1697_230' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_223)   --->   "%xor_ln1697_230 = xor i1 %icmp_ln1697_230, i1 1"   --->   Operation 270 'xor' 'xor_ln1697_230' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_223 = select i1 %xor_ln1697_230, i16 %select_ln65_221, i16 %select_ln65_222" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 271 'select' 'select_ln65_223' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (1.10ns)   --->   "%icmp_ln1697_233 = icmp_slt  i16 %select_ln65_224, i16 %select_ln65_225"   --->   Operation 272 'icmp' 'icmp_ln1697_233' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_226)   --->   "%xor_ln1697_233 = xor i1 %icmp_ln1697_233, i1 1"   --->   Operation 273 'xor' 'xor_ln1697_233' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_226 = select i1 %xor_ln1697_233, i16 %select_ln65_224, i16 %select_ln65_225" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 274 'select' 'select_ln65_226' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (1.10ns)   --->   "%icmp_ln1697_236 = icmp_slt  i16 %select_ln65_227, i16 %select_ln65_228"   --->   Operation 275 'icmp' 'icmp_ln1697_236' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_229)   --->   "%xor_ln1697_236 = xor i1 %icmp_ln1697_236, i1 1"   --->   Operation 276 'xor' 'xor_ln1697_236' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_229 = select i1 %xor_ln1697_236, i16 %select_ln65_227, i16 %select_ln65_228" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 277 'select' 'select_ln65_229' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (1.10ns)   --->   "%icmp_ln1697_239 = icmp_slt  i16 %select_ln65_230, i16 %select_ln65_231"   --->   Operation 278 'icmp' 'icmp_ln1697_239' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_232)   --->   "%xor_ln1697_239 = xor i1 %icmp_ln1697_239, i1 1"   --->   Operation 279 'xor' 'xor_ln1697_239' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_232 = select i1 %xor_ln1697_239, i16 %select_ln65_230, i16 %select_ln65_231" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 280 'select' 'select_ln65_232' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (1.10ns)   --->   "%icmp_ln1697_242 = icmp_slt  i16 %select_ln65_233, i16 %select_ln65_234"   --->   Operation 281 'icmp' 'icmp_ln1697_242' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_235)   --->   "%xor_ln1697_242 = xor i1 %icmp_ln1697_242, i1 1"   --->   Operation 282 'xor' 'xor_ln1697_242' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_235 = select i1 %xor_ln1697_242, i16 %select_ln65_233, i16 %select_ln65_234" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 283 'select' 'select_ln65_235' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (1.10ns)   --->   "%icmp_ln1697_245 = icmp_slt  i16 %select_ln65_236, i16 %select_ln65_237"   --->   Operation 284 'icmp' 'icmp_ln1697_245' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_238)   --->   "%xor_ln1697_245 = xor i1 %icmp_ln1697_245, i1 1"   --->   Operation 285 'xor' 'xor_ln1697_245' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_238 = select i1 %xor_ln1697_245, i16 %select_ln65_236, i16 %select_ln65_237" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 286 'select' 'select_ln65_238' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (1.10ns)   --->   "%icmp_ln1697_248 = icmp_slt  i16 %select_ln65_239, i16 %select_ln65_240"   --->   Operation 287 'icmp' 'icmp_ln1697_248' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_241)   --->   "%xor_ln1697_248 = xor i1 %icmp_ln1697_248, i1 1"   --->   Operation 288 'xor' 'xor_ln1697_248' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_241 = select i1 %xor_ln1697_248, i16 %select_ln65_239, i16 %select_ln65_240" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 289 'select' 'select_ln65_241' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (1.10ns)   --->   "%icmp_ln1697_251 = icmp_slt  i16 %select_ln65_242, i16 %select_ln65_243"   --->   Operation 290 'icmp' 'icmp_ln1697_251' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_244)   --->   "%xor_ln1697_251 = xor i1 %icmp_ln1697_251, i1 1"   --->   Operation 291 'xor' 'xor_ln1697_251' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_244 = select i1 %xor_ln1697_251, i16 %select_ln65_242, i16 %select_ln65_243" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 292 'select' 'select_ln65_244' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (1.10ns)   --->   "%icmp_ln1697_254 = icmp_slt  i16 %select_ln65_245, i16 %select_ln65_246"   --->   Operation 293 'icmp' 'icmp_ln1697_254' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_247)   --->   "%xor_ln1697_254 = xor i1 %icmp_ln1697_254, i1 1"   --->   Operation 294 'xor' 'xor_ln1697_254' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_247 = select i1 %xor_ln1697_254, i16 %select_ln65_245, i16 %select_ln65_246" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 295 'select' 'select_ln65_247' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (1.10ns)   --->   "%icmp_ln1697_257 = icmp_slt  i16 %select_ln65_248, i16 %select_ln65_249"   --->   Operation 296 'icmp' 'icmp_ln1697_257' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_250)   --->   "%xor_ln1697_257 = xor i1 %icmp_ln1697_257, i1 1"   --->   Operation 297 'xor' 'xor_ln1697_257' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln65_250 = select i1 %xor_ln1697_257, i16 %select_ln65_248, i16 %select_ln65_249" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 298 'select' 'select_ln65_250' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %select_ln65_250, i16 %select_ln65_247, i16 %select_ln65_244, i16 %select_ln65_241, i16 %select_ln65_238, i16 %select_ln65_235, i16 %select_ln65_232, i16 %select_ln65_229, i16 %select_ln65_226, i16 %select_ln65_223, i16 %select_ln65_220, i16 %select_ln65_217, i16 %res_pack_data_9, i16 %res_pack_data_8, i16 %res_pack_data_7, i16 %res_pack_data" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 299 'bitconcatenate' 'or_ln174_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (1.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer24_out, i256 %or_ln174_s" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 300 'write' 'write_ln174' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 301 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.72ns
The critical path consists of the following:
	'load' operation ('sX_4_load', firmware/nnet_utils/nnet_pooling_stream.h:55) on static variable 'sX_4' [151]  (0 ns)
	'icmp' operation ('icmp_ln55', firmware/nnet_utils/nnet_pooling_stream.h:55) [152]  (0.991 ns)
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [318]  (0 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [319]  (1.02 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91 on static variable 'sX_4' [320]  (0.427 ns)
	blocking operation 0.287 ns on control path)

 <State 2>: 3.73ns
The critical path consists of the following:
	fifo read operation ('layer23_out_read', /data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'layer23_out' (/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [54]  (1.56 ns)
	'memshiftread' operation ('shift_buffer.V') [71]  (0.717 ns)
	'icmp' operation ('icmp_ln1697') [165]  (1.1 ns)
	'xor' operation ('xor_ln1697') [166]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [167]  (0.357 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1697_212') [171]  (1.1 ns)
	'xor' operation ('xor_ln1697_212') [172]  (0 ns)
	'select' operation ('res_pack.data', firmware/nnet_utils/nnet_common.h:65) [173]  (0.357 ns)
	fifo write operation ('write_ln174', /data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'layer24_out' (/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [310]  (1.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
