{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 23:49:59 2024 " "Info: Processing started: Sun Jun 09 23:49:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_8bit -c cpu_8bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_8bit -c cpu_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Info: Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/ar.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Info: Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/bus_dir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Info: Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/bus_dir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Info: Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/bus_mux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/bus_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Info: Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/flag_reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Info: Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/flag_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Info: Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/ir.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/ir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/pc.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Info: Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_mux.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Info: Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Info: Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_out.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Info: Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_out.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Info: Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_test.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Info: Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Info: Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/t2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Info: Found entity 1: t2" {  } { { "t2.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/t2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Info: Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/t3.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Info: Found entity 1: t3" {  } { { "t3.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/t3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Info: Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/t1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Info: Found entity 1: t1" {  } { { "t1.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/t1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Info: Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_testa.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Info: Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_testa.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_8bit " "Info: Found entity 1: cpu_8bit" {  } { { "cpu_8bit.bdf" "" { Schematic "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/cpu_8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Info: Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/timer.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Info: Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/alu.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bit-behave " "Info: Found design unit 1: adder_8bit-behave" {  } { { "adder_8bit.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/adder_8bit.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Info: Found entity 1: adder_8bit" {  } { { "adder_8bit.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/adder_8bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-behavior " "Info: Found design unit 1: rom-behavior" {  } { { "rom.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/rom.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/rom.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-behavior " "Info: Found design unit 1: dram-behavior" {  } { { "dram.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/dram.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Info: Found entity 1: dram" {  } { { "dram.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/dram.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/alu_test.vhd " "Warning: Can't analyze file -- file D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/alu_test.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplier_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_8bit-behave " "Info: Found design unit 1: multiplier_8bit-behave" {  } { { "multiplier_8bit.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/multiplier_8bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8bit " "Info: Found entity 1: multiplier_8bit" {  } { { "multiplier_8bit.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/multiplier_8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_set-behave " "Info: Found design unit 1: reg_set-behave" {  } { { "reg_set.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_set.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_set " "Info: Found entity 1: reg_set" {  } { { "reg_set.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/reg_set.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdr-behave " "Info: Found design unit 1: mdr-behave" {  } { { "mdr.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/mdr.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Info: Found entity 1: mdr" {  } { { "mdr.vhd" "" { Text "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/mdr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_8bit " "Info: Elaborating entity \"cpu_8bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "ir ir " "Error: Logic function of type ir and instance \"ir\" is already defined as a signal name or another logic function" {  } { { "cpu_8bit.bdf" "" { Schematic "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/cpu_8bit.bdf" { { 736 2944 3104 864 "ir" "" } { 680 3184 3360 696 "ir\[7..0\]" "" } } } }  } 0 0 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "" 0 -1}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "reg_out reg_out " "Error: Logic function of type reg_out and instance \"reg_out\" is already defined as a signal name or another logic function" {  } { { "cpu_8bit.bdf" "" { Schematic "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/cpu_8bit.bdf" { { 1032 3512 3720 1256 "reg_out" "" } { 1240 2032 2208 1256 "reg_out\[7..0\]" "" } } } }  } 0 0 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "" 0 -1}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "timer timer " "Error: Logic function of type timer and instance \"timer\" is already defined as a signal name or another logic function" {  } { { "cpu_8bit.bdf" "" { Schematic "D:/WorkTable/学习/课程设计/计算机组成原理/小组3综合性实验/（20240609）cpu_8_bit/计算机组成原理课设/cpu_8bit.bdf" { { 608 2944 3096 704 "timer" "" } { 664 3184 3360 680 "timer\[2..0\]" "" } } } }  } 0 0 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 09 23:50:00 2024 " "Error: Processing ended: Sun Jun 09 23:50:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
