#![feature(const_fn, untagged_unions)]
#![no_std]
#![crate_name = "cc26x2"]
#![crate_type = "rlib"]

pub mod aon;
pub mod ccfg;
pub mod chip;
pub mod crt1;
pub mod event;
pub mod gpio;
pub mod gpt;
pub mod i2c;
pub mod ioc;
pub mod memory_map;
pub mod peripheral_interrupts;
pub mod prcm;
pub mod pwm;
pub mod rom;
pub mod rtc;
pub mod trng;
pub mod uart;

pub use crate::crt1::init;


#[macro_export]
macro_rules! default_interrupt_table {
    () => {
        unsafe extern "C" fn unhandled_interrupt() {
            'loop0: loop {}
        }

        generic_isr!(uart0_nvic, event_priority::EVENT_PRIORITY::UART0);
        generic_isr!(uart1_nvic, event_priority::EVENT_PRIORITY::UART1);
        generic_isr!(osc_isr, event_priority::EVENT_PRIORITY::OSC);

        #[link_section = ".vectors"]
        // used Ensures that the symbol is kept until the final binary
        #[used]
        pub static BASE_VECTORS: [unsafe extern "C" fn(); 54] = [
            cc26x2::crt1::_estack,
            cc26x2::crt1::reset_handler,
            unhandled_interrupt, // NMI
            hard_fault_handler,  // Hard Fault
            unhandled_interrupt, // MPU fault
            unhandled_interrupt, // Bus fault
            unhandled_interrupt, // Usage fault
            unhandled_interrupt, // Reserved
            unhandled_interrupt, // Reserved
            unhandled_interrupt, // Reserved
            unhandled_interrupt, // Reserved
            svc_handler,         // SVC
            unhandled_interrupt, // Debug monitor,
            unhandled_interrupt, // Reserved
            unhandled_interrupt, // PendSV
            systick_handler,     // Systick
            generic_isr,         // GPIO Int handler
            generic_isr,         // I2C
            generic_isr,         // RF Core Command & Packet Engine 1
            generic_isr,         // AON SpiSplave Rx, Tx and CS
            generic_isr,         // AON RTC
            uart0_nvic,          // UART0 Rx and Tx
            generic_isr,         // AUX software event 0
            generic_isr,         // SSI0 Rx and Tx
            generic_isr,         // SSI1 Rx and Tx
            generic_isr,         // RF Core Command & Packet Engine 0
            generic_isr,         // RF Core Hardware
            generic_isr,         // RF Core Command Acknowledge
            generic_isr,         // I2S
            generic_isr,         // AUX software event 1
            generic_isr,         // Watchdog timer
            generic_isr,         // Timer 0 subtimer A
            generic_isr,         // Timer 0 subtimer B
            generic_isr,         // Timer 1 subtimer A
            generic_isr,         // Timer 1 subtimer B
            generic_isr,         // Timer 2 subtimer A
            generic_isr,         // Timer 2 subtimer B
            generic_isr,         // Timer 3 subtimer A
            generic_isr,         // Timer 3 subtimer B
            generic_isr,         // Crypto Core Result available
            generic_isr,         // uDMA Software
            generic_isr,         // uDMA Error
            generic_isr,         // Flash controller
            generic_isr,         // Software Event 0
            generic_isr,         // AUX combined event
            generic_isr,         // AON programmable 0
            generic_isr,         // Dynamic Programmable interrupt
            // source (Default: PRCM)
            generic_isr, // AUX Comparator A
            generic_isr, // AUX ADC new sample or ADC DMA
            // done, ADC underflow, ADC overflow
            generic_isr, // TRNG event
            osc_isr,
            generic_isr,
            uart1_nvic,         //uart1
            generic_isr,
        ];
    }
}