# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do AES_Decryption_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Top.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:37 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Top
# -- Compiling architecture structure of Top
# End time: 08:32:37 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/SubBytesKey.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:38 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/SubBytesKey.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SubBytesKey
# -- Compiling architecture Behavioral of SubBytesKey
# End time: 08:32:38 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/StateMach.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:38 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/StateMach.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity StateMach
# -- Compiling architecture Behavioral of StateMach
# End time: 08:32:38 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Rcon.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:38 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Rcon.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Rcon
# -- Compiling architecture Behavioral of Rcon
# End time: 08:32:38 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Mux2to1.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:38 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2to1
# -- Compiling architecture rtl of Mux2to1
# End time: 08:32:38 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/KeySchedule.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:38 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/KeySchedule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity KeySchedule
# -- Compiling architecture Behavioral of KeySchedule
# End time: 08:32:38 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Keyprocessor.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:39 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Keyprocessor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Keyprocessor
# -- Compiling architecture Behavioral of Keyprocessor
# End time: 08:32:39 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Keymem.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:39 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Keymem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Keymem
# -- Compiling architecture Behavioral of Keymem
# End time: 08:32:39 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/InvSubBytes.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:39 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/InvSubBytes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InvSubBytes
# -- Compiling architecture behavioral of InvSubBytes
# End time: 08:32:39 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/InvShiftRows.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:39 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/InvShiftRows.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InvShiftRows
# -- Compiling architecture rtl of InvShiftRows
# End time: 08:32:39 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/GaloisPackage.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:39 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/GaloisPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package GaloisPackage
# -- Compiling package body GaloisPackage
# -- Loading package GaloisPackage
# End time: 08:32:39 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/AddRoundKey.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:39 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/AddRoundKey.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AddRoundKey
# -- Compiling architecture Behavioral of AddRoundKey
# End time: 08:32:40 on Apr 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/InvMixColumns.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:40 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/InvMixColumns.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package GaloisPackage
# -- Compiling entity InvMixColumns
# -- Compiling architecture Behavioral of InvMixColumns
# End time: 08:32:40 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Top_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:32:40 on Apr 28,2025
# vcom -reportprogress 300 -93 -work work C:/D/ProyQuartus/P19_AES_Decryption_tb_alumnos/Top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Top_tb
# -- Compiling architecture behavior of Top_tb
# End time: 08:32:40 on Apr 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Top_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Top_tb 
# Start time: 08:32:40 on Apr 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "InvSubBytes(behavioral)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Keyprocessor(Behavioral)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "StateMach(Behavioral)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_tb(behavior)#1
# Loading work.top(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addroundkey(behavioral)#1
# Loading work.mux2to1(rtl)#1
# Loading work.keyschedule(behavioral)#1
# Loading work.keyprocessor(behavioral)#1
# Loading work.keymem(behavioral)#1
# Loading work.rcon(behavioral)#1
# Loading work.subbyteskey(behavioral)#1
# Loading work.statemach(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.invsubbytes(behavioral)#1
# Loading work.invshiftrows(rtl)#1
# Loading work.galoispackage(body)
# Loading work.invmixcolumns(behavioral)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 6000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U04
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U03
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U03
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U02
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/u9/U02
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /top_tb/uut/u10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_tb/uut/u10
# End time: 08:33:27 on Apr 28,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 15
