<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_2316a256f3db32237c1194573a595ad5.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_pwr.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file contains all the functions prototypes for the PWR firmware library.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_pwr.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__pwr_8h__incl.png" border="0" usemap="#a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_s_t_m32_f4xx___std_periph___driver_2inc_2stm32f4xx__pwr_8h" alt=""/></div>
<map name="a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_s_t_m32_f4xx___std_periph___driver_2inc_2stm32f4xx__pwr_8h" id="a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_s_t_m32_f4xx___std_periph___driver_2inc_2stm32f4xx__pwr_8h">
<area shape="rect" title="This file contains all the functions prototypes for the PWR firmware library." alt="" coords="135,5,319,76"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg..." alt="" coords="181,124,274,151"/>
<area shape="rect" href="stm32f4xx__support_8h.html" title=" " alt="" coords="5,199,148,225"/>
<area shape="rect" href="core__cm4_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File." alt="" coords="223,199,314,225"/>
<area shape="rect" title=" " alt="" coords="125,273,191,300"/>
<area shape="rect" href="system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices." alt="" coords="339,199,481,225"/>
<area shape="rect" href="core__cm_instr_8h.html" title="CMSIS Cortex&#45;M Core Instruction Access Header File." alt="" coords="215,273,323,300"/>
<area shape="rect" href="core__cm_func_8h.html" title="CMSIS Cortex&#45;M Core Function Access Header File." alt="" coords="347,273,459,300"/>
<area shape="rect" href="core__cm_simd_8h.html" title="CMSIS Cortex&#45;M SIMD Header File." alt="" coords="484,273,597,300"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__pwr_8h__dep__incl.png" border="0" usemap="#a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_s_t_m32_f4xx___std_periph___driver_2inc_2stm32f4xx__pwr_8hdep" alt=""/></div>
<map name="a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_s_t_m32_f4xx___std_periph___driver_2inc_2stm32f4xx__pwr_8hdep" id="a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_s_t_m32_f4xx___std_periph___driver_2inc_2stm32f4xx__pwr_8hdep">
<area shape="rect" title="This file contains all the functions prototypes for the PWR firmware library." alt="" coords="109,5,293,76"/>
<area shape="rect" href="stm32f4xx__pwr_8c.html" title="This file provides firmware functions to manage the following functionalities of the Power Controller..." alt="" coords="5,124,191,195"/>
<area shape="rect" href="stm32f4xx__conf_8h.html" title="STM32F4xx Peripherals and Macros Settings. &#160;&#160;Device Dependent Section." alt="" coords="215,131,392,187"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__pwr_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac8ec8a52046b242f03dcf8a4f32fb04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#gac8ec8a52046b242f03dcf8a4f32fb04b">PWR_PVDLevel_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a></td></tr>
<tr class="separator:gac8ec8a52046b242f03dcf8a4f32fb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d090f9683877c0e8a5546a56d5ad888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga0d090f9683877c0e8a5546a56d5ad888">PWR_PVDLevel_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a></td></tr>
<tr class="separator:ga0d090f9683877c0e8a5546a56d5ad888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaccdd03ff6fbfa16e6a1283a2e6b989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#gabaccdd03ff6fbfa16e6a1283a2e6b989">PWR_PVDLevel_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a></td></tr>
<tr class="separator:gabaccdd03ff6fbfa16e6a1283a2e6b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd91e2587a81908837b0a759694fba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#gabbd91e2587a81908837b0a759694fba9">PWR_PVDLevel_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a></td></tr>
<tr class="separator:gabbd91e2587a81908837b0a759694fba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f75ef83b2aa4b0f23f75b01ae6afcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga81f75ef83b2aa4b0f23f75b01ae6afcf">PWR_PVDLevel_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a></td></tr>
<tr class="separator:ga81f75ef83b2aa4b0f23f75b01ae6afcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfeb8ca4a8cb68dd99b1fe087c9440a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga0dfeb8ca4a8cb68dd99b1fe087c9440a">PWR_PVDLevel_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a></td></tr>
<tr class="separator:ga0dfeb8ca4a8cb68dd99b1fe087c9440a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52c143ded625cd4d4f06a5954b55af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#gaf52c143ded625cd4d4f06a5954b55af4">PWR_PVDLevel_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a></td></tr>
<tr class="separator:gaf52c143ded625cd4d4f06a5954b55af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53439278c8f3a05b810b43fc3ad79f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga53439278c8f3a05b810b43fc3ad79f7b">PWR_PVDLevel_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a></td></tr>
<tr class="separator:ga53439278c8f3a05b810b43fc3ad79f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac4485a57abc97aad91eaa0b65ae927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___p_v_d__detection__level.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a>(LEVEL)</td></tr>
<tr class="separator:gabac4485a57abc97aad91eaa0b65ae927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf343d5f472fce7272427576fbf32fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#gadbf343d5f472fce7272427576fbf32fd">PWR_MainRegulator_ON</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gadbf343d5f472fce7272427576fbf32fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02847a5ea72d612e47e14ae7978cf62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga02847a5ea72d612e47e14ae7978cf62c">PWR_LowPowerRegulator_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a></td></tr>
<tr class="separator:ga02847a5ea72d612e47e14ae7978cf62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf58b999bff6b4bf0fb5b97d74a75683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#gabf58b999bff6b4bf0fb5b97d74a75683">PWR_Regulator_ON</a>&#160;&#160;&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#gadbf343d5f472fce7272427576fbf32fd">PWR_MainRegulator_ON</a></td></tr>
<tr class="separator:gabf58b999bff6b4bf0fb5b97d74a75683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13745136d094661358d373b67ebf1ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga13745136d094661358d373b67ebf1ac7">PWR_Regulator_LowPower</a>&#160;&#160;&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga02847a5ea72d612e47e14ae7978cf62c">PWR_LowPowerRegulator_ON</a></td></tr>
<tr class="separator:ga13745136d094661358d373b67ebf1ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c105070272141c0bab5f2b74469072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a>(REGULATOR)</td></tr>
<tr class="separator:ga03c105070272141c0bab5f2b74469072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df5eb3ca2cf995d414f5d9dc5348496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___under_drive__mode.html#ga1df5eb3ca2cf995d414f5d9dc5348496">PWR_MainRegulator_UnderDrive_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59c516cad11a310e8c5b560b00220d45">PWR_CR_MRUDS</a></td></tr>
<tr class="separator:ga1df5eb3ca2cf995d414f5d9dc5348496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d527c6cdd859c112e9d996c66b4e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___under_drive__mode.html#ga45d527c6cdd859c112e9d996c66b4e08">PWR_LowPowerRegulator_UnderDrive_ON</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac1c7718e2c1a57985f79776683bb5464">PWR_CR_LPUDS</a>))</td></tr>
<tr class="separator:ga45d527c6cdd859c112e9d996c66b4e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dc716af19621b8c3ad42d7d41abef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator__state__in___under_drive__mode.html#ga33dc716af19621b8c3ad42d7d41abef5">IS_PWR_REGULATOR_UNDERDRIVE</a>(REGULATOR)</td></tr>
<tr class="separator:ga33dc716af19621b8c3ad42d7d41abef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e1362f3d0b93e8f5f674e18cfc96c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gaa1e1362f3d0b93e8f5f674e18cfc96c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac98ac55fb8764121d4168d99c9b369e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#gaac98ac55fb8764121d4168d99c9b369e">PWR_STOPEntry_WFE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaac98ac55fb8764121d4168d99c9b369e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a94eb1f400dec6e486fbc229cbea8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a>(ENTRY)&#160;&#160;&#160;(((ENTRY) == <a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a>) || ((ENTRY) == <a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#gaac98ac55fb8764121d4168d99c9b369e">PWR_STOPEntry_WFE</a>))</td></tr>
<tr class="separator:ga4a94eb1f400dec6e486fbc229cbea8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3626811fd793b5f5cf9d510acfcbffc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator___voltage___scale.html#ga3626811fd793b5f5cf9d510acfcbffc4">PWR_Regulator_Voltage_Scale1</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:ga3626811fd793b5f5cf9d510acfcbffc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ae6faf954e9478cf719f9b05c9cba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator___voltage___scale.html#ga93ae6faf954e9478cf719f9b05c9cba8">PWR_Regulator_Voltage_Scale2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga93ae6faf954e9478cf719f9b05c9cba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa47332132f96bfed12d177295fbc052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator___voltage___scale.html#gaaa47332132f96bfed12d177295fbc052">PWR_Regulator_Voltage_Scale3</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaaa47332132f96bfed12d177295fbc052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f9039ed34cc5af3d57606c726e66a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___regulator___voltage___scale.html#gab7f9039ed34cc5af3d57606c726e66a2">IS_PWR_REGULATOR_VOLTAGE</a>(VOLTAGE)</td></tr>
<tr class="separator:gab7f9039ed34cc5af3d57606c726e66a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06760a5769e729b06d41e37036d58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga2d06760a5769e729b06d41e37036d58e">PWR_FLAG_WU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a></td></tr>
<tr class="separator:ga2d06760a5769e729b06d41e37036d58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e55f0b5dec2346d5c8dee3ab3c0c2df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df">PWR_FLAG_SB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a></td></tr>
<tr class="separator:ga9e55f0b5dec2346d5c8dee3ab3c0c2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd05d58cc050eeef83a1b5c520b2c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a">PWR_FLAG_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a></td></tr>
<tr class="separator:gaefd05d58cc050eeef83a1b5c520b2c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4937c0a493bc2ff70e7e66c301c191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga4d4937c0a493bc2ff70e7e66c301c191">PWR_FLAG_BRR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</a></td></tr>
<tr class="separator:ga4d4937c0a493bc2ff70e7e66c301c191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0f807d7e91750a9bb571ca94dc5f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga7c0f807d7e91750a9bb571ca94dc5f71">PWR_FLAG_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a></td></tr>
<tr class="separator:ga7c0f807d7e91750a9bb571ca94dc5f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e6f676b98662bb8a707b43f3505a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga06e6f676b98662bb8a707b43f3505a93">PWR_FLAG_ODRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35dfabd53bc335d95d330442cdfac6d">PWR_CSR_ODRDY</a></td></tr>
<tr class="separator:ga06e6f676b98662bb8a707b43f3505a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69becd2046640bb5616a10b183c6876c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga69becd2046640bb5616a10b183c6876c">PWR_FLAG_ODSWRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb55eb15d71248b59e36a158039f9b54">PWR_CSR_ODSWRDY</a></td></tr>
<tr class="separator:ga69becd2046640bb5616a10b183c6876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3b9b846acf34e8a18af7bcf81d8c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga9f3b9b846acf34e8a18af7bcf81d8c79">PWR_FLAG_UDRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31f0172b9dcefa55d772d4cb0eed6687">PWR_CSR_UDSWRDY</a></td></tr>
<tr class="separator:ga9f3b9b846acf34e8a18af7bcf81d8c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ada28e60d553d036ebfabdd5566f52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga1ada28e60d553d036ebfabdd5566f52b">PWR_FLAG_REGRDY</a>&#160;&#160;&#160;<a class="el" href="group___p_w_r___flag.html#ga7c0f807d7e91750a9bb571ca94dc5f71">PWR_FLAG_VOSRDY</a></td></tr>
<tr class="separator:ga1ada28e60d553d036ebfabdd5566f52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc822638d0dd52d2f920808dd96c00a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#gadc822638d0dd52d2f920808dd96c00a1">IS_PWR_GET_FLAG</a>(FLAG)</td></tr>
<tr class="separator:gadc822638d0dd52d2f920808dd96c00a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d35a770e683e4a0baf3aac350fcb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___flag.html#ga36d35a770e683e4a0baf3aac350fcb5a">IS_PWR_CLEAR_FLAG</a>(FLAG)</td></tr>
<tr class="separator:ga36d35a770e683e4a0baf3aac350fcb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a> (void)</td></tr>
<tr class="memdesc:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the PWR peripheral registers to their default reset values. <br  />
  <a href="group___p_w_r.html#gad03a0aac7bc3bc3a9fd012f3769a6990">More...</a><br /></td></tr>
<tr class="separator:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0741aea35572b1a75f82b74de12df800"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0741aea35572b1a75f82b74de12df800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables access to the backup domain (RTC registers, RTC backup data registers and backup SRAM).  <a href="group___p_w_r.html#ga0741aea35572b1a75f82b74de12df800">More...</a><br /></td></tr>
<tr class="separator:ga0741aea35572b1a75f82b74de12df800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a> (uint32_t PWR_PVDLevel)</td></tr>
<tr class="memdesc:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the voltage threshold detected by the Power Voltage Detector(PVD).  <a href="group___p_w_r.html#ga237c143ef6aa55abb8049fa7bf24ab8f">More...</a><br /></td></tr>
<tr class="separator:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cad476b816e0a33594a933b3ed1acd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga42cad476b816e0a33594a933b3ed1acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Power Voltage Detector(PVD).  <a href="group___p_w_r.html#ga42cad476b816e0a33594a933b3ed1acd">More...</a><br /></td></tr>
<tr class="separator:ga42cad476b816e0a33594a933b3ed1acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">PWR_BackupRegulatorCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Backup Regulator.  <a href="group___p_w_r.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">More...</a><br /></td></tr>
<tr class="separator:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada193dea79762f379d4e666a98f28d89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#gada193dea79762f379d4e666a98f28d89">PWR_MainRegulatorModeConfig</a> (uint32_t PWR_Regulator_Voltage)</td></tr>
<tr class="memdesc:gada193dea79762f379d4e666a98f28d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the main internal regulator output voltage.  <a href="group___p_w_r.html#gada193dea79762f379d4e666a98f28d89">More...</a><br /></td></tr>
<tr class="separator:gada193dea79762f379d4e666a98f28d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547343cc21342f0f0c66c51cbbf274e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga547343cc21342f0f0c66c51cbbf274e9">PWR_OverDriveCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga547343cc21342f0f0c66c51cbbf274e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Over-Drive.  <a href="group___p_w_r.html#ga547343cc21342f0f0c66c51cbbf274e9">More...</a><br /></td></tr>
<tr class="separator:ga547343cc21342f0f0c66c51cbbf274e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0f38d37bbbe83743da490232c401cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga9d0f38d37bbbe83743da490232c401cb">PWR_OverDriveSWCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9d0f38d37bbbe83743da490232c401cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Over-Drive switching.  <a href="group___p_w_r.html#ga9d0f38d37bbbe83743da490232c401cb">More...</a><br /></td></tr>
<tr class="separator:ga9d0f38d37bbbe83743da490232c401cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd92c224ccbd9a94ec457faac2841b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#gafbd92c224ccbd9a94ec457faac2841b9">PWR_UnderDriveCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafbd92c224ccbd9a94ec457faac2841b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Under-Drive mode.  <a href="group___p_w_r.html#gafbd92c224ccbd9a94ec457faac2841b9">More...</a><br /></td></tr>
<tr class="separator:gafbd92c224ccbd9a94ec457faac2841b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">PWR_FlashPowerDownCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Flash Power Down in STOP mode.  <a href="group___p_w_r.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">More...</a><br /></td></tr>
<tr class="separator:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694676ac06a9baf50eae45adae0118ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a> (uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</td></tr>
<tr class="memdesc:ga694676ac06a9baf50eae45adae0118ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters STOP mode.  <a href="group___p_w_r.html#ga694676ac06a9baf50eae45adae0118ab">More...</a><br /></td></tr>
<tr class="separator:ga694676ac06a9baf50eae45adae0118ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6b21d0ecbaf60d866927811e90e08c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#gaca6b21d0ecbaf60d866927811e90e08c">PWR_EnterUnderDriveSTOPMode</a> (uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</td></tr>
<tr class="memdesc:gaca6b21d0ecbaf60d866927811e90e08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters in Under-Drive STOP mode.  <a href="group___p_w_r.html#gaca6b21d0ecbaf60d866927811e90e08c">More...</a><br /></td></tr>
<tr class="separator:gaca6b21d0ecbaf60d866927811e90e08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ddae00a9c327b81b24d2597b0052f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a> (void)</td></tr>
<tr class="memdesc:ga00ddae00a9c327b81b24d2597b0052f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters STANDBY mode.  <a href="group___p_w_r.html#ga00ddae00a9c327b81b24d2597b0052f3">More...</a><br /></td></tr>
<tr class="separator:ga00ddae00a9c327b81b24d2597b0052f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980163a4d83304280ee34942464b4ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a> (uint32_t PWR_FLAG)</td></tr>
<tr class="memdesc:gaa980163a4d83304280ee34942464b4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified PWR flag is set or not.  <a href="group___p_w_r.html#gaa980163a4d83304280ee34942464b4ec">More...</a><br /></td></tr>
<tr class="separator:gaa980163a4d83304280ee34942464b4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a> (uint32_t PWR_FLAG)</td></tr>
<tr class="memdesc:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the PWR's pending flags.  <a href="group___p_w_r.html#ga01c4b2fbd16514b993324e101c3ddf7c">More...</a><br /></td></tr>
<tr class="separator:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This file contains all the functions prototypes for the PWR firmware library. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.7.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>20-May-2016</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
<p >Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </p>

<p class="definition">Definition in file <a class="el" href="stm32f4xx__pwr_8h_source.html">stm32f4xx_pwr.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
