{
  "Top": "conv4",
  "RtlTop": "conv4",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv4_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "filter": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv4"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1066025",
    "Latency": "1066024"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv4",
    "Version": "1.0",
    "DisplayName": "Conv4",
    "Revision": "2113926254",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv4_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
      "..\/..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.h"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Conv4\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv4_control_s_axi.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_C1_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_C2_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_F1_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_F2_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_L1_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_L2_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_M1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_M2.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_VITIS_LOOP_87_1.vhd",
      "impl\/vhdl\/conv4_conv4_Pipeline_VITIS_LOOP_174_7.vhd",
      "impl\/vhdl\/conv4_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv4_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/conv4_filter_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv4_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv4_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv4_gmem0_m_axi.vhd",
      "impl\/vhdl\/conv4_inp_image_local_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv4_sparsemux_27_4_32_1_1.vhd",
      "impl\/vhdl\/conv4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv4_control_s_axi.v",
      "impl\/verilog\/conv4_conv4_Pipeline_C1_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_C2_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_F1_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_F2_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_L1_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_L2_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_M1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_M2.v",
      "impl\/verilog\/conv4_conv4_Pipeline_VITIS_LOOP_87_1.v",
      "impl\/verilog\/conv4_conv4_Pipeline_VITIS_LOOP_174_7.v",
      "impl\/verilog\/conv4_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv4_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/conv4_filter_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv4_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv4_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv4_gmem0_m_axi.v",
      "impl\/verilog\/conv4_inp_image_local_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/conv4_inp_image_local_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/conv4_sparsemux_27_4_32_1_1.v",
      "impl\/verilog\/conv4.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv4_v1_0\/data\/conv4.mdd",
      "impl\/misc\/drivers\/conv4_v1_0\/data\/conv4.tcl",
      "impl\/misc\/drivers\/conv4_v1_0\/data\/conv4.yaml",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/xconv4.c",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/xconv4.h",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/xconv4_hw.h",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/xconv4_linux.c",
      "impl\/misc\/drivers\/conv4_v1_0\/src\/xconv4_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv4_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/conv4_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/conv4_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv4.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv4_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv4_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv4_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv4_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv4_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv4_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inp_img_1",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 31 to 0 of inp_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "inp_img_2",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 63 to 32 of inp_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        },
        {
          "offset": "0x28",
          "name": "filter_1",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 31 to 0 of filter"
            }]
        },
        {
          "offset": "0x2c",
          "name": "filter_2",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 63 to 32 of filter"
            }]
        },
        {
          "offset": "0x34",
          "name": "bias_1",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        },
        {
          "offset": "0x38",
          "name": "bias_2",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 63 to 32 of bias"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "bias"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "inp_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "filter"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv4",
      "BindInstances": "inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U add_ln78_1_fu_6885_p2 icmp_ln78_fu_6891_p2 add_ln78_fu_6897_p2 empty_203_fu_6907_p2 empty_205_fu_7838_p2 fadd_32ns_32ns_32_4_full_dsp_1_U4433 fadd_32ns_32ns_32_4_full_dsp_1_U4500 fmul_32ns_32ns_32_3_max_dsp_1_U4756 fmul_32ns_32ns_32_3_max_dsp_1_U4758 fmul_32ns_32ns_32_3_max_dsp_1_U4762 fadd_32ns_32ns_32_4_full_dsp_1_U4274 fadd_32ns_32ns_32_4_full_dsp_1_U4341 fadd_32ns_32ns_32_4_full_dsp_1_U4546 fmul_32ns_32ns_32_3_max_dsp_1_U4917 fmul_32ns_32ns_32_3_max_dsp_1_U4921 fmul_32ns_32ns_32_3_max_dsp_1_U4679 fadd_32ns_32ns_32_4_full_dsp_1_U4200 fadd_32ns_32ns_32_4_full_dsp_1_U4227 fadd_32ns_32ns_32_4_full_dsp_1_U4396 fadd_32ns_32ns_32_4_full_dsp_1_U4574 control_s_axi_U gmem0_m_axi_U",
      "Instances": [
        {
          "ModuleName": "conv4_Pipeline_L1_1",
          "InstanceName": "grp_conv4_Pipeline_L1_1_fu_4436",
          "BindInstances": "icmp_ln71_fu_527_p2 add_ln71_fu_533_p2 add_ln71_1_fu_586_p2 add_ln71_2_fu_543_p2 icmp_ln71_1_fu_549_p2 select_ln71_fu_555_p3"
        },
        {
          "ModuleName": "conv4_Pipeline_F1_1",
          "InstanceName": "grp_conv4_Pipeline_F1_1_fu_4468",
          "BindInstances": "icmp_ln81_fu_257_p2 add_ln81_fu_263_p2 add_ln81_1_fu_312_p2 add_ln81_2_fu_273_p2 icmp_ln81_1_fu_279_p2 select_ln81_fu_285_p3"
        },
        {
          "ModuleName": "conv4_Pipeline_VITIS_LOOP_87_1",
          "InstanceName": "grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484",
          "BindInstances": "icmp_ln87_fu_4768_p2 add_ln87_fu_4774_p2"
        },
        {
          "ModuleName": "conv4_Pipeline_C1_1",
          "InstanceName": "grp_conv4_Pipeline_C1_1_fu_4826",
          "BindInstances": "icmp_ln93_fu_11127_p2 add_ln93_fu_11133_p2 add_ln98_8_fu_11168_p2 add_ln98_fu_11205_p2 add_ln98_1_fu_11236_p2 add_ln98_2_fu_11267_p2 add_ln98_3_fu_11285_p2 add_ln98_4_fu_11302_p2 add_ln98_5_fu_11332_p2 add_ln98_6_fu_11349_p2 add_ln98_7_fu_11362_p2"
        },
        {
          "ModuleName": "conv4_Pipeline_M1",
          "InstanceName": "grp_conv4_Pipeline_M1_fu_5202",
          "BindInstances": "icmp_ln136_fu_1591_p2 add_ln136_fu_1597_p2 sparsemux_27_4_32_1_1_U1823 icmp_ln143_fu_2412_p2 icmp_ln143_1_fu_2418_p2 or_ln143_fu_2424_p2 and_ln143_fu_2430_p2 sparsemux_27_4_32_1_1_U1824 icmp_ln143_2_fu_2462_p2 icmp_ln143_3_fu_2468_p2 or_ln143_1_fu_2474_p2 and_ln143_1_fu_2480_p2 sparsemux_27_4_32_1_1_U1825 icmp_ln143_4_fu_2512_p2 icmp_ln143_5_fu_2518_p2 or_ln143_2_fu_2524_p2 and_ln143_2_fu_2530_p2 sparsemux_27_4_32_1_1_U1826 icmp_ln143_6_fu_2562_p2 icmp_ln143_7_fu_2568_p2 or_ln143_3_fu_2574_p2 and_ln143_3_fu_2580_p2 sparsemux_27_4_32_1_1_U1827 icmp_ln143_8_fu_2612_p2 icmp_ln143_9_fu_2618_p2 or_ln143_4_fu_2624_p2 and_ln143_4_fu_2630_p2 sparsemux_27_4_32_1_1_U1828 icmp_ln143_10_fu_2662_p2 icmp_ln143_11_fu_2668_p2 or_ln143_5_fu_2674_p2 and_ln143_5_fu_2680_p2 sparsemux_27_4_32_1_1_U1829 icmp_ln143_12_fu_2712_p2 icmp_ln143_13_fu_2718_p2 or_ln143_6_fu_2724_p2 and_ln143_6_fu_2730_p2 sparsemux_27_4_32_1_1_U1830 icmp_ln143_14_fu_2762_p2 icmp_ln143_15_fu_2768_p2 or_ln143_7_fu_2774_p2 and_ln143_7_fu_2780_p2 sparsemux_27_4_32_1_1_U1831 icmp_ln143_16_fu_2812_p2 icmp_ln143_17_fu_2818_p2 or_ln143_8_fu_2824_p2 and_ln143_8_fu_2830_p2 sparsemux_27_4_32_1_1_U1832 icmp_ln143_18_fu_2862_p2 icmp_ln143_19_fu_2868_p2 or_ln143_9_fu_2874_p2 and_ln143_9_fu_2880_p2 sparsemux_27_4_32_1_1_U1833 icmp_ln143_20_fu_2912_p2 icmp_ln143_21_fu_2918_p2 or_ln143_10_fu_2924_p2 and_ln143_10_fu_2930_p2 sparsemux_27_4_32_1_1_U1834 icmp_ln143_22_fu_2962_p2 icmp_ln143_23_fu_2968_p2 or_ln143_11_fu_2974_p2 and_ln143_11_fu_2980_p2 sparsemux_27_4_32_1_1_U1835 icmp_ln143_24_fu_3011_p2 icmp_ln143_25_fu_3017_p2 or_ln143_12_fu_3023_p2 and_ln143_12_fu_3029_p2 select_ln136_fu_2436_p3 select_ln136_1_fu_2486_p3 select_ln136_2_fu_2536_p3 select_ln136_3_fu_2586_p3 select_ln136_4_fu_2636_p3 select_ln136_5_fu_2686_p3 select_ln136_6_fu_2736_p3 select_ln136_7_fu_2786_p3 select_ln136_8_fu_2836_p3 select_ln136_9_fu_2886_p3 select_ln136_10_fu_2936_p3 select_ln136_11_fu_2986_p3 select_ln136_12_fu_3035_p3"
        },
        {
          "ModuleName": "conv4_Pipeline_L2_1",
          "InstanceName": "grp_conv4_Pipeline_L2_1_fu_5379",
          "BindInstances": "icmp_ln157_fu_527_p2 add_ln157_fu_533_p2 add_ln157_1_fu_586_p2 add_ln157_2_fu_543_p2 icmp_ln157_1_fu_549_p2 select_ln157_fu_555_p3"
        },
        {
          "ModuleName": "conv4_Pipeline_F2_1",
          "InstanceName": "grp_conv4_Pipeline_F2_1_fu_5411",
          "BindInstances": "icmp_ln168_fu_257_p2 add_ln168_fu_263_p2 add_ln168_1_fu_312_p2 add_ln168_2_fu_273_p2 icmp_ln168_1_fu_279_p2 select_ln168_fu_285_p3"
        },
        {
          "ModuleName": "conv4_Pipeline_VITIS_LOOP_174_7",
          "InstanceName": "grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427",
          "BindInstances": "icmp_ln174_fu_4768_p2 add_ln174_fu_4774_p2"
        },
        {
          "ModuleName": "conv4_Pipeline_C2_1",
          "InstanceName": "grp_conv4_Pipeline_C2_1_fu_5769",
          "BindInstances": "icmp_ln178_fu_11127_p2 add_ln178_fu_11133_p2 add_ln182_8_fu_11168_p2 add_ln182_fu_11205_p2 add_ln182_1_fu_11236_p2 add_ln182_2_fu_11267_p2 add_ln182_3_fu_11285_p2 add_ln182_4_fu_11302_p2 add_ln182_5_fu_11332_p2 add_ln182_6_fu_11349_p2 add_ln182_7_fu_11362_p2"
        },
        {
          "ModuleName": "conv4_Pipeline_M2",
          "InstanceName": "grp_conv4_Pipeline_M2_fu_6145",
          "BindInstances": "icmp_ln229_fu_1591_p2 add_ln229_fu_1597_p2 sparsemux_27_4_32_1_1_U3830 icmp_ln234_fu_2412_p2 icmp_ln234_1_fu_2418_p2 or_ln234_fu_2424_p2 and_ln234_fu_2430_p2 sparsemux_27_4_32_1_1_U3831 icmp_ln234_2_fu_2462_p2 icmp_ln234_3_fu_2468_p2 or_ln234_1_fu_2474_p2 and_ln234_1_fu_2480_p2 sparsemux_27_4_32_1_1_U3832 icmp_ln234_4_fu_2512_p2 icmp_ln234_5_fu_2518_p2 or_ln234_2_fu_2524_p2 and_ln234_2_fu_2530_p2 sparsemux_27_4_32_1_1_U3833 icmp_ln234_6_fu_2562_p2 icmp_ln234_7_fu_2568_p2 or_ln234_3_fu_2574_p2 and_ln234_3_fu_2580_p2 sparsemux_27_4_32_1_1_U3834 icmp_ln234_8_fu_2612_p2 icmp_ln234_9_fu_2618_p2 or_ln234_4_fu_2624_p2 and_ln234_4_fu_2630_p2 sparsemux_27_4_32_1_1_U3835 icmp_ln234_10_fu_2662_p2 icmp_ln234_11_fu_2668_p2 or_ln234_5_fu_2674_p2 and_ln234_5_fu_2680_p2 sparsemux_27_4_32_1_1_U3836 icmp_ln234_12_fu_2712_p2 icmp_ln234_13_fu_2718_p2 or_ln234_6_fu_2724_p2 and_ln234_6_fu_2730_p2 sparsemux_27_4_32_1_1_U3837 icmp_ln234_14_fu_2762_p2 icmp_ln234_15_fu_2768_p2 or_ln234_7_fu_2774_p2 and_ln234_7_fu_2780_p2 sparsemux_27_4_32_1_1_U3838 icmp_ln234_16_fu_2812_p2 icmp_ln234_17_fu_2818_p2 or_ln234_8_fu_2824_p2 and_ln234_8_fu_2830_p2 sparsemux_27_4_32_1_1_U3839 icmp_ln234_18_fu_2862_p2 icmp_ln234_19_fu_2868_p2 or_ln234_9_fu_2874_p2 and_ln234_9_fu_2880_p2 sparsemux_27_4_32_1_1_U3840 icmp_ln234_20_fu_2912_p2 icmp_ln234_21_fu_2918_p2 or_ln234_10_fu_2924_p2 and_ln234_10_fu_2930_p2 sparsemux_27_4_32_1_1_U3841 icmp_ln234_22_fu_2962_p2 icmp_ln234_23_fu_2968_p2 or_ln234_11_fu_2974_p2 and_ln234_11_fu_2980_p2 sparsemux_27_4_32_1_1_U3842 icmp_ln234_24_fu_3011_p2 icmp_ln234_25_fu_3017_p2 or_ln234_12_fu_3023_p2 and_ln234_12_fu_3029_p2 select_ln229_fu_2436_p3 select_ln229_1_fu_2486_p3 select_ln229_2_fu_2536_p3 select_ln229_3_fu_2586_p3 select_ln229_4_fu_2636_p3 select_ln229_5_fu_2686_p3 select_ln229_6_fu_2736_p3 select_ln229_7_fu_2786_p3 select_ln229_8_fu_2836_p3 select_ln229_9_fu_2886_p3 select_ln229_10_fu_2936_p3 select_ln229_11_fu_2986_p3 select_ln229_12_fu_3035_p3"
        }
      ]
    },
    "Info": {
      "conv4_Pipeline_L1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_F1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_VITIS_LOOP_87_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_C1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_M1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_L2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_F2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_VITIS_LOOP_174_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_C2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4_Pipeline_M2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv4_Pipeline_L1_1": {
        "Latency": {
          "LatencyBest": "43203",
          "LatencyAvg": "43203",
          "LatencyWorst": "43203",
          "PipelineII": "43201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L1_1",
            "TripCount": "43200",
            "Latency": "43201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "132",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_F1_1": {
        "Latency": {
          "LatencyBest": "1731",
          "LatencyAvg": "1731",
          "LatencyWorst": "1731",
          "PipelineII": "1729",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "F1_1",
            "TripCount": "1728",
            "Latency": "1729",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_VITIS_LOOP_87_1": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "171",
          "LatencyWorst": "171",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.619"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_87_1",
            "TripCount": "169",
            "Latency": "169",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5418",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "1580",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_C1_1": {
        "Latency": {
          "LatencyBest": "621",
          "LatencyAvg": "621",
          "LatencyWorst": "621",
          "PipelineII": "579",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "C1_1",
            "TripCount": "192",
            "Latency": "619",
            "PipelineII": "3",
            "PipelineDepth": "47"
          }],
        "Area": {
          "FF": "196911",
          "AVAIL_FF": "460800",
          "UTIL_FF": "42",
          "LUT": "89247",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "38",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_M1": {
        "Latency": {
          "LatencyBest": "177",
          "LatencyAvg": "177",
          "LatencyWorst": "177",
          "PipelineII": "176",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "M1",
            "TripCount": "13",
            "Latency": "175",
            "PipelineII": "13",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "962",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2218",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_L2_1": {
        "Latency": {
          "LatencyBest": "43203",
          "LatencyAvg": "43203",
          "LatencyWorst": "43203",
          "PipelineII": "43201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L2_1",
            "TripCount": "43200",
            "Latency": "43201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "132",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_F2_1": {
        "Latency": {
          "LatencyBest": "1731",
          "LatencyAvg": "1731",
          "LatencyWorst": "1731",
          "PipelineII": "1729",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "F2_1",
            "TripCount": "1728",
            "Latency": "1729",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_VITIS_LOOP_174_7": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "171",
          "LatencyWorst": "171",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.619"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_174_7",
            "TripCount": "169",
            "Latency": "169",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5418",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "1580",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_C2_1": {
        "Latency": {
          "LatencyBest": "621",
          "LatencyAvg": "621",
          "LatencyWorst": "621",
          "PipelineII": "579",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "C2_1",
            "TripCount": "192",
            "Latency": "619",
            "PipelineII": "3",
            "PipelineDepth": "47"
          }],
        "Area": {
          "FF": "196911",
          "AVAIL_FF": "460800",
          "UTIL_FF": "42",
          "LUT": "89247",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "38",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4_Pipeline_M2": {
        "Latency": {
          "LatencyBest": "177",
          "LatencyAvg": "177",
          "LatencyWorst": "177",
          "PipelineII": "176",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "M2",
            "TripCount": "13",
            "Latency": "175",
            "PipelineII": "13",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "962",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2218",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv4": {
        "Latency": {
          "LatencyBest": "1066024",
          "LatencyAvg": "1066024",
          "LatencyWorst": "1066024",
          "PipelineII": "1066025",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "L4",
            "TripCount": "192",
            "Latency": "489792",
            "PipelineII": "",
            "PipelineDepth": "2551"
          },
          {
            "Name": "L7",
            "TripCount": "192",
            "Latency": "489792",
            "PipelineII": "",
            "PipelineDepth": "2551"
          }
        ],
        "Area": {
          "BRAM_18K": "213",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "34",
          "DSP": "2649",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "153",
          "FF": "612946",
          "AVAIL_FF": "460800",
          "UTIL_FF": "133",
          "LUT": "429361",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "186",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 18:15:03 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
