

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Mon Sep  4 23:51:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      150|      150|         8|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     447|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     447|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U2847  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_169_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln46_fu_181_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln47_fu_223_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln49_fu_271_p2       |         +|   0|  0|   7|           6|           6|
    |sub_ln49_fu_262_p2       |         -|   0|  0|   7|           6|           6|
    |icmp_ln46_fu_163_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln47_fu_187_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln46_1_fu_201_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln46_fu_193_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  85|          43|          34|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j1_load                |   9|          2|    4|          8|
    |i2_fu_64                                |   9|          2|    4|          8|
    |indvar_flatten19_fu_68                  |   9|          2|    8|         16|
    |j1_fu_60                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i2_fu_64                          |   4|   0|    4|          0|
    |indvar_flatten19_fu_68            |   8|   0|    8|          0|
    |j1_fu_60                          |   4|   0|    4|          0|
    |p_cast9_mid2_v_reg_333            |   2|   0|    2|          0|
    |select_ln46_reg_323               |   4|   0|    4|          0|
    |trunc_ln46_reg_328                |   2|   0|    2|          0|
    |v36_reg_363                       |  32|   0|   32|          0|
    |v37_reg_368                       |  32|   0|   32|          0|
    |v84_1_addr_reg_345                |   6|   0|    6|          0|
    |v84_2_addr_reg_351                |   6|   0|    6|          0|
    |v84_3_addr_reg_357                |   6|   0|    6|          0|
    |v84_addr_reg_339                  |   6|   0|    6|          0|
    |trunc_ln46_reg_328                |  64|  32|    2|          0|
    |v84_1_addr_reg_345                |  64|  32|    6|          0|
    |v84_2_addr_reg_351                |  64|  32|    6|          0|
    |v84_3_addr_reg_357                |  64|  32|    6|          0|
    |v84_addr_reg_339                  |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 447| 160|  153|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_633_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i2_l_j1|  return value|
|v84_address0        |  out|    6|   ap_memory|                                     v84|         array|
|v84_ce0             |  out|    1|   ap_memory|                                     v84|         array|
|v84_we0             |  out|    1|   ap_memory|                                     v84|         array|
|v84_d0              |  out|   32|   ap_memory|                                     v84|         array|
|v84_address1        |  out|    6|   ap_memory|                                     v84|         array|
|v84_ce1             |  out|    1|   ap_memory|                                     v84|         array|
|v84_q1              |   in|   32|   ap_memory|                                     v84|         array|
|v84_1_address0      |  out|    6|   ap_memory|                                   v84_1|         array|
|v84_1_ce0           |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_we0           |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_d0            |  out|   32|   ap_memory|                                   v84_1|         array|
|v84_1_address1      |  out|    6|   ap_memory|                                   v84_1|         array|
|v84_1_ce1           |  out|    1|   ap_memory|                                   v84_1|         array|
|v84_1_q1            |   in|   32|   ap_memory|                                   v84_1|         array|
|v84_2_address0      |  out|    6|   ap_memory|                                   v84_2|         array|
|v84_2_ce0           |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_we0           |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_d0            |  out|   32|   ap_memory|                                   v84_2|         array|
|v84_2_address1      |  out|    6|   ap_memory|                                   v84_2|         array|
|v84_2_ce1           |  out|    1|   ap_memory|                                   v84_2|         array|
|v84_2_q1            |   in|   32|   ap_memory|                                   v84_2|         array|
|v84_3_address0      |  out|    6|   ap_memory|                                   v84_3|         array|
|v84_3_ce0           |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_we0           |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_d0            |  out|   32|   ap_memory|                                   v84_3|         array|
|v84_3_address1      |  out|    6|   ap_memory|                                   v84_3|         array|
|v84_3_ce1           |  out|    1|   ap_memory|                                   v84_3|         array|
|v84_3_q1            |   in|   32|   ap_memory|                                   v84_3|         array|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

