#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Aug 21 14:43:48 2023
# Process ID: 1011721
# Current directory: /home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1
# Command line: vivado -log accelerator.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source accelerator.tcl -notrace
# Log file: /home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator.vdi
# Journal file: /home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source accelerator.tcl -notrace
Command: link_design -top accelerator -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2732.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 19604
INFO: [Netlist 29-17] Analyzing 1029 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.srcs/constrs_1/imports/acc_dse_env-main/Nexys-A7-100T-b.xdc]
Finished Parsing XDC File [/home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.srcs/constrs_1/imports/acc_dse_env-main/Nexys-A7-100T-b.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.672 ; gain = 0.000 ; free physical = 2558 ; free virtual = 19501
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2788.672 ; gain = 60.148 ; free physical = 2558 ; free virtual = 19501
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2852.703 ; gain = 64.031 ; free physical = 2527 ; free virtual = 19471

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 192880076

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3007.516 ; gain = 154.812 ; free physical = 2121 ; free virtual = 19083

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d009ac49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1978 ; free virtual = 18939
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15fd03b36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1978 ; free virtual = 18940
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ba317dc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1977 ; free virtual = 18939
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ba317dc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1977 ; free virtual = 18939
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ba317dc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1977 ; free virtual = 18939
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ba317dc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1977 ; free virtual = 18939
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              47  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1977 ; free virtual = 18939
Ending Logic Optimization Task | Checksum: 149c8d1bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.453 ; gain = 0.000 ; free physical = 1977 ; free virtual = 18939

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 74 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 148
Ending PowerOpt Patch Enables Task | Checksum: 149c8d1bb

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1726 ; free virtual = 18722
Ending Power Optimization Task | Checksum: 149c8d1bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3480.453 ; gain = 292.000 ; free physical = 1731 ; free virtual = 18726

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 149c8d1bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1731 ; free virtual = 18726

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1731 ; free virtual = 18726
Ending Netlist Obfuscation Task | Checksum: 149c8d1bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1731 ; free virtual = 18726
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3480.453 ; gain = 691.781 ; free physical = 1731 ; free virtual = 18726
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1729 ; free virtual = 18727
INFO: [Common 17-1381] The checkpoint '/home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file accelerator_drc_opted.rpt -pb accelerator_drc_opted.pb -rpx accelerator_drc_opted.rpx
Command: report_drc -file accelerator_drc_opted.rpt -pb accelerator_drc_opted.pb -rpx accelerator_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/soft64/xilinx/ferramentas/Vivado/2021.1/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[3].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (ifmap_ce_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[3].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (ifmap_ce_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1671 ; free virtual = 18672
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11224bee4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1671 ; free virtual = 18672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1671 ; free virtual = 18672

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[2].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 37 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/gen_core[3].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
	IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 {RAMB36E1}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103a4253a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1705 ; free virtual = 18710

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae309a18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1705 ; free virtual = 18710

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae309a18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1705 ; free virtual = 18710
Phase 1 Placer Initialization | Checksum: 1ae309a18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1704 ; free virtual = 18709

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19fc4c2c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1691 ; free virtual = 18697

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11570de56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1691 ; free virtual = 18697

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 172d1e9aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1691 ; free virtual = 18697

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 61 nets or LUTs. Breaked 3 LUTs, combined 58 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1645 ; free virtual = 18653

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             58  |                    61  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             58  |                    61  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 26f0b1edf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1646 ; free virtual = 18654
Phase 2.4 Global Placement Core | Checksum: 27cdf6134

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1646 ; free virtual = 18654
Phase 2 Global Placement | Checksum: 27cdf6134

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1648 ; free virtual = 18656

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20b36bc1e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1647 ; free virtual = 18656

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d53affbb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1648 ; free virtual = 18657

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ebc56d7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1650 ; free virtual = 18658

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196e1153b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1650 ; free virtual = 18658

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13b8f791e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1657 ; free virtual = 18666

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 265bd3adb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1561 ; free virtual = 18580

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19b813a09

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1555 ; free virtual = 18574

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1be1ddb6b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1555 ; free virtual = 18574

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 197b87595

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1565 ; free virtual = 18586
Phase 3 Detail Placement | Checksum: 197b87595

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1566 ; free virtual = 18588

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9dda1ac9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-5921.515 |
Phase 1 Physical Synthesis Initialization | Checksum: 9bba9f2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1564 ; free virtual = 18586
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 7f836aaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1564 ; free virtual = 18586
Phase 4.1.1.1 BUFG Insertion | Checksum: 9dda1ac9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1564 ; free virtual = 18586

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.616. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 101a92218

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1555 ; free virtual = 18581

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1555 ; free virtual = 18581
Phase 4.1 Post Commit Optimization | Checksum: 101a92218

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1555 ; free virtual = 18581

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 101a92218

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1552 ; free virtual = 18577

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 101a92218

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1555 ; free virtual = 18580
Phase 4.3 Placer Reporting | Checksum: 101a92218

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1553 ; free virtual = 18579

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1553 ; free virtual = 18579

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1553 ; free virtual = 18579
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17481a593

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1554 ; free virtual = 18579
Ending Placer Task | Checksum: bab7db53

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1554 ; free virtual = 18579
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1582 ; free virtual = 18608
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1586 ; free virtual = 18627
INFO: [Common 17-1381] The checkpoint '/home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file accelerator_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1591 ; free virtual = 18632
INFO: [runtcl-4] Executing : report_utilization -file accelerator_utilization_placed.rpt -pb accelerator_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file accelerator_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1597 ; free virtual = 18638
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 8.38s |  WALL: 2.01s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1565 ; free virtual = 18606

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-5921.515 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a37281c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1569 ; free virtual = 18610
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-5921.515 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a37281c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1568 ; free virtual = 18609

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.616 | TNS=-5921.515 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][0].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][0]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.613 | TNS=-5920.991 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[28].  Re-placed instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[28]
INFO: [Physopt 32-735] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.587 | TNS=-5920.773 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.576 | TNS=-5920.558 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.567 | TNS=-5920.359 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.545 | TNS=-5920.200 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][6].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][6]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-5919.750 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.518 | TNS=-5919.638 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][14].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][14]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.508 | TNS=-5919.435 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][7].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][7]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.483 | TNS=-5919.029 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][14].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][14]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.477 | TNS=-5918.831 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][14].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][14]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.475 | TNS=-5918.640 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][0].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][0]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.470 | TNS=-5918.274 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][9].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][9]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.465 | TNS=-5917.950 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][9].  Did not re-place instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][9]
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[14].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE14.BRAM_SINGLE_MACRO_inst/DO[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.464 | TNS=-5917.741 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][10].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][10]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.458 | TNS=-5917.489 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][5].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][5]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.457 | TNS=-5917.173 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][14].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][14]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-5917.027 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[25].  Re-placed instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[25]
INFO: [Physopt 32-735] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.451 | TNS=-5916.858 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][12].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][12]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.450 | TNS=-5916.520 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][7].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][7]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.447 | TNS=-5916.175 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/reg_bias_value[0].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/reg_bias_value_reg[0]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/reg_bias_value[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.447 | TNS=-5915.864 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][14].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][14]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.444 | TNS=-5915.726 |
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE5.BRAM_SINGLE_MACRO_inst/DO[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.437 | TNS=-5915.576 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][4].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][4]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.430 | TNS=-5915.159 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][6].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][6]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.429 | TNS=-5914.945 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.429 | TNS=-5914.925 |
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[19].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE19.BRAM_SINGLE_MACRO_inst/DO[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[9]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-5914.525 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,1][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.425 | TNS=-5914.505 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][7].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][7]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.424 | TNS=-5914.182 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][12].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][12]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.421 | TNS=-5913.842 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.420 | TNS=-5913.814 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][4].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][4]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.419 | TNS=-5913.658 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][15].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][15]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.414 | TNS=-5913.638 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][15].  Did not re-place instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][15]
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[19].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE19.BRAM_SINGLE_MACRO_inst/DO[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[15]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[15]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[15]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.414 | TNS=-5911.838 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][4].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][4]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.412 | TNS=-5911.693 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][7].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][7]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.407 | TNS=-5911.551 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][4].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][4]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.400 | TNS=-5911.453 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[10].  Re-placed instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[10]
INFO: [Physopt 32-735] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.399 | TNS=-5911.117 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][7].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][7]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.398 | TNS=-5910.827 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[31].  Re-placed instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[31]
INFO: [Physopt 32-735] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.395 | TNS=-5910.795 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[28].  Did not re-place instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[28]
INFO: [Physopt 32-702] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/DO[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[1].core/IFMAP/data_out[28].  Did not re-place instance CNN/gen_core[1].core/IFMAP/data_out[28]_INST_0
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/data_out[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CNN/gen_core[1].core/IFMAP/data_out[28]_INST_0_i_1_n_0.  Re-placed instance CNN/gen_core[1].core/IFMAP/data_out[28]_INST_0_i_1
INFO: [Physopt 32-735] Processed net CNN/gen_core[1].core/IFMAP/data_out[28]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.394 | TNS=-5910.563 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[14].  Re-placed instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[14]
INFO: [Physopt 32-735] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.391 | TNS=-5910.221 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][11].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][11]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,1][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.391 | TNS=-5909.943 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][6].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][6]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.389 | TNS=-5909.777 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][9].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][9]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.387 | TNS=-5909.462 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][11].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][11]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.385 | TNS=-5909.327 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][8].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][8]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.382 | TNS=-5909.039 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.382 | TNS=-5909.039 |
Phase 3 Critical Path Optimization | Checksum: 1a37281c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1539 ; free virtual = 18581

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.382 | TNS=-5909.039 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][11].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][11]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,0][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.381 | TNS=-5908.757 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[32].  Did not re-place instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[32]
INFO: [Physopt 32-702] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/DO[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[1].core/IFMAP/data_out[32].  Did not re-place instance CNN/gen_core[1].core/IFMAP/data_out[32]_INST_0
INFO: [Physopt 32-735] Processed net CNN/gen_core[1].core/IFMAP/data_out[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.379 | TNS=-5908.553 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][11].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][11]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,0][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.368 | TNS=-5908.283 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][11].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][11]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-5908.002 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[31].  Did not re-place instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[31]
INFO: [Physopt 32-702] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/DO[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[1].core/IFMAP/data_out[31].  Did not re-place instance CNN/gen_core[1].core/IFMAP/data_out[31]_INST_0
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/data_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CNN/gen_core[1].core/IFMAP/data_out[31]_INST_0_i_1_n_0.  Re-placed instance CNN/gen_core[1].core/IFMAP/data_out[31]_INST_0_i_1
INFO: [Physopt 32-735] Processed net CNN/gen_core[1].core/IFMAP/data_out[31]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.366 | TNS=-5907.496 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.366 | TNS=-5907.481 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][2].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][2]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[2,2][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.360 | TNS=-5907.251 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[24].  Did not re-place instance CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg[24]
INFO: [Physopt 32-702] Processed net CNN/gen_core[2].core/GEN_CONV.CONV/partial1_reg_n_0_[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/DO[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[1].core/IFMAP/data_out[24].  Did not re-place instance CNN/gen_core[1].core/IFMAP/data_out[24]_INST_0
INFO: [Physopt 32-702] Processed net CNN/gen_core[1].core/IFMAP/data_out[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CNN/gen_core[1].core/IFMAP/data_out[24]_INST_0_i_1_n_0.  Re-placed instance CNN/gen_core[1].core/IFMAP/data_out[24]_INST_0_i_1
INFO: [Physopt 32-735] Processed net CNN/gen_core[1].core/IFMAP/data_out[24]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.359 | TNS=-5907.049 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][13].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][13]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,0][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.356 | TNS=-5906.715 |
INFO: [Physopt 32-663] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][3].  Re-placed instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][3]
INFO: [Physopt 32-735] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[1,2][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.351 | TNS=-5906.488 |
INFO: [Physopt 32-662] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6].  Did not re-place instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6]
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE8.BRAM_SINGLE_MACRO_inst/DO[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6].  Did not re-place instance CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0
INFO: [Physopt 32-782] Net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6] was not replicated
INFO: [Physopt 32-780] Instance CNN/gen_core[3].core/GEN_IWGHT.IWGHT has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6].  Did not re-place instance CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6]
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_CONV.CONV/weight_reg[0,2][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE8.BRAM_SINGLE_MACRO_inst/DO[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6].  Did not re-place instance CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]_INST_0
INFO: [Physopt 32-702] Processed net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_clock_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_clock. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.351 | TNS=-5906.488 |
Phase 4 Critical Path Optimization | Checksum: 1a37281c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1534 ; free virtual = 18576
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1534 ; free virtual = 18576
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.351 | TNS=-5906.488 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.265  |         15.027  |            0  |              0  |                    57  |           0  |           2  |  00:00:06  |
|  Total          |          0.265  |         15.027  |            0  |              0  |                    57  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1534 ; free virtual = 18576
Ending Physical Synthesis Task | Checksum: 139f87480

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1533 ; free virtual = 18576
INFO: [Common 17-83] Releasing license: Implementation
317 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1539 ; free virtual = 18581
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1517 ; free virtual = 18574
INFO: [Common 17-1381] The checkpoint '/home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1571 ; free virtual = 18628
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 821be746 ConstDB: 0 ShapeSum: 80387a63 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ce424c80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1430 ; free virtual = 18487
Post Restoration Checksum: NetGraph: 11b61f6b NumContArr: bc8c2d15 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ce424c80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 1431 ; free virtual = 18488

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ce424c80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3482.832 ; gain = 2.379 ; free physical = 1393 ; free virtual = 18451

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ce424c80

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3482.832 ; gain = 2.379 ; free physical = 1393 ; free virtual = 18451
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 237ff6475

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3525.129 ; gain = 44.676 ; free physical = 1394 ; free virtual = 18435
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.835 | TNS=-5087.888| WHS=-0.892 | THS=-485.503|

Phase 2 Router Initialization | Checksum: 1dbfffc06

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 3525.129 ; gain = 44.676 ; free physical = 1393 ; free virtual = 18434

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.054968 %
  Global Horizontal Routing Utilization  = 0.0296959 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11441
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11441
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1dbfffc06

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 3525.129 ; gain = 44.676 ; free physical = 1389 ; free virtual = 18431
Phase 3 Initial Routing | Checksum: 1906b6633

Time (s): cpu = 00:02:21 ; elapsed = 00:00:45 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1343 ; free virtual = 18382
INFO: [Route 35-580] Design has 1773 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[17]|
|              sys_clk_pin |              sys_clk_pin |CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[11]|
|              sys_clk_pin |              sys_clk_pin |CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2]|
|              sys_clk_pin |              sys_clk_pin |CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[34].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE34.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2]|
|              sys_clk_pin |              sys_clk_pin |CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[31].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE31.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DIBDI[2]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 928
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.875 | TNS=-7933.484| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eb0eb550

Time (s): cpu = 00:03:28 ; elapsed = 00:01:20 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1305 ; free virtual = 18345

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.651 | TNS=-7901.872| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ef677253

Time (s): cpu = 00:03:40 ; elapsed = 00:01:30 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1314 ; free virtual = 18355

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.651 | TNS=-7899.874| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 274ff43fd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:37 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1317 ; free virtual = 18355
Phase 4 Rip-up And Reroute | Checksum: 274ff43fd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:37 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1317 ; free virtual = 18355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2af91587c

Time (s): cpu = 00:03:49 ; elapsed = 00:01:37 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1317 ; free virtual = 18356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.651 | TNS=-7898.640| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c90a0153

Time (s): cpu = 00:03:52 ; elapsed = 00:01:38 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1308 ; free virtual = 18348

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c90a0153

Time (s): cpu = 00:03:52 ; elapsed = 00:01:38 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1308 ; free virtual = 18348
Phase 5 Delay and Skew Optimization | Checksum: 1c90a0153

Time (s): cpu = 00:03:52 ; elapsed = 00:01:38 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1308 ; free virtual = 18348

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20fdf2021

Time (s): cpu = 00:03:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1309 ; free virtual = 18350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.651 | TNS=-7891.963| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22532e98d

Time (s): cpu = 00:03:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1309 ; free virtual = 18350
Phase 6 Post Hold Fix | Checksum: 22532e98d

Time (s): cpu = 00:03:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1309 ; free virtual = 18350

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.7289 %
  Global Horizontal Routing Utilization  = 3.91461 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 178ca32cc

Time (s): cpu = 00:03:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1309 ; free virtual = 18350

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 178ca32cc

Time (s): cpu = 00:03:55 ; elapsed = 00:01:39 . Memory (MB): peak = 3698.129 ; gain = 217.676 ; free physical = 1307 ; free virtual = 18347

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1561b706f

Time (s): cpu = 00:03:57 ; elapsed = 00:01:40 . Memory (MB): peak = 3730.145 ; gain = 249.691 ; free physical = 1304 ; free virtual = 18344

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.651 | TNS=-7891.963| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1561b706f

Time (s): cpu = 00:03:58 ; elapsed = 00:01:41 . Memory (MB): peak = 3730.145 ; gain = 249.691 ; free physical = 1305 ; free virtual = 18346
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:58 ; elapsed = 00:01:41 . Memory (MB): peak = 3730.145 ; gain = 249.691 ; free physical = 1379 ; free virtual = 18420

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
334 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:09 ; elapsed = 00:01:44 . Memory (MB): peak = 3730.145 ; gain = 249.691 ; free physical = 1382 ; free virtual = 18423
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3730.145 ; gain = 0.000 ; free physical = 1357 ; free virtual = 18417
INFO: [Common 17-1381] The checkpoint '/home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file accelerator_drc_routed.rpt -pb accelerator_drc_routed.pb -rpx accelerator_drc_routed.rpx
Command: report_drc -file accelerator_drc_routed.rpt -pb accelerator_drc_routed.pb -rpx accelerator_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file accelerator_methodology_drc_routed.rpt -pb accelerator_methodology_drc_routed.pb -rpx accelerator_methodology_drc_routed.rpx
Command: report_methodology -file accelerator_methodology_drc_routed.rpt -pb accelerator_methodology_drc_routed.pb -rpx accelerator_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vinicius.souza/Desktop/project_CNN-FPGA/project_cnn.runs/impl_1/accelerator_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file accelerator_power_routed.rpt -pb accelerator_power_summary_routed.pb -rpx accelerator_power_routed.rpx
Command: report_power -file accelerator_power_routed.rpt -pb accelerator_power_summary_routed.pb -rpx accelerator_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
346 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file accelerator_route_status.rpt -pb accelerator_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file accelerator_timing_summary_routed.rpt -pb accelerator_timing_summary_routed.pb -rpx accelerator_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file accelerator_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file accelerator_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file accelerator_bus_skew_routed.rpt -pb accelerator_bus_skew_routed.pb -rpx accelerator_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force accelerator.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/OFMAP/nclock is a gated clock net sourced by a combinational pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/gen_core[1].core/GEN_IWGHT.IWGHT/nclock is a gated clock net sourced by a combinational pin CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/gen_core[1].core/IFMAP/nclock is a gated clock net sourced by a combinational pin CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/gen_core[2].core/GEN_IWGHT.IWGHT/nclock is a gated clock net sourced by a combinational pin CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/gen_core[2].core/IFMAP/nclock is a gated clock net sourced by a combinational pin CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/gen_core[3].core/GEN_IWGHT.IWGHT/nclock is a gated clock net sourced by a combinational pin CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net CNN/gen_core[3].core/IFMAP/nclock is a gated clock net sourced by a combinational pin CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net IFMAP/nclock is a gated clock net sourced by a combinational pin IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1/O, cell IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, and CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 6 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, and CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE5.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[7].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE7.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, and CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[2].core/IFMAP/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, and CNN/gen_core[2].core/IFMAP/LOOP_MEM[7].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 37 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[10].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE10.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[11].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE11.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[12].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE12.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[13].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE13.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[14].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE14.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[15].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE15.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[16].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE16.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[17].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE17.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[18].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE18.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[19].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE19.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[20].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE20.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[21].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE21.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[22].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE22.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1... and (the first 15 of 37 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, and CNN/gen_core[3].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 6 cells. This could lead to large hold time violations. Involved cells are:
IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1, and IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE5.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[3].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (ifmap_ce_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[3].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (ifmap_ce_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 13 net(s) have no routable loads. The problem bus(es) and/or net(s) are IFMAP/data_av, CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[32], CNN/gen_core[2].core/GEN_IWGHT.IWGHT/data_out[32], CNN/gen_core[1].core/GEN_IWGHT.IWGHT/data_out[32], CNN/gen_core[1].core/GEN_IWGHT.IWGHT/data_out[33], CNN/gen_core[2].core/GEN_IWGHT.IWGHT/data_out[33], CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[33], CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[34], CNN/gen_core[2].core/GEN_IWGHT.IWGHT/data_out[34], CNN/gen_core[1].core/GEN_IWGHT.IWGHT/data_out[34], CNN/gen_core[2].core/GEN_IWGHT.IWGHT/data_out[35], CNN/gen_core[3].core/GEN_IWGHT.IWGHT/data_out[35], and CNN/gen_core[1].core/GEN_IWGHT.IWGHT/data_out[35].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 138 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./accelerator.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3905.785 ; gain = 103.582 ; free physical = 1322 ; free virtual = 18402
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 14:48:17 2023...
