<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICC_DIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICC_DIR, CPU Interface Deactivate Interrupt Register</h1><p>The GICC_DIR characteristics are:</p><h2>Purpose</h2>
          <p>When interrupt priority drop is separated from interrupt deactivation, a write to this register deactivates the specified interrupt.</p>
        <p>This 
        register
       is part of the GIC physical CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>WO</td><td>WO</td><td>WO</td></tr></table>
          <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>
        
          <ul>
            <li>
              For AArch32 implementations, <a href="AArch32-icc_dir.html">ICC_DIR</a> provides equivalent functionality.
            </li>
            <li>
              For AArch64 implementations, ICC_DIR_EL1 provides equivalent functionality.
            </li>
          </ul>
        
          <p>Writes to this register have an effect only in the following cases:</p>
        
          <ul>
            <li>
              When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, if <a href="ext-gicc_ctlr.html">GICC_CTLR</a>.EOImode == 1.
            </li>
            <li>
              In GIC implementations that support two Security states:<ul><li>If the access is Secure and <a href="ext-gicc_ctlr.html">GICC_CTLR</a>.EOImodeS == 1.</li><li>If the access is Non-secure and <a href="ext-gicc_ctlr.html">GICC_CTLR</a>.EOImodeNS == 1.</li></ul>
            </li>
          </ul>
        
          <p>The following writes must be ignored:</p>
        
          <ul>
            <li>
              Writes to this register when the corresponding EOImode field in <a href="ext-gicc_ctlr.html">GICC_CTLR</a> == 0. In systems that support system error generation, an implementation might generate a system error.
            </li>
            <li>
              Writes to this register when the corresponding EOImode field in <a href="ext-gicc_ctlr.html">GICC_CTLR</a> == 0 and the corresponding interrupt is not active. In systems that support system error generation, an implementation might generate a system error. In implementations using the GIC Stream Protocol Interface these writes correspond to a <span class="xref">Deactivate packet</span> for an interrupt that is not active.
            </li>
          </ul>
        
          <p>If the corresponding EOImode field in <a href="ext-gicc_ctlr.html">GICC_CTLR</a> is 1 and this register is written to without a corresponding write to <a href="ext-gicc_eoir.html">GICC_EOIR</a> or <a href="ext-gicc_aeoir.html">GICC_AEOIR</a>, the interrupt is deactivated but the bit corresponding to it in the active priorities registers remains set.</p>
        
          <p>When affinity routing is enabled for a Security state, it is a programming error to use memory-mapped registers to access the GIC.</p>
        <h2>Configuration</h2><p></p><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>GICC_DIR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICC_DIR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="24"><a href="#INTID">INTID</a></td></tr></tbody></table><h4 id="0">
                Bits [31:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [23:0]
                  </h4>
              <p>The INTID of the signaled interrupt.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.</p>
              </div>
            
              <p>When affinity routing is not enabled:</p>
            
              <ul>
                <li>
                  Bits [23:13] are <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are <span class="arm-defined-word">RES0</span>.
                </li>
              </ul>
            <h2>Accessing the GICC_DIR</h2><p>GICC_DIR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC CPU interface</td><td>
          <span class="hexnumber">0x1000</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
