N_MASK 0x80
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_L1_LONG_WAKE_FIX_EN__SHIFT 0x7
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_POWER_STATE_MASK 0x700
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_POWER_STATE__SHIFT 0x8
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED_MASK 0x800
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED__SHIFT 0xb
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN_MASK 0x1000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN__SHIFT 0xc
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH_MASK 0x2000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH__SHIFT 0xd
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_SETS_IN_RCFG_MASK 0x4000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_SETS_IN_RCFG__SHIFT 0xe
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_HOT_RESET_QUICK_EXIT_EN_MASK 0x8000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_HOT_RESET_QUICK_EXIT_EN__SHIFT 0xf
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP_MASK 0x10000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP__SHIFT 0x10
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF_MASK 0x20000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF__SHIFT 0x11
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF_MASK 0x40000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF__SHIFT 0x12
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN_MASK 0x80000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN__SHIFT 0x13
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW_MASK 0x100000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW__SHIFT 0x14
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN_MASK 0x200000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN__SHIFT 0x15
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL_MASK 0xc00000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL__SHIFT 0x16
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED_MASK 0x1000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED__SHIFT 0x18
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK 0x2000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST__SHIFT 0x19
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER_MASK 0x4000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER__SHIFT 0x1a
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT_MASK 0x8000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT__SHIFT 0x1b
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL_MASK 0x10000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL__SHIFT 0x1c
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK_MASK 0x20000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK__SHIFT 0x1d
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME_MASK 0xc0000000
#define D2F5_PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME__SHIFT 0x1e
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_MASK 0x7
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH__SHIFT 0x0
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK 0x70
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT 0x4
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE_MASK 0x80
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE__SHIFT 0x7
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW_MASK 0x100
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW__SHIFT 0x8
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT_MASK 0x200
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT__SHIFT 0x9
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN_MASK 0x400
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN__SHIFT 0xa
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN_MASK 0x800
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN__SHIFT 0xb
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT_MASK 0x1000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT__SHIFT 0xc
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS_MASK 0x2000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS__SHIFT 0xd
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS_MASK 0x4000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS__SHIFT 0xe
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL_MASK 0x8000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL__SHIFT 0xf
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB_MASK 0x10000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB__SHIFT 0x10
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN_MASK 0x20000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN__SHIFT 0x11
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN_MASK 0x40000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN__SHIFT 0x12
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN_MASK 0x80000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN__SHIFT 0x13
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE_MASK 0x100000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE__SHIFT 0x14
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK 0x600000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE__SHIFT 0x15
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN_MASK 0x800000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN__SHIFT 0x17
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_MULT_REVERSE_ATTEMP_EN_MASK 0x1000000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_MULT_REVERSE_ATTEMP_EN__SHIFT 0x18
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RESET_TSX_CNT_IN_RCONFIG_EN_MASK 0x2000000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_RESET_TSX_CNT_IN_RCONFIG_EN__SHIFT 0x19
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_WAIT_FOR_L_IDLE_IN_R_IDLE_MASK 0x4000000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_WAIT_FOR_L_IDLE_IN_R_IDLE__SHIFT 0x1a
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_WAIT_FOR_NON_EI_ON_RXL0S_EXIT_MASK 0x8000000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_WAIT_FOR_NON_EI_ON_RXL0S_EXIT__SHIFT 0x1b
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_HOLD_EI_FOR_RSPEED_CMD_CHANGE_MASK 0x10000000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_HOLD_EI_FOR_RSPEED_CMD_CHANGE__SHIFT 0x1c
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_BYPASS_RXL0S_ON_SHORT_EI_MASK 0x20000000
#define D2F5_PCIE_LC_LINK_WIDTH_CNTL__LC_BYPASS_RXL0S_ON_SHORT_EI__SHIFT 0x1d
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK 0xff
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS__SHIFT 0x0
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK 0x100
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN__SHIFT 0x8
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY_MASK 0x200
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY__SHIFT 0x9
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT_MASK 0xff0000
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT__SHIFT 0x10
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK 0xff000000
#define D2F5_PCIE_LC_N_FTS_CNTL__LC_N_FTS__SHIFT 0x18
#define D2F5_PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP_MASK 0x1
#define D2F5_PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP__SHIFT 0x0
#define D2F5_PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP_MASK 0x2
#define D2F5_PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP__SHIFT 0x1
#define D2F5_PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN_MASK 0x4
#define D2F5_PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN__SHIFT 0x2
#define D2F5_PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_MASK 0x18
#define D2F5_PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE__SHIFT 0x3
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK 0x20
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE__SHIFT 0x5
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK 0x40
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE__SHIFT 0x6
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK 0x80
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE__SHIFT 0x7
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK 0x100
#define D2F5_PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE__SHIFT 0x8
#define D2F5_PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK 0x200
#define D2F5_PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE__SHIFT 0x9
#define D2F5_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK 0xc00
#define D2F5_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT 0xa
#define D2F5_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK 0x1000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT 0xc
#define D2F5_PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK 0x6000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT 0xd
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK 0x8000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS__SHIFT 0xf
#define D2F5_PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK 0x10000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT__SHIFT 0x10
#define D2F5_PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK 0x20000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN__SHIFT 0x11
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK 0x40000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2__SHIFT 0x12
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK 0x80000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2__SHIFT 0x13
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3_MASK 0x100000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3__SHIFT 0x14
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3_MASK 0x200000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3__SHIFT 0x15
#define D2F5_PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK 0x400000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS__SHIFT 0x16
#define D2F5_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK 0x800000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS__SHIFT 0x17
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK 0x3000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED__SHIFT 0x18
#define D2F5_PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK 0x4000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE__SHIFT 0x1a
#define D2F5_PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK 0x8000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN__SHIFT 0x1b
#define D2F5_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK 0x10000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN__SHIFT 0x1c
#define D2F5_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK 0x20000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN__SHIFT 0x1d
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG_MASK 0x40000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG__SHIFT 0x1e
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS_MASK 0x80000000
#define D2F5_PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS__SHIFT 0x1f
#define D2F5_PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF_MASK 0xfff
#define D2F5_PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF__SHIFT 0x0
#define D2F5_PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS_MASK 0xfff000
#define D2F5_PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS__SHIFT 0xc
#define D2F5_PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE_MASK 0x3000000
#define D2F5_PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE__SHIFT 0x18
#define D2F5_PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES_MASK 0xffff
#define D2F5_PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES__SHIFT 0x0
#define D2F5_PCIE_LC_LANE_CNTL__LC_LANE_DIS_MASK 0xffff0000
#define D2F5_PCIE_LC_LANE_CNTL__LC_LANE_DIS__SHIFT 0x10
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF_MASK 0x1
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF__SHIFT 0x0
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR_MASK 0x7e
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR__SHIFT 0x1
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR_MASK 0x1f80
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR__SHIFT 0x7
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR_MASK 0x7e000
#define D2F5_PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR__SHIFT 0xd
#define D2F5_PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN_MASK 0x80000
#define D2F5_PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN__SHIFT 0x13
#define D2F5_PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN_MASK 0x100000
#define D2F5_PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN__SHIFT 0x14
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET_MASK 0xf
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET__SHIFT 0x0
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR_MASK 0x3f0
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR__SHIFT 0x4
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR_MASK 0xfc00
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR__SHIFT 0xa
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR_MASK 0x3f0000
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR__SHIFT 0x10
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM_MASK 0x3fc00000
#define D2F5_PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM__SHIFT 0x16
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE_MASK 0x1
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE__SHIFT 0x0
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ_MASK 0x7e
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ__SHIFT 0x1
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ_MASK 0x1f80
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ__SHIFT 0x7
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ_MASK 0x7e000
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ__SHIFT 0xd
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END_MASK 0x1f80000
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END__SHIFT 0x13
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END_MASK 0x7e000000
#define D2F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END__SHIFT 0x19
#define D2F5_PCIE_LC_STATE0__LC_CURRENT_STATE_MASK 0x3f
#define D2F5_PCIE_LC_STATE0__LC_CURRENT_STATE__SHIFT 0x0
#define D2F5_PCIE_LC_STATE0__LC_PREV_STATE1_MASK 0x3f00
#define D2F5_PCIE_LC_STATE0__LC_PREV_STATE1__SHIFT 0x8
#define D2F5_PCIE_LC_STATE0__LC_PREV_STATE2_MASK 0x3f0000
#define D2F5_PCIE_LC_STATE0__LC_PREV_STATE2__SHIFT 0x10
#define D2F5_PCIE_LC_STATE0__LC_PREV_STATE3_MASK 0x3f000000
#define D2F5_PCIE_LC_STATE0__LC_PREV_STATE3__SHIFT 0x18
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE4_MASK 0x3f
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE4__SHIFT 0x0
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE5_MASK 0x3f00
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE5__SHIFT 0x8
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE6_MASK 0x3f0000
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE6__SHIFT 0x10
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE7_MASK 0x3f000000
#define D2F5_PCIE_LC_STATE1__LC_PREV_STATE7__SHIFT 0x18
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE8_MASK 0x3f
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE8__SHIFT 0x0
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE9_MASK 0x3f00
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE9__SHIFT 0x8
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE10_MASK 0x3f0000
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE10__SHIFT 0x10
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE11_MASK 0x3f000000
#define D2F5_PCIE_LC_STATE2__LC_PREV_STATE11__SHIFT 0x18
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE12_MASK 0x3f
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE12__SHIFT 0x0
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE13_MASK 0x3f00
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE13__SHIFT 0x8
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE14_MASK 0x3f0000
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE14__SHIFT 0x10
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE15_MASK 0x3f000000
#define D2F5_PCIE_LC_STATE3__LC_PREV_STATE15__SHIFT 0x18
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE16_MASK 0x3f
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE16__SHIFT 0x0
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE17_MASK 0x3f00
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE17__SHIFT 0x8
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE18_MASK 0x3f0000
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE18__SHIFT 0x10
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE19_MASK 0x3f000000
#define D2F5_PCIE_LC_STATE4__LC_PREV_STATE19__SHIFT 0x18
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE20_MASK 0x3f
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE20__SHIFT 0x0
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE21_MASK 0x3f00
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE21__SHIFT 0x8
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE22_MASK 0x3f0000
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE22__SHIFT 0x10
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE23_MASK 0x3f000000
#define D2F5_PCIE_LC_STATE5__LC_PREV_STATE23__SHIFT 0x18
#define D2F5_PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT_MASK 0x3
#define D2F5_PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT__SHIFT 0x0
#define D2F5_PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT_MASK 0xc
#define D2F5_PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT__SHIFT 0x2
#define D2F5_PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT_MASK 0x30
#define D2F5_PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT__SHIFT 0x4
#define D2F5_PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT_MASK 0xc0
#define D2F5_PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT__SHIFT 0x6
#define D2F5_PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL_MASK 0x700
#define D2F5_PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL__SHIFT 0x8
#define D2F5_PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET_MASK 0x800
#define D2F5_PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET__SHIFT 0xb
#define D2F5_PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS_MASK 0x1000
#define D2F5_PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS__SHIFT 0xc
#define D2F5_PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE_MASK 0x2000
#define D2F5_PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE__SHIFT 0xd
#define D2F5_PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES_MASK 0x4000
#define D2F5_PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES__SHIFT 0xe
#define D2F5_PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS_MASK 0x8000
#define D2F5_PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS__SHIFT 0xf
#define D2F5_PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION_MASK 0x70000
#define D2F5_PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION__SHIFT 0x10
#define D2F5_PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK 0x1
#define D2F5_PCIEP_STRAP_MISC__STRAP_REVERSE_LANES__SHIFT 0x0
#define D2F5_PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN_MASK 0x2
#define D2F5_PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN__SHIFT 0x1
#define D2F5_PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED_MASK 0x4
#define D2F5_PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED__SHIFT 0x2
#define D2F5_PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED_MASK 0x18
#define D2F5_PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED__SHIFT 0x3
#define D2F5_PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED_MASK 0x20
#define D2F5_PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED__SHIFT 0x5
#define D2F5_PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN_MASK 0x1
#define D2F5_PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN__SHIFT 0x0
#define D2F5_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD_MASK 0xff00
#define D2F5_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD__SHIFT 0x8
#define D2F5_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS_MASK 0xffff0000
#define D2F5_PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS__SHIFT 0x10
#define D2F5_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_CHANGED_PRIVATE_MASK 0x8
#define D2F5_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_CHANGED_PRIVATE__SHIFT 0x3
#define D2F5_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_STATE_PRIVATE_MASK 0x40
#define D2F5_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_STATE_PRIVATE__SHIFT 0x6
#define D2F5_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SMI_EN_MASK 0x1
#define D2F5_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SMI_EN__SHIFT 0x0
#define D2F5_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SCI_EN_MASK 0x2
#define D2F5_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SCI_EN__SHIFT 0x1
#define D2F5_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SMI_EN_MASK 0x4
#define D2F5_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SMI_EN__SHIFT 0x2
#define D2F5_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SCI_EN_MASK 0x8
#define D2F5_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SCI_EN__SHIFT 0x3
#define D2F5_PCIEP_HPGI__REG_HPGI_HOOK_MASK 0x80
#define D2F5_PCIEP_HPGI__REG_HPGI_HOOK__SHIFT 0x7
#define D2F5_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SMI_STATUS_MASK 0x100
#define D2F5_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SMI_STATUS__SHIFT 0x8
#define D2F5_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SCI_STATUS_MASK 0x200
#define D2F5_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SCI_STATUS__SHIFT 0x9
#define D2F5_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SMI_STATUS_MASK 0x400
#define D2F5_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SMI_STATUS__SHIFT 0xa
#define D2F5_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SCI_STATUS_MASK 0x800
#define D2F5_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SCI_STATUS__SHIFT 0xb
#define D2F5_PCIEP_HPGI__HPGI_REG_PRESENCE_DETECT_STATE_CHANGE_STATUS_MASK 0x8000
#define D2F5_PCIEP_HPGI__HPGI_REG_PRESENCE_DETECT_STATE_CHANGE_STATUS__SHIFT 0xf
#define D2F5_PCIEP_HPGI__REG_HPGI_PRESENCE_DETECT_STATE_CHANGE_EN_MASK 0x10000
#define D2F5_PCIEP_HPGI__REG_HPGI_PRESENCE_DETECT_STATE_CHANGE_EN__SHIFT 0x10
#define D2F5_VENDOR_ID__VENDOR_ID_MASK 0xffff
#define D2F5_VENDOR_ID__VENDOR_ID__SHIFT 0x0
#define D2F5_DEVICE_ID__DEVICE_ID_MASK 0xffff0000
#define D2F5_DEVICE_ID__DEVICE_ID__SHIFT 0x10
#define D2F5_COMMAND__IO_ACCESS_EN_MASK 0x1
#define D2F5_COMMAND__IO_ACCESS_EN__SHIFT 0x0
#define D2F5_COMMAND__MEM_ACCESS_EN_MASK 0x2
#define D2F5_COMMAND__MEM_ACCESS_EN__SHIFT 0x1
#define D2F5_COMMAND__BUS_MASTER_EN_MASK 0x4
#define D2F5_COMMAND__BUS_MASTER_EN__SHIFT 0x2
#define D2F5_COMMAND__SPECIAL_CYCLE_EN_MASK 0x8
#define D2F5_COMMAND__SPECIAL_CYCLE_EN__SHIFT 0x3
#define D2F5_COMMAND__MEM_WRITE_INVALIDATE_EN_MASK 0x10
#define D2F5_COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT 0x4
#define D2F5_COMMAND__PAL_SNOOP_EN_MASK 0x20
#define D2F5_COMMAND__PAL_SNOOP_EN__SHIFT 0x5
#define D2F5_COMMAND__PARITY_ERROR_RESPONSE_MASK 0x40
#define D2F5_COMMAND__PARITY_ERROR_RESPONSE__SHIFT 0x6
#define D2F5_COMMAND__AD_STEPPING_MASK 0x80
#define D2F5_COMMAND__AD_STEPPING__SHIFT 0x7
#define D2F5_COMMAND__SERR_EN_MASK 0x100
#define D2F5_COMMAND__SERR_EN__SHIFT 0x8
#define D2F5_COMMAND__FAST_B2B_EN_MASK 0x200
#define D2F5_COMMAND__FAST_B2B_EN__SHIFT 0x9
#define D2F5_COMMAND__INT_DIS_MASK 0x400
#define D2F5_COMMAND__INT_DIS__SHIFT 0xa
#define D2F5_STATUS__INT_STATUS_MASK 0x80000
#define D2F5_STATUS__INT_STATUS__SHIFT 0x13
#define D2F5_STATUS__CAP_LIST_MASK 0x100000
#define D2F5_STATUS__CAP_LIST__SHIFT 0x14
#define D2F5_STATUS__PCI_66_EN_MASK 0x200000
#define D2F5_STATUS__PCI_66_EN__SHIFT 0x15
#define D2F5_STATUS__FAST_BACK_CAPABLE_MASK 0x800000
#define D2F5_STATUS__FAST_BACK_CAPABLE__SHIFT 0x17
#define D2F5_STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x1000000
#define D2F5_STATUS__MASTER_DATA_PARITY_ERROR__SHIFT 0x18
#define D2F5_STATUS__DEVSEL_TIMING_MASK 0x6000000
#define D2F5_STATUS__DEVSEL_TIMING__SHIFT 0x19
#define D2F5_STATUS__SIGNAL_TARGET_ABORT_MASK 0x8000000
#define D2F5_STATUS__SIGNAL_TARGET_ABORT__SHIFT 0x1b
#define D2F5_STATUS__RECEIVED_TARGET_ABORT_MASK 0x10000000
#define D2F5_STATUS__RECEIVED_TARGET_ABORT__SHIFT 0x1c
#define D2F5_STATUS__RECEIVED_MASTER_ABORT_MASK 0x20000000
#define D2F5_STATUS__RECEIVED_MASTER_ABORT__SHIFT 0x1d
#define D2F5_STATUS__SIGNALED_SYSTEM_ERROR_MASK 0x40000000
#define D2F5_STATUS__SIGNALED_SYSTEM_ERROR__SHIFT 0x1e
#define D2F5_STATUS__PARITY_ERROR_DETECTED_MASK 0x80000000
#define D2F5_STATUS__PARITY_ERROR_DETECTED__SHIFT 0x1f
#define D2F5_REVISION_ID__MINOR_REV_ID_MASK 0xf
#define D2F5_REVISION_ID__MINOR_REV_ID__SHIFT 0x0
#define D2F5_REVISION_ID__MAJOR_REV_ID_MASK 0xf0
#define D2F5_REVISION_ID__MAJOR_REV_ID__SHIFT 0x4
#define D2F5_PROG_INTERFACE__PROG_INTERFACE_MASK 0xff00
#define D2F5_PROG_INTERFACE__PROG_INTERFACE__SHIFT 0x8
#define D2F5_SUB_CLASS__SUB_CLASS_MASK 0xff0000
#define D2F5_SUB_CLASS__SUB_CLASS__SHIFT 0x10
#define D2F5_BASE_CLASS__BASE_CLASS_MASK 0xff000000
#define D2F5_BASE_CLASS__BASE_CLASS__SHIFT 0x18
#define D2F5_CACHE_LINE__CACHE_LINE_SIZE_MASK 0xff
#define D2F5_CACHE_LINE__CACHE_LINE_SIZE__SHIFT 0x0
#define D2F5_LATENCY__LATENCY_TIMER_MASK 0xff00
#define D2F5_LATENCY__LATENCY_TIMER__SHIFT 0x8
#define D2F5_HEADER__HEADER_TYPE_MASK 0x7f0000
#define D2F5_HEADER__HEADER_TYPE__SHIFT 0x10
#define D2F5_HEADER__DEVICE_TYPE_MASK 0x800000
#define D2F5_HEADER__DEVICE_TYPE__SHIFT 0x17
#define D2F5_BIST__BIST_COMP_MASK 0xf000000
#define D2F5_BIST__BIST_COMP__SHIFT 0x18
#define D2F5_BIST__BIST_STRT_MASK 0x40000000
#define D2F5_BIST__BIST_STRT__SHIFT 0x1e
#define D2F5_BIST__BIST_CAP_MASK 0x80000000
#define D2F5_BIST__BIST_CAP__SHIFT 0x1f
#define D2F5_SUB_BUS_NUMBER_LATENCY__PRIMARY_BUS_MASK 0xff
#define D2F5_SUB_BUS_NUMBER_LATENCY__PRIMARY_BUS__SHIFT 0x0
#define D2F5_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS_MASK 0xff00
#define D2F5_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS__SHIFT 0x8
#define D2F5_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM_MASK 0xff0000
#define D2F5_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM__SHIFT 0x10
#define D2F5_SUB_BUS_NUMBER_LATENCY__SECONDARY_LATENCY_TIMER_MASK 0xff000000
#define D2F5_SUB_BUS_NUMBER_LATENCY__SECONDARY_LATENCY_TIMER__SHIFT 0x18
#define D2F5_IO_BASE_LIMIT__IO_BASE_TYPE_MASK 0xf
#define D2F5_IO_BASE_LIMIT__IO_BASE_TYPE__SHIFT 0x0
#define D2F5_IO_BASE_LIMIT__IO_BASE_MASK 0xf0
#define D2F5_IO_BASE_LIMIT__IO_BASE__SHIFT 0x4
#define D2F5_IO_BASE_LIMIT__IO_LIMIT_TYPE_MASK 0xf00
#define D2F5_IO_BASE_LIMIT__IO_LIMIT_TYPE__SHIFT 0x8
#define D2F5_IO_BASE_LIMIT__IO_LIMIT_MASK 0xf000
#define D2F5_IO_BASE_LIMIT__IO_LIMIT__SHIFT 0xc
#define D2F5_SECONDARY_STATUS__CAP_LIST_MASK 0x100000
#define D2F5_SECONDARY_STATUS__CAP_LIST__SHIFT 0x14
#define D2F5_SECONDARY_STATUS__PCI_66_EN_MASK 0x200000
#define D2F5_SECONDARY_STATUS__PCI_66_EN__SHIFT 0x15
#define D2F5_SECONDARY_STATUS__FAST_BACK_CAPABLE_MASK 0x800000
#define D2F5_SECONDARY_STATUS__FAST_BACK_CAPABLE__SHIFT 0x17
#define D2F5_SECONDARY_STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x1000000
#define D2F5_SECONDARY_STATUS__MASTER_DATA_PARITY_ERROR__SHIFT 0x18
#define D2F5_SECONDARY_STATUS__DEVSEL_TIMING_MASK 0x6000000
#define D2F5_SECONDARY_STATUS__DEVSEL_TIMING__SHIFT 0x19
#define D2F5_SECONDARY_STATUS__SIGNAL_TARGET_ABORT_MASK 0x8000000
#define D2F5_SECONDARY_STATUS__SIGNAL_TARGET_ABORT__SHIFT 0x1b
#define D2F5_SECONDARY_STATUS__RECEIVED_TARGET_ABORT_MASK 0x10000000
#define D2F5_SECONDARY_STATUS__RECEIVED_TARGET_ABORT__SHIFT 0x1c
#define D2F5_SECONDARY_STATUS__RECEIVED_MASTER_ABORT_MASK 0x20000000
#define D2F5_SECONDARY_STATUS__RECEIVED_MASTER_ABORT__SHIFT 0x1d
#define D2F5_SECONDARY_STATUS__RECEIVED_SYSTEM_ERROR_MASK 0x40000000
#define D2F5_SECONDARY_STATUS__RECEIVED_SYSTEM_ERROR__SHIFT 0x1e
#define D2F5_SECONDARY_STATUS__PARITY_ERROR_DETECTED_MASK 0x80000000
#define D2F5_SECONDARY_STATUS__PARITY_ERROR_DETECTED__SHIFT 0x1f
#define D2F5_MEM_BASE_LIMIT__MEM_BASE_TYPE_MASK 0xf
#define D2F5_MEM_BASE_LIMIT__MEM_BASE_TYPE__SHIFT 0x0
#define D2F5_MEM_BASE_LIMIT__MEM_BASE_31_20_MASK 0xfff0
#define D2F5_MEM_BASE_LIMIT__MEM_BASE_31_20__SHIFT 0x4
#define D2F5_MEM_BASE_LIMIT__MEM_LIMIT_TYPE_MASK 0xf0000
#define D2F5_MEM_BASE_LIMIT__MEM_LIMIT_TYPE__SHIFT 0x10
#define D2F5_MEM_BASE_LIMIT__MEM_LIMIT_31_20_MASK 0xfff00000
#define D2F5_MEM_BASE_LIMIT__MEM_LIMIT_31_20__SHIFT 0x14
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_BASE_TYPE_MASK 0xf
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_BASE_TYPE__SHIFT 0x0
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_BASE_31_20_MASK 0xfff0
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_BASE_31_20__SHIFT 0x4
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_LIMIT_TYPE_MASK 0xf0000
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_LIMIT_TYPE__SHIFT 0x10
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_LIMIT_31_20_MASK 0xfff00000
#define D2F5_PREF_BASE_LIMIT__PREF_MEM_LIMIT_31_20__SHIFT 0x14
#define D2F5_PREF_BASE_UPPER__PREF_BASE_UPPER_MASK 0xffffffff
#define D2F5_PREF_BASE_UPPER__PREF_BASE_UPPER__SHIFT 0x0
#define D2F5_PREF_LIMIT_UPPER__PREF_LIMIT_UPPER_MASK 0xffffffff
#define D2F5_PREF_LIMIT_UPPER__PREF_LIMIT_UPPER__SHIFT 0x0
#define D2F5_IO_BASE_LIMIT_HI__IO_BASE_31_16_MASK 0xffff
#define D2F5_IO_BASE_LIMIT_HI__IO_BASE_31_16__SHIFT 0x0
#define D2F5_IO_BASE_LIMIT_HI__IO_LIMIT_31_16_MASK 0xffff0000
#define D2F5_IO_BASE_LIMIT_HI__IO_LIMIT_31_16__SHIFT 0x10
#define D2F5_IRQ_BRIDGE_CNTL__PARITY_RESPONSE_EN_MASK 0x10000
#define D2F5_IRQ_BRIDGE_CNTL__PARITY_RESPONSE_EN__SHIFT 0x10
#define D2F5_IRQ_BRIDGE_CNTL__SERR_EN_MASK 0x20000
#define D2F5_IRQ_BRIDGE_CNTL__SERR_EN__SHIFT 0x11
#define D2F5_IRQ_BRIDGE_CNTL__ISA_EN_MASK 0x40000
#define D2F5_IRQ_BRIDGE_CNTL__ISA_EN__SHIFT 0x12
#define D2F5_IRQ_BRIDGE_CNTL__VGA_EN_MASK 0x80000
#define D2F5_IRQ_BRIDGE_CNTL__VGA_EN__SHIFT 0x13
#define D2F5_IRQ_BRIDGE_CNTL__VGA_DEC_MASK 0x100000
#define D2F5_IRQ_BRIDGE_CNTL__VGA_DEC__SHIFT 0x14
#define D2F5_IRQ_BRIDGE_CNTL__MASTER_ABORT_MODE_MASK 0x200000
#define D2F5_IRQ_BRIDGE_CNTL__MASTER_ABORT_MODE__SHIFT 0x15
#define D2F5_IRQ_BRIDGE_CNTL__SECONDARY_BUS_RESET_MASK 0x400000
#define D2F5_IRQ_BRIDGE_CNTL__SECONDARY_BUS_RESET__SHIFT 0x16
#define D2F5_IRQ_BRIDGE_CNTL__FAST_B2B_EN_MASK 0x800000
#define D2F5_IRQ_BRIDGE_CNTL__FAST_B2B_EN__SHIFT 0x17
#define D2F5_CAP_PTR__CAP_PTR_MASK 0xff
#define D2F5_CAP_PTR__CAP_PTR__SHIFT 0x0
#define D2F5_INTERRUPT_LINE__INTERRUPT_LINE_MASK 0xff
#define D2F5_INTERRUPT_LINE__INTERRUPT_LINE__SHIFT 0x0
#define D2F5_INTERRUPT_PIN__INTERRUPT_PIN_MASK 0xff00
#define D2F5_INTERRUPT_PIN__INTERRUPT_PIN__SHIFT 0x8
#define D2F5_EXT_BRIDGE_CNTL__IO_PORT_80_EN_MASK 0x1
#define D2F5_EXT_BRIDGE_CNTL__IO_PORT_80_EN__SHIFT 0x0
#define D2F5_PMI_CAP_LIST__CAP_ID_MASK 0xff
#define D2F5_PMI_CAP_LIST__CAP_ID__SHIFT 0x0
#define D2F5_PMI_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D2F5_PMI_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D2F5_PMI_CAP__VERSION_MASK 0x70000
#define D2F5_PMI_CAP__VERSION__SHIFT 0x10
#define D2F5_PMI_CAP__PME_CLOCK_MASK 0x80000
#define D2F5_PMI_CAP__PME_CLOCK__SHIFT 0x13
#define D2F5_PMI_CAP__DEV_SPECIFIC_INIT_MASK 0x200000
#define D2F5_PMI_CAP__DEV_SPECIFIC_INIT__SHIFT 0x15
#define D2F5_PMI_CAP__AUX_CURRENT_MASK 0x1c00000
#define D2F5_PMI_CAP__AUX_CURRENT__SHIFT 0x16
#define D2F5_PMI_CAP__D1_SUPPORT_MASK 0x2000000
#define D2F5_PMI_CAP__D1_SUPPORT__SHIFT 0x19
#define D2F5_PMI_CAP__D2_SUPPORT_MASK 0x4000000
#define D2F5_PMI_CAP__D2_SUPPORT__SHIFT 0x1a
#define D2F5_PMI_CAP__PME_SUPPORT_MASK 0xf8000000
#define D2F5_PMI_CAP__PME_SUPPORT__SHIFT 0x1b
#define D2F5_PMI_STATUS_CNTL__POWER_STATE_MASK 0x3
#define D2F5_PMI_STATUS_CNTL__POWER_STATE__SHIFT 0x0
#define D2F5_PMI_STATUS_CNTL__NO_SOFT_RESET_MASK 0x8
#define D2F5_PMI_STATUS_CNTL__NO_SOFT_RESET__SHIFT 0x3
#define D2F5_PMI_STATUS_CNTL__PME_EN_MASK 0x100
#define D2F5_PMI_STATUS_CNTL__PME_EN__SHIFT 0x8
#define D2F5_PMI_STATUS_CNTL__DATA_SELECT_MASK 0x1e00
#define D2F5_PMI_STATUS_CNTL__DATA_SELECT__SHIFT 0x9
#define D2F5_PMI_STATUS_CNTL__DATA_SCALE_MASK 0x6000
#define D2F5_PMI_STATUS_CNTL__DATA_SCALE__SHIFT 0xd
#define D2F5_PMI_STATUS_CNTL__PME_STATUS_MASK 0x8000
#define D2F5_PMI_STATUS_CNTL__PME_STATUS__SHIFT 0xf
#define D2F5_PMI_STATUS_CNTL__B2_B3_SUPPORT_MASK 0x400000
#define D2F5_PMI_STATUS_CNTL__B2_B3_SUPPORT__SHIFT 0x16
#define D2F5_PMI_STATUS_CNTL__BUS_PWR_EN_MASK 0x800000
#define D2F5_PMI_STATUS_CNTL__BUS_PWR_EN__SHIFT 0x17
#define D2F5_PMI_STATUS_CNTL__PMI_DATA_MASK 0xff000000
#define D2F5_PMI_STATUS_CNTL__PMI_DATA__SHIFT 0x18
#define D2F5_PCIE_CAP_LIST__CAP_ID_MASK 0xff
#define D2F5_PCIE_CAP_LIST__CAP_ID__SHIFT 0x0
#define D2F5_PCIE_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D2F5_PCIE_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D2F5_PCIE_CAP__VERSION_MASK 0xf0000
#define D2F5_PCIE_CAP