// Seed: 1210021347
module module_0;
  wire id_1, id_2;
  wire id_3 = id_1 < id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd20,
    parameter id_3 = 32'd24
) (
    input  wand  _id_0,
    input  wor   id_1,
    output logic id_2,
    input  tri0  _id_3,
    input  uwire id_4
);
  logic [!  id_0 : id_3] id_6;
  logic id_7 = 1 == 1;
  module_0 modCall_1 ();
  supply1 [1 'd0 : -1] id_8 = 1;
  supply0 id_9 = id_4 < id_3;
  initial begin : LABEL_0
    id_2 <= 1 > -1'b0;
    id_6 = 1;
  end
endmodule
