{
  "step": 1,
  "line": 24,
  "instruction": "addi r1, r0, 0x0",
  "IF": 1,
  "IF_stall": 0,
  "ID": 1,
  "ID_stall": 0,
  "intEX": 1,
  "intEX_stall": 0,
  "MEM": 1,
  "MEM_stall": 0,
  "WB": 1,
  "WB_stall": 0,
  "pipeline": {
    "IF": "0x00000100",
    "ID": "",
    "intEX": "",
    "faddEX": [],
    "fmultEX": [],
    "fdivEX": [],
    "MEM": "",
    "WB": ""
  },
  "registers": [
    {
      "register": "PC",
      "value": "0x00000104"
    },
    {
      "register": "IMAR",
      "value": "0x00000100"
    },
    {
      "register": "IR",
      "value": "0x20010000"
    }
  ],
  "memory": []
}
