{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577990913205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577990913206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  3 00:18:33 2020 " "Processing started: Fri Jan  3 00:18:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577990913206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990913206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990913206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577990913417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577990913417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-Struct " "Found design unit 1: DUT-Struct" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923200 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/WriteBack.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/WriteBack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_BackPackage " "Found design unit 1: Write_BackPackage" {  } { { "Stages/WriteBack.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923201 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Write_Back-Struct " "Found design unit 2: Write_Back-Struct" {  } { { "Stages/WriteBack.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Stages/WriteBack.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/RegRead.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/RegRead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterReadPackage " "Found design unit 1: RegisterReadPackage" {  } { { "Stages/RegRead.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RegisterRead-Struct " "Found design unit 2: RegisterRead-Struct" {  } { { "Stages/RegRead.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923202 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterRead " "Found entity 1: RegisterRead" {  } { { "Stages/RegRead.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/MemAccess.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/MemAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAccessPackage " "Found design unit 1: MemoryAccessPackage" {  } { { "Stages/MemAccess.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MemoryAccess-Struct " "Found design unit 2: MemoryAccess-Struct" {  } { { "Stages/MemAccess.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923202 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAccess " "Found entity 1: MemoryAccess" {  } { { "Stages/MemAccess.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/Fetch.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchPackage " "Found design unit 1: FetchPackage" {  } { { "Stages/Fetch.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923203 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Fetch-Struct " "Found design unit 2: Fetch-Struct" {  } { { "Stages/Fetch.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Stages/Fetch.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/Execution.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/Execution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXstagePackage " "Found design unit 1: EXstagePackage" {  } { { "Stages/Execution.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Execution.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923203 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EXstage-behaviour " "Found design unit 2: EXstage-behaviour" {  } { { "Stages/Execution.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Execution.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923203 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXstage " "Found entity 1: EXstage" {  } { { "Stages/Execution.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Execution.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/Decode.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/Decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderPackage " "Found design unit 1: DecoderPackage" {  } { { "Stages/Decode.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder-Struct " "Found design unit 2: Decoder-Struct" {  } { { "Stages/Decode.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Stages/Decode.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stages/Controller.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Stages/Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControllerPackage " "Found design unit 1: ControllerPackage" {  } { { "Stages/Controller.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Controller-Struct " "Found design unit 2: Controller-Struct" {  } { { "Stages/Controller.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Stages/Controller.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/ROM.vhd 3 1 " "Found 3 design units, including 1 entities, in source file others/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMPackage " "Found design unit 1: ROMPackage" {  } { { "others/ROM.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ROM.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROM-Struct " "Found design unit 2: ROM-Struct" {  } { { "others/ROM.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ROM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923205 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "others/ROM.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ROM.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/register16.vhd 3 1 " "Found 3 design units, including 1 entities, in source file others/register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16Package " "Found design unit 1: Register16Package" {  } { { "others/register16.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/register16.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Register16-Register_behavioral " "Found design unit 2: Register16-Register_behavioral" {  } { { "others/register16.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/register16.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "others/register16.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/register16.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/reg_bank.vhd 3 1 " "Found 3 design units, including 1 entities, in source file others/reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBankPackage " "Found design unit 1: RegisterBankPackage" {  } { { "others/reg_bank.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/reg_bank.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923206 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RegisterBank-Struct " "Found design unit 2: RegisterBank-Struct" {  } { { "others/reg_bank.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/reg_bank.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "others/reg_bank.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/reg_bank.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/RAM.vhd 3 1 " "Found 3 design units, including 1 entities, in source file others/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMPackage " "Found design unit 1: RAMPackage" {  } { { "others/RAM.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/RAM.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923206 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RAM-Struct " "Found design unit 2: RAM-Struct" {  } { { "others/RAM.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/RAM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "others/RAM.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/RAM.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/Gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file others/Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "others/Gates.vhdl" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/Blocks.vhd 11 5 " "Found 11 design units, including 5 entities, in source file others/Blocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blocks " "Found design unit 1: Blocks" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Adder_16-Struct " "Found design unit 2: Adder_16-Struct" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Nand_16-Struct " "Found design unit 3: Nand_16-Struct" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_16-Struct " "Found design unit 4: XOR_16-Struct" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 XOR_3-Struct_xor3 " "Found design unit 5: XOR_3-Struct_xor3" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Plus1Adder-Struct " "Found design unit 6: Plus1Adder-Struct" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_16 " "Found entity 1: Adder_16" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nand_16 " "Found entity 2: Nand_16" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_16 " "Found entity 3: XOR_16" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_ENTITY_NAME" "4 XOR_3 " "Found entity 4: XOR_3" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""} { "Info" "ISGN_ENTITY_NAME" "5 Plus1Adder " "Found entity 5: Plus1Adder" {  } { { "others/Blocks.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "others/ALU.vhd 3 1 " "Found 3 design units, including 1 entities, in source file others/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16Package " "Found design unit 1: ALU_16Package" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_16-Struct " "Found design unit 2: ALU_16-Struct" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16 " "Found entity 1: ALU_16" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577990923209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577990923266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_f_PC_old DUT.vhd(21) " "Verilog HDL or VHDL warning at DUT.vhd(21): object \"s_f_PC_old\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R0 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R0\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R1 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R1\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R2 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R2\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R3 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R3\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R4 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R4\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R5 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R5\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_R6 DUT.vhd(27) " "Verilog HDL or VHDL warning at DUT.vhd(27): object \"s_R6\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923268 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch_inst " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch_inst\"" {  } { { "DUT.vhd" "fetch_inst" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Fetch:fetch_inst\|ROM:rom1 " "Elaborating entity \"ROM\" for hierarchy \"Fetch:fetch_inst\|ROM:rom1\"" {  } { { "Stages/Fetch.vhd" "rom1" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Plus1Adder Fetch:fetch_inst\|Plus1Adder:plus2 " "Elaborating entity \"Plus1Adder\" for hierarchy \"Fetch:fetch_inst\|Plus1Adder:plus2\"" {  } { { "Stages/Fetch.vhd" "plus2" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER Fetch:fetch_inst\|Plus1Adder:plus2\|FULL_ADDER:f0 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"Fetch:fetch_inst\|Plus1Adder:plus2\|FULL_ADDER:f0\"" {  } { { "others/Blocks.vhd" "f0" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER Fetch:fetch_inst\|Plus1Adder:plus2\|FULL_ADDER:f0\|HALF_ADDER:h1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"Fetch:fetch_inst\|Plus1Adder:plus2\|FULL_ADDER:f0\|HALF_ADDER:h1\"" {  } { { "others/Gates.vhdl" "h1" { Text "/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Fetch:fetch_inst\|Register16:IF_ID1 " "Elaborating entity \"Register16\" for hierarchy \"Fetch:fetch_inst\|Register16:IF_ID1\"" {  } { { "Stages/Fetch.vhd" "IF_ID1" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decode_inst " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decode_inst\"" {  } { { "DUT.vhd" "decode_inst" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_instr Decode.vhd(29) " "Verilog HDL or VHDL warning at Decode.vhd(29): object \"sig_instr\" assigned a value but never read" {  } { { "Stages/Decode.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923313 "|DUT|Decoder:decode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterRead RegisterRead:register_read_inst " "Elaborating entity \"RegisterRead\" for hierarchy \"RegisterRead:register_read_inst\"" {  } { { "DUT.vhd" "register_read_inst" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterRead:register_read_inst\|RegisterBank:RB " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterRead:register_read_inst\|RegisterBank:RB\"" {  } { { "Stages/RegRead.vhd" "RB" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXstage EXstage:exe_inst " "Elaborating entity \"EXstage\" for hierarchy \"EXstage:exe_inst\"" {  } { { "DUT.vhd" "exe_inst" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16 EXstage:exe_inst\|ALU_16:ALU1 " "Elaborating entity \"ALU_16\" for hierarchy \"EXstage:exe_inst\|ALU_16:ALU1\"" {  } { { "Stages/Execution.vhd" "ALU1" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Execution.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923319 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(59) " "Inferred latch for \"Z\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(59) " "Inferred latch for \"C\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ALU.vhd(59) " "Inferred latch for \"S\[0\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ALU.vhd(59) " "Inferred latch for \"S\[1\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ALU.vhd(59) " "Inferred latch for \"S\[2\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ALU.vhd(59) " "Inferred latch for \"S\[3\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ALU.vhd(59) " "Inferred latch for \"S\[4\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ALU.vhd(59) " "Inferred latch for \"S\[5\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ALU.vhd(59) " "Inferred latch for \"S\[6\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ALU.vhd(59) " "Inferred latch for \"S\[7\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ALU.vhd(59) " "Inferred latch for \"S\[8\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ALU.vhd(59) " "Inferred latch for \"S\[9\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ALU.vhd(59) " "Inferred latch for \"S\[10\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923320 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] ALU.vhd(59) " "Inferred latch for \"S\[11\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923321 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] ALU.vhd(59) " "Inferred latch for \"S\[12\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923321 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] ALU.vhd(59) " "Inferred latch for \"S\[13\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923321 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] ALU.vhd(59) " "Inferred latch for \"S\[14\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923321 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] ALU.vhd(59) " "Inferred latch for \"S\[15\]\" at ALU.vhd(59)" {  } { { "others/ALU.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923321 "|DUT|EXstage:exe_inst|ALU_16:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_16 EXstage:exe_inst\|ALU_16:ALU1\|Adder_16:add1 " "Elaborating entity \"Adder_16\" for hierarchy \"EXstage:exe_inst\|ALU_16:ALU1\|Adder_16:add1\"" {  } { { "others/ALU.vhd" "add1" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nand_16 EXstage:exe_inst\|ALU_16:ALU1\|Nand_16:nand1 " "Elaborating entity \"Nand_16\" for hierarchy \"EXstage:exe_inst\|ALU_16:ALU1\|Nand_16:nand1\"" {  } { { "others/ALU.vhd" "nand1" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 EXstage:exe_inst\|ALU_16:ALU1\|Nand_16:nand1\|NAND_2:n0 " "Elaborating entity \"NAND_2\" for hierarchy \"EXstage:exe_inst\|ALU_16:ALU1\|Nand_16:nand1\|NAND_2:n0\"" {  } { { "others/Blocks.vhd" "n0" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_16 EXstage:exe_inst\|ALU_16:ALU1\|XOR_16:xor1 " "Elaborating entity \"XOR_16\" for hierarchy \"EXstage:exe_inst\|ALU_16:ALU1\|XOR_16:xor1\"" {  } { { "others/ALU.vhd" "xor1" { Text "/home/prajwal/Public/Acad/Pipeline/others/ALU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 EXstage:exe_inst\|ALU_16:ALU1\|XOR_16:xor1\|XOR_2:X0 " "Elaborating entity \"XOR_2\" for hierarchy \"EXstage:exe_inst\|ALU_16:ALU1\|XOR_16:xor1\|XOR_2:X0\"" {  } { { "others/Blocks.vhd" "X0" { Text "/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAccess MemoryAccess:memory_access_inst " "Elaborating entity \"MemoryAccess\" for hierarchy \"MemoryAccess:memory_access_inst\"" {  } { { "DUT.vhd" "memory_access_inst" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MemoryAccess:memory_access_inst\|RAM:ram1 " "Elaborating entity \"RAM\" for hierarchy \"MemoryAccess:memory_access_inst\|RAM:ram1\"" {  } { { "Stages/MemAccess.vhd" "ram1" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Back Write_Back:write_back_inst " "Elaborating entity \"Write_Back\" for hierarchy \"Write_Back:write_back_inst\"" {  } { { "DUT.vhd" "write_back_inst" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923351 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE WriteBack.vhd(36) " "VHDL warning at WriteBack.vhd(36): comparison between unequal length operands always returns FALSE" {  } { { "Stages/WriteBack.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd" 36 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923352 "|DUT|Write_Back:write_back_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE WriteBack.vhd(39) " "VHDL warning at WriteBack.vhd(39): comparison between unequal length operands always returns FALSE" {  } { { "Stages/WriteBack.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd" 39 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923352 "|DUT|Write_Back:write_back_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller_datapath " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller_datapath\"" {  } { { "DUT.vhd" "controller_datapath" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "destInFetch Controller.vhd(90) " "Verilog HDL or VHDL warning at Controller.vhd(90): object \"destInFetch\" assigned a value but never read" {  } { { "Stages/Controller.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577990923353 "|DUT|Controller:controller_datapath"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577990923906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577990923906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577990923929 "|DUT|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DUT.vhd" "" { Text "/home/prajwal/Public/Acad/Pipeline/DUT.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577990923929 "|DUT|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577990923929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577990923929 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577990923929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577990923929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577990923936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  3 00:18:43 2020 " "Processing ended: Fri Jan  3 00:18:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577990923936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577990923936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577990923936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577990923936 ""}
