
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;  
ENTITY multiplier_tb IS
END multiplier_tb;
 
ARCHITECTURE behavior OF multiplier_tb IS 

    COMPONENT multiplier
    PORT(
         A : IN  std_logic_vector(3 downto 0);
         B : IN  std_logic_vector(3 downto 0);
         Result : OUT  std_logic_vector(7 downto 0)
        );
    END COMPONENT;
    
   signal A : std_logic_vector(3 downto 0) := (others => '0');
   signal B : std_logic_vector(3 downto 0) := (others => '0');

   signal Result : std_logic_vector(7 downto 0);

BEGIN
 
   uut: multiplier PORT MAP (
          A => A,
          B => B,
          Result => Result
        );

 
   stim_proc: process
   begin		
		A<="1001";
		B<="0100";
      wait for 100 ns;	
      wait;
   end process;
END;
