part=xc7z020-clg400-1

[hls]
clock=4ns
flow_target=vivado
syn.file=/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_addition_overflow.cpp
syn.top=detect_overflow
package.output.file=../solution_addition_overflow_export
package.output.format=ip_catalog
vivado.rtl=verilog


