/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:18 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_ODU_CORE0_1_H__
#define BCHP_AIF_WB_ODU_CORE0_1_H__

/***************************************************************************
 *AIF_WB_ODU_CORE0_1 - AIF WB ODU Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL           0x00238000 /* [RW] RSTCTL */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0        0x00238004 /* [RW] HDOFFCTL0 */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1        0x00238008 /* [RW] HDOFFCTL1 */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2        0x0023800c /* [RW] HDOFFCTL2 */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS         0x00238010 /* [RO] HDOFFSTS */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0   0x00238014 /* [RW] DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0   0x00238018 /* [RW] DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1   0x0023801c /* [RW] DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1   0x00238020 /* [RW] DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2          0x00238024 /* [RW] DGSCTL2 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0   0x00238028 /* [RW] DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0   0x0023802c /* [RW] DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1   0x00238030 /* [RW] DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1   0x00238034 /* [RW] DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0  0x00238038 /* [RW] DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0  0x0023803c /* [RW] DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1  0x00238040 /* [RW] DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1  0x00238044 /* [RW] DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC0 0x00238048 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC0 0x0023804c /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC1 0x00238050 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC1 0x00238054 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC0 0x00238058 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC0 0x0023805c /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC1 0x00238060 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC1 0x00238064 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0 0x00238068 /* [RW] DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0 0x0023806c /* [RW] DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0 0x00238070 /* [RW] DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0 0x00238074 /* [RW] DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0 0x00238078 /* [RW] DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0 0x0023807c /* [RW] DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0 0x00238080 /* [RW] DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0 0x00238084 /* [RW] DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0 0x00238088 /* [RW] DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0 0x0023808c /* [RW] DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0 0x00238090 /* [RW] DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0 0x00238094 /* [RW] DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0 0x00238098 /* [RW] DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0 0x0023809c /* [RW] DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0 0x002380a0 /* [RW] DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0 0x002380a4 /* [RW] DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1 0x002380a8 /* [RW] DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1 0x002380ac /* [RW] DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1 0x002380b0 /* [RW] DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1 0x002380b4 /* [RW] DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1 0x002380b8 /* [RW] DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1 0x002380bc /* [RW] DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1 0x002380c0 /* [RW] DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1 0x002380c4 /* [RW] DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1 0x002380c8 /* [RW] DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1 0x002380cc /* [RW] DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1 0x002380d0 /* [RW] DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1 0x002380d4 /* [RW] DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1 0x002380d8 /* [RW] DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1 0x002380dc /* [RW] DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1 0x002380e0 /* [RW] DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1 0x002380e4 /* [RW] DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0      0x002380e8 /* [RW] DGSLMS_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1      0x002380ec /* [RW] DGSLMS_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0    0x002380f0 /* [RW] DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1    0x002380f4 /* [RW] DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0    0x002380f8 /* [RW] DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1    0x002380fc /* [RW] DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC0    0x00238100 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC0    0x00238104 /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC1    0x00238108 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC1    0x0023810c /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0   0x00238110 /* [RW] DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1   0x00238114 /* [RW] DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0      0x00238118 /* [RW] MDACSA_SLC0 */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1      0x0023811c /* [RW] MDACSA_SLC1 */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC0    0x00238120 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC1    0x00238124 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC0   0x00238128 /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC1   0x0023812c /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS        0x00238130 /* [RO] MDACSASTS */
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL          0x00238134 /* [RW] DOUTCTL */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRINSEL        0x00238138 /* [RW] Correlator Input select */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL          0x0023813c /* [RW] CORRCTL */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCW          0x00238140 /* [RW] Correlator DDFS FCW */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRTHR          0x00238144 /* [RW] Correlator DDFS THR */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCWEN        0x00238148 /* [RW] Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN0         0x0023814c /* [RW] Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN1         0x00238150 /* [RW] Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC0 0x00238154 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC0 0x00238158 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC1 0x0023815c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC1 0x00238160 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC0 0x00238164 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC0 0x00238168 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC1 0x0023816c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC1 0x00238170 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC0 0x00238174 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC0 0x00238178 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC1 0x0023817c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC1 0x00238180 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC0 0x00238184 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC0 0x00238188 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC1 0x0023818c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC1 0x00238190 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC0 0x00238194 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC0 0x00238198 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC1 0x0023819c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC1 0x002381a0 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC0 0x002381a4 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC0 0x002381a8 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC1 0x002381ac /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC1 0x002381b0 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC0 0x002381b4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC0 0x002381b8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC1 0x002381bc /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC1 0x002381c0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC0 0x002381c4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC0 0x002381c8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC1 0x002381cc /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC1 0x002381d0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC0 0x002381d4 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC0 0x002381d8 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC1 0x002381dc /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC1 0x002381e0 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC0 0x002381e4 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC0 0x002381e8 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC1 0x002381ec /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC1 0x002381f0 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC0 0x002381f4 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC0 0x002381f8 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC1 0x002381fc /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC1 0x00238200 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC0 0x00238204 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC0 0x00238208 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC1 0x0023820c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC1 0x00238210 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC0 0x00238214 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC0 0x00238218 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC1 0x0023821c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC1 0x00238220 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC0 0x00238224 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC0 0x00238228 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC1 0x0023822c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC1 0x00238230 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC0 0x00238234 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC0 0x00238238 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC1 0x0023823c /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC1 0x00238240 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC0 0x00238244 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC0 0x00238248 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC1 0x0023824c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC1 0x00238250 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC0 0x00238254 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC0 0x00238258 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC1 0x0023825c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC1 0x00238260 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC0 0x00238264 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC0 0x00238268 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC1 0x0023826c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC1 0x00238270 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC0 0x00238274 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC0 0x00238278 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC1 0x0023827c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC1 0x00238280 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC0 0x00238284 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC0 0x00238288 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC1 0x0023828c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC1 0x00238290 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC0 0x00238294 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC0 0x00238298 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC1 0x0023829c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC1 0x002382a0 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC0 0x002382a4 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC0 0x002382a8 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC1 0x002382ac /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC1 0x002382b0 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC0 0x002382b4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC0 0x002382b8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC1 0x002382bc /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC1 0x002382c0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC0 0x002382c4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC0 0x002382c8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC1 0x002382cc /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC1 0x002382d0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0        0x002382d4 /* [RW] TIMERCTL0 */
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1        0x002382d8 /* [RW] TIMERCTL1 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0    0x002382dc /* [RW] MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x002382e0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x002382e4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x002382e8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x002382ec /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x002382f0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x002382f4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x002382f8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x002382fc /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x00238300 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x00238304 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x00238308 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x0023830c /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x00238310 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x00238314 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x00238318 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x0023831c /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x00238320 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x00238324 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x00238328 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x0023832c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x00238330 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x00238334 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x00238338 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x0023833c /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1    0x00238340 /* [RW] MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x00238344 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x00238348 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x0023834c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x00238350 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x00238354 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x00238358 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x0023835c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x00238360 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x00238364 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x00238368 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x0023836c /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x00238370 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x00238374 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x00238378 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x0023837c /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x00238380 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x00238384 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x00238388 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x0023838c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x00238390 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x00238394 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x00238398 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x0023839c /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x002383a0 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2          0x002383a4 /* [RW] AGC Control 2 */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCDECRATE       0x002383a8 /* [RW] Decimate rate */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1          0x002383ac /* [RW] AGC Control 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1         0x002383b0 /* [RW] AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LF_INT_WDATA 0x002383b4 /* [RW] Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LA_INT_WDATA 0x002383b8 /* [RW] Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA 0x002383bc /* [RW] Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA 0x002383c0 /* [RW] Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2         0x002383c4 /* [RW] AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL        0x002383c8 /* [RW] PGACLKCTL */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTD          0x002383cc /* [RW] PGA Look up table data */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA          0x002383d0 /* [RW] PGALUTA */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL       0x002383d4 /* [RW] NR NOTCH Control */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR         0x002383d8 /* [RW] NR AGC Threshold Control */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0 0x002383dc /* [RW] NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0 0x002383e0 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0 0x002383e4 /* [RW] NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0 0x002383e8 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1 0x002383ec /* [RW] NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1 0x002383f0 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1 0x002383f4 /* [RW] NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1 0x002383f8 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0 0x002383fc /* [RW] NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x00238400 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0 0x00238404 /* [RW] NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x00238408 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1 0x0023840c /* [RW] NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x00238410 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1 0x00238414 /* [RW] NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x00238418 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR     0x0023841c /* [RW] NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_THR 0x00238420 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0 0x00238424 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x00238428 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x0023842c /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0 0x00238430 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x00238434 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x00238438 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1 0x0023843c /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x00238440 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x00238444 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1 0x00238448 /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x0023844c /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x00238450 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE0   0x00238454 /* [RW] Core software spare register 0 */
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE1   0x00238458 /* [RW] Core software spare register 1 */

/***************************************************************************
 *RSTCTL - RSTCTL
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reserved0 [31:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved0_MASK              0xffff0000
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved0_SHIFT             16

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reserved_for_eco1 [15:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved_for_eco1_MASK      0x0000fe00
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved_for_eco1_SHIFT     9
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved_for_eco1_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_misc [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_misc_MASK             0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_misc_SHIFT            8
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_misc_DEFAULT          0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_agc [07:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_agc_MASK              0x00000080
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_agc_SHIFT             7
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_agc_DEFAULT           0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_corr [06:06] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_corr_MASK             0x00000040
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_corr_SHIFT            6
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_corr_DEFAULT          0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reserved_for_eco2 [05:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved_for_eco2_MASK      0x00000020
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved_for_eco2_SHIFT     5
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reserved_for_eco2_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_nr [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_nr_MASK               0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_nr_SHIFT              4
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_nr_DEFAULT            0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_dgsum2_errp [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_dgsum2_errp_MASK      0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_dgsum2_errp_SHIFT     3
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_dgsum2_errp_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_dgsum2 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_dgsum2_MASK           0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_dgsum2_SHIFT          2
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_dgsum2_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_handoff [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_handoff_MASK          0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_handoff_SHIFT         1
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_handoff_DEFAULT       0x00000000

/* AIF_WB_ODU_CORE0_1 :: RSTCTL :: reset_all [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_all_MASK              0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_all_SHIFT             0
#define BCHP_AIF_WB_ODU_CORE0_1_RSTCTL_reset_all_DEFAULT           0x00000000

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: reserved0 [31:22] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_reserved0_MASK           0xffc00000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_reserved0_SHIFT          22

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adc_dout_enable [21:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adc_dout_enable_MASK     0x00200000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adc_dout_enable_SHIFT    21
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adc_dout_enable_DEFAULT  0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: lfsr_enable [20:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_lfsr_enable_MASK         0x00100000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_lfsr_enable_SHIFT        20
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_lfsr_enable_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: lfsr_sel [19:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_lfsr_sel_MASK            0x000f0000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_lfsr_sel_SHIFT           16
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_lfsr_sel_DEFAULT         0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx3_po_slc1 [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_po_slc1_MASK 0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_po_slc1_SHIFT 15
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_po_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx3_po_slc0 [14:14] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_po_slc0_MASK 0x00004000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_po_slc0_SHIFT 14
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_po_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx3_pi_slc1 [13:13] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_pi_slc1_MASK 0x00002000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_pi_slc1_SHIFT 13
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx3_pi_slc0 [12:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_MASK 0x00001000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx2_po_slc1 [11:11] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_po_slc1_MASK 0x00000800
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_po_slc1_SHIFT 11
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_po_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx2_po_slc0 [10:10] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_po_slc0_MASK 0x00000400
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_po_slc0_SHIFT 10
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_po_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx2_pi_slc1 [09:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_pi_slc1_MASK 0x00000200
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_pi_slc1_SHIFT 9
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx2_pi_slc0 [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_MASK 0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc1 [07:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_po_slc1_MASK 0x00000080
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_po_slc1_SHIFT 7
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_po_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc0 [06:06] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_po_slc0_MASK 0x00000040
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_po_slc0_SHIFT 6
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_po_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc1 [05:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_MASK 0x00000020
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_SHIFT 5
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc0 [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_MASK 0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_po_slc1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_po_slc1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_po_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_po_slc0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_po_slc0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_po_slc0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_pi_slc1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx1_po_slc1 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_po_slc1_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_po_slc1_SHIFT 28
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_po_slc1_DEFAULT 0x00000007

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx1_po_slc0 [27:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_po_slc0_MASK 0x0f000000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_po_slc0_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_po_slc0_DEFAULT 0x00000006

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx1_pi_slc1 [23:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_pi_slc1_MASK 0x00f00000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_pi_slc1_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_pi_slc1_DEFAULT 0x00000005

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx1_pi_slc0 [19:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_DEFAULT 0x00000004

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_po_slc1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_po_slc1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_po_slc1_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc0 [11:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_po_slc0_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_po_slc0_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_po_slc0_DEFAULT 0x00000002

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_pi_slc1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc0 [03:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL2 - HDOFFCTL2
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx3_po_slc1 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_po_slc1_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_po_slc1_SHIFT 28
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_po_slc1_DEFAULT 0x0000000f

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx3_po_slc0 [27:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_po_slc0_MASK 0x0f000000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_po_slc0_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_po_slc0_DEFAULT 0x0000000e

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx3_pi_slc1 [23:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_pi_slc1_MASK 0x00f00000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_pi_slc1_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_pi_slc1_DEFAULT 0x0000000d

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx3_pi_slc0 [19:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_pi_slc0_MASK 0x000f0000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_pi_slc0_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx3_pi_slc0_DEFAULT 0x0000000c

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx2_po_slc1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_po_slc1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_po_slc1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_po_slc1_DEFAULT 0x0000000b

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx2_po_slc0 [11:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_po_slc0_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_po_slc0_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_po_slc0_DEFAULT 0x0000000a

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx2_pi_slc1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_pi_slc1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_pi_slc1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_pi_slc1_DEFAULT 0x00000009

/* AIF_WB_ODU_CORE0_1 :: HDOFFCTL2 :: adcin_sel_dmx2_pi_slc0 [03:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_pi_slc0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFCTL2_adcin_sel_dmx2_pi_slc0_DEFAULT 0x00000008

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: HDOFFSTS :: reserved0 [31:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_reserved0_MASK            0xfffffffc
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_reserved0_SHIFT           2

/* AIF_WB_ODU_CORE0_1 :: HDOFFSTS :: dgsum2_accu_active [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_dgsum2_accu_active_MASK   0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_dgsum2_accu_active_SHIFT  1
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_dgsum2_accu_active_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_lfsr_comp_fail_MASK       0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_lfsr_comp_fail_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_HDOFFSTS_lfsr_comp_fail_DEFAULT    0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC0 - DGSCTL_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_reserved0_MASK      0xffffffe0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_reserved0_SHIFT     5

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC0 :: bypass [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_bypass_MASK         0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_bypass_SHIFT        4
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_bypass_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_sawtooth_en_MASK    0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_sawtooth_en_SHIFT   3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC0 :: mask [02:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_mask_MASK           0x00000006
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_mask_SHIFT          1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_mask_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC0 :: format [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_format_MASK         0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_format_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC0_format_DEFAULT      0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC0 - DGSCTL_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_reserved0_MASK      0xffffffe0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_reserved0_SHIFT     5

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC0 :: bypass [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_bypass_MASK         0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_bypass_SHIFT        4
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_bypass_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_sawtooth_en_MASK    0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_sawtooth_en_SHIFT   3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC0 :: mask [02:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_mask_MASK           0x00000006
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_mask_SHIFT          1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_mask_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC0 :: format [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_format_MASK         0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_format_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC0_format_DEFAULT      0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC1 - DGSCTL_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC1 :: reserved0 [31:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_reserved0_MASK      0xffffffe0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_reserved0_SHIFT     5

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC1 :: bypass [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_bypass_MASK         0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_bypass_SHIFT        4
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_bypass_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC1 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_sawtooth_en_MASK    0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_sawtooth_en_SHIFT   3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC1 :: mask [02:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_mask_MASK           0x00000006
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_mask_SHIFT          1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_mask_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PI_SLC1 :: format [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_format_MASK         0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_format_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PI_SLC1_format_DEFAULT      0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC1 - DGSCTL_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC1 :: reserved0 [31:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_reserved0_MASK      0xffffffe0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_reserved0_SHIFT     5

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC1 :: bypass [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_bypass_MASK         0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_bypass_SHIFT        4
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_bypass_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC1 :: sawtooth_en [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_sawtooth_en_MASK    0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_sawtooth_en_SHIFT   3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_sawtooth_en_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC1 :: mask [02:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_mask_MASK           0x00000006
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_mask_SHIFT          1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_mask_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL_PO_SLC1 :: format [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_format_MASK         0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_format_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL_PO_SLC1_format_DEFAULT      0x00000000

/***************************************************************************
 *DGSCTL2 - DGSCTL2
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: reserved0 [31:18] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_reserved0_MASK             0xfffc0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_reserved0_SHIFT            18

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: dout_enable [17:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_dout_enable_MASK           0x00020000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_dout_enable_SHIFT          17
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_dout_enable_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: clpstart [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_clpstart_MASK              0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_clpstart_SHIFT             16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_clpstart_DEFAULT           0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: accu_interval [15:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_interval_MASK         0x0000ff00
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_interval_SHIFT        8
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_interval_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_reserved_for_eco1_MASK     0x000000f8
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_reserved_for_eco1_SHIFT    3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_reserved_for_eco1_DEFAULT  0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: accu_mode [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_mode_MASK             0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_mode_SHIFT            2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_mode_DEFAULT          0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: accu_start [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_start_MASK            0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_start_SHIFT           1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_start_DEFAULT         0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCTL2 :: accu_reset [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_reset_MASK            0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_reset_SHIFT           0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCTL2_accu_reset_DEFAULT         0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC0 - DGSCLP_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_reserved0_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_reserved0_SHIFT     28

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC0 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC0 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC0_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC0 - DGSCLP_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_reserved0_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_reserved0_SHIFT     28

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC0 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC0 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC0_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC1 - DGSCLP_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_reserved0_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_reserved0_SHIFT     28

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC1 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PI_SLC1 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PI_SLC1_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC1 - DGSCLP_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_reserved0_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_reserved0_SHIFT     28

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC1 :: thrd_pos [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_thrd_pos_MASK       0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_thrd_pos_SHIFT      16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_thrd_pos_DEFAULT    0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCLP_PO_SLC1 :: thrd_neg [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_thrd_neg_MASK       0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_thrd_neg_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLP_PO_SLC1_thrd_neg_DEFAULT    0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC0 - DGSHIST_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_reserved0_SHIFT    28

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC0 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC0 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC0 - DGSHIST_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_reserved0_SHIFT    28

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC0 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC0 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC1 - DGSHIST_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_reserved0_SHIFT    28

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC1 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PI_SLC1 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PI_SLC1_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC1 - DGSHIST_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_reserved0_MASK     0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_reserved0_SHIFT    28

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC1 :: histogram_upper [27:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_histogram_upper_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_histogram_upper_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC1 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSHIST_PO_SLC1 :: histogram_lower [11:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_histogram_lower_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSHIST_PO_SLC1_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLPCNT_PI_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC0_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC0_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC0_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLPCNT_PO_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC0_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC0_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC0_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC1 - Clip counter
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLPCNT_PI_SLC1 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC1_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC1_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PI_SLC1_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC1 - Clip counter
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCLPCNT_PO_SLC1 :: clip_cnt [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC1_clip_cnt_MASK    0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC1_clip_cnt_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCLPCNT_PO_SLC1_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_PI_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSACCUM_PI_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC0_dgsaccum_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC0_dgsaccum_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC0_dgsaccum_DEFAULT  0x00000000

/***************************************************************************
 *DGSACCUM_PO_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSACCUM_PO_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC0_dgsaccum_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC0_dgsaccum_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC0_dgsaccum_DEFAULT  0x00000000

/***************************************************************************
 *DGSACCUM_PI_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSACCUM_PI_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC1_dgsaccum_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC1_dgsaccum_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PI_SLC1_dgsaccum_DEFAULT  0x00000000

/***************************************************************************
 *DGSACCUM_PO_SLC1 - Accumulator
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSACCUM_PO_SLC1 :: dgsaccum [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC1_dgsaccum_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC1_dgsaccum_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSACCUM_PO_SLC1_dgsaccum_DEFAULT  0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC0 - DGSLUT011_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC0 - DGSLUT010_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC0 - DGSLUT001_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC0 - DGSLUT000_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC0 - DGSLUT111_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC0 - DGSLUT110_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC0 - DGSLUT101_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC0 - DGSLUT100_PI_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PI_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC0 - DGSLUT011_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC0 - DGSLUT010_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC0 - DGSLUT001_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC0 - DGSLUT000_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC0 - DGSLUT111_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC0 - DGSLUT110_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC0 - DGSLUT101_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC0 - DGSLUT100_PO_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PO_SLC0 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC1 - DGSLUT011_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC1 - DGSLUT010_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC1 - DGSLUT001_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC1 - DGSLUT000_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC1 - DGSLUT111_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC1 - DGSLUT110_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC1 - DGSLUT101_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC1 - DGSLUT100_PI_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PI_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PI_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PI_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC1 - DGSLUT011_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT011_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT011_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC1 - DGSLUT010_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT010_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT010_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC1 - DGSLUT001_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT001_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT001_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC1 - DGSLUT000_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT000_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT000_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC1 - DGSLUT111_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT111_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT111_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC1 - DGSLUT110_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT110_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT110_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC1 - DGSLUT101_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT101_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT101_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC1 - DGSLUT100_PO_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PO_SLC1 :: lut_mdac1 [31:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1_lut_mdac1_MASK   0xfff00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1_lut_mdac1_SHIFT  20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1_lut_mdac1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLUT100_PO_SLC1 :: reserved_for_eco0 [19:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1_reserved_for_eco0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLUT100_PO_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC0 - DGSLMS_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: reserved_for_eco0 [31:30] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reserved_for_eco0_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reserved_for_eco0_SHIFT 30
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: lms_din_sel [29:29] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_din_sel_MASK       0x20000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_din_sel_SHIFT      29
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_din_sel_DEFAULT    0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: rst_dc_en [28:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_rst_dc_en_MASK         0x10000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_rst_dc_en_SHIFT        28
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_rst_dc_en_DEFAULT      0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: diff_sel [27:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_diff_sel_MASK          0x0c000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_diff_sel_SHIFT         26
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_diff_sel_DEFAULT       0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: lms_pong [25:25] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_pong_MASK          0x02000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_pong_SHIFT         25
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_pong_DEFAULT       0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: lms_ping [24:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_ping_MASK          0x01000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_ping_SHIFT         24
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_lms_ping_DEFAULT       0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: update1 [23:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_update1_MASK           0x00f00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_update1_SHIFT          20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_update1_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: main1 [19:18] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_main1_MASK             0x000c0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_main1_SHIFT            18
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_main1_DEFAULT          0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: enable1 [17:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_enable1_MASK           0x00020000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_enable1_SHIFT          17
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_enable1_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reset_dgs1_MASK        0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reset_dgs1_SHIFT       16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reset_dgs1_DEFAULT     0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC0 :: reserved_for_eco1 [15:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reserved_for_eco1_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC1 - DGSLMS_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: reserved_for_eco0 [31:30] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reserved_for_eco0_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reserved_for_eco0_SHIFT 30
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: lms_din_sel [29:29] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_din_sel_MASK       0x20000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_din_sel_SHIFT      29
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_din_sel_DEFAULT    0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: rst_dc_en [28:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_rst_dc_en_MASK         0x10000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_rst_dc_en_SHIFT        28
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_rst_dc_en_DEFAULT      0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: diff_sel [27:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_diff_sel_MASK          0x0c000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_diff_sel_SHIFT         26
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_diff_sel_DEFAULT       0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: lms_pong [25:25] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_pong_MASK          0x02000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_pong_SHIFT         25
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_pong_DEFAULT       0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: lms_ping [24:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_ping_MASK          0x01000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_ping_SHIFT         24
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_lms_ping_DEFAULT       0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: update1 [23:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_update1_MASK           0x00f00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_update1_SHIFT          20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_update1_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: main1 [19:18] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_main1_MASK             0x000c0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_main1_SHIFT            18
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_main1_DEFAULT          0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: enable1 [17:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_enable1_MASK           0x00020000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_enable1_SHIFT          17
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_enable1_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: reset_dgs1 [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reset_dgs1_MASK        0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reset_dgs1_SHIFT       16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reset_dgs1_DEFAULT     0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMS_SLC1 :: reserved_for_eco1 [15:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reserved_for_eco1_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMS_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSBGLMS_SLC0 - DGSBGLMS_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC0 :: reserved_for_eco0 [31:10] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_reserved_for_eco0_MASK 0xfffffc00
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_reserved_for_eco0_SHIFT 10
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC0 :: bg_rate [09:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_rate_MASK         0x00000300
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_rate_SHIFT        8
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_rate_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC0 :: png_lms_en [07:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_png_lms_en_MASK      0x00000080
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_png_lms_en_SHIFT     7
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_png_lms_en_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC0 :: bg_interval [06:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_interval_MASK     0x0000007c
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_interval_SHIFT    2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_interval_DEFAULT  0x00000010

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC0 :: pn_inv [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_pn_inv_MASK          0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_pn_inv_SHIFT         1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_pn_inv_DEFAULT       0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC0 :: bg_lms_en [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_lms_en_MASK       0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_lms_en_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC0_bg_lms_en_DEFAULT    0x00000000

/***************************************************************************
 *DGSBGLMS_SLC1 - DGSBGLMS_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC1 :: reserved_for_eco0 [31:10] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_reserved_for_eco0_MASK 0xfffffc00
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_reserved_for_eco0_SHIFT 10
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC1 :: bg_rate [09:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_rate_MASK         0x00000300
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_rate_SHIFT        8
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_rate_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC1 :: png_lms_en [07:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_png_lms_en_MASK      0x00000080
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_png_lms_en_SHIFT     7
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_png_lms_en_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC1 :: bg_interval [06:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_interval_MASK     0x0000007c
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_interval_SHIFT    2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_interval_DEFAULT  0x00000010

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC1 :: pn_inv [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_pn_inv_MASK          0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_pn_inv_SHIFT         1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_pn_inv_DEFAULT       0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSBGLMS_SLC1 :: bg_lms_en [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_lms_en_MASK       0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_lms_en_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSBGLMS_SLC1_bg_lms_en_DEFAULT    0x00000000

/***************************************************************************
 *DGSLMSMU_SLC0 - DGSLMSMU_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC0 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_reserved_for_eco0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC0 :: dc_mu [27:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_dc_mu_MASK           0x0f000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_dc_mu_SHIFT          24
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_dc_mu_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC0 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_main_mu1_MASK        0x00f00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_main_mu1_SHIFT       20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_main_mu1_DEFAULT     0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC0 :: mu1 [19:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_mu1_MASK             0x000f0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_mu1_SHIFT            16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_mu1_DEFAULT          0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC0 :: reserved_for_eco1 [15:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_reserved_for_eco1_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC1 - DGSLMSMU_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC1 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_reserved_for_eco0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC1 :: dc_mu [27:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_dc_mu_MASK           0x0f000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_dc_mu_SHIFT          24
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_dc_mu_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC1 :: main_mu1 [23:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_main_mu1_MASK        0x00f00000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_main_mu1_SHIFT       20
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_main_mu1_DEFAULT     0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC1 :: mu1 [19:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_mu1_MASK             0x000f0000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_mu1_SHIFT            16
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_mu1_DEFAULT          0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSLMSMU_SLC1 :: reserved_for_eco1 [15:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_reserved_for_eco1_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSLMSMU_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFD_SLC0 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCOEFD_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC0_reserved0_MASK       0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC0_reserved0_SHIFT      28

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFD_SLC0 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC0_dgscoefd_MASK        0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC0_dgscoefd_SHIFT       0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC0_dgscoefd_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFA_SLC0 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCOEFA_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC0_reserved0_MASK       0xfffffff0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC0_reserved0_SHIFT      4

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFA_SLC0 :: dgscoefa [03:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC0_dgscoefa_MASK        0x0000000f
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC0_dgscoefa_SHIFT       0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC0_dgscoefa_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFD_SLC1 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCOEFD_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC1_reserved0_MASK       0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC1_reserved0_SHIFT      28

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFD_SLC1 :: dgscoefd [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC1_dgscoefd_MASK        0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC1_dgscoefd_SHIFT       0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFD_SLC1_dgscoefd_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFA_SLC1 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCOEFA_SLC1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC1_reserved0_MASK       0xfffffff0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC1_reserved0_SHIFT      4

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFA_SLC1 :: dgscoefa [03:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC1_dgscoefa_MASK        0x0000000f
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC1_dgscoefa_SHIFT       0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFA_SLC1_dgscoefa_DEFAULT     0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC0 - DGSCOEFEN_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_reserved0_MASK      0xfffffff0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_reserved0_SHIFT     4

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC0 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_capture_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC0 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC0 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_sel_MASK    0x00000003
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_sel_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC0_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC1 - DGSCOEFEN_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_reserved0_MASK      0xfffffff0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_reserved0_SHIFT     4

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC1 :: dgscoef_capture [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_capture_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_capture_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC1 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSCOEFEN_SLC1 :: dgscoef_sel [01:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_sel_MASK    0x00000003
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_sel_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSCOEFEN_SLC1_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *MDACSA_SLC0 - MDACSA_SLC0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC0 :: reserved0 [31:06] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_reserved0_MASK         0xffffffc0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_reserved0_SHIFT        6

/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC0 :: sa_in_sel [05:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_in_sel_MASK         0x0000003c
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_in_sel_SHIFT        2
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_in_sel_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC0 :: sa_enable [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_enable_MASK         0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_enable_SHIFT        1
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_enable_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC0 :: sa_clear [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_clear_MASK          0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_clear_SHIFT         0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC0_sa_clear_DEFAULT       0x00000000

/***************************************************************************
 *MDACSA_SLC1 - MDACSA_SLC1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC1 :: reserved0 [31:06] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_reserved0_MASK         0xffffffc0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_reserved0_SHIFT        6

/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC1 :: sa_in_sel [05:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_in_sel_MASK         0x0000003c
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_in_sel_SHIFT        2
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_in_sel_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC1 :: sa_enable [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_enable_MASK         0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_enable_SHIFT        1
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_enable_DEFAULT      0x00000000

/* AIF_WB_ODU_CORE0_1 :: MDACSA_SLC1 :: sa_clear [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_clear_MASK          0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_clear_SHIFT         0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSA_SLC1_sa_clear_DEFAULT       0x00000000

/***************************************************************************
 *MDACSADU_SLC0 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSADU_SLC0 :: reserved0 [31:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC0_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC0_reserved0_SHIFT      24

/* AIF_WB_ODU_CORE0_1 :: MDACSADU_SLC0 :: sa_duration [23:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC0_sa_duration_MASK     0x00ffffff
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC0_sa_duration_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC0_sa_duration_DEFAULT  0x00000000

/***************************************************************************
 *MDACSADU_SLC1 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSADU_SLC1 :: reserved0 [31:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC1_reserved0_MASK       0xff000000
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC1_reserved0_SHIFT      24

/* AIF_WB_ODU_CORE0_1 :: MDACSADU_SLC1 :: sa_duration [23:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC1_sa_duration_MASK     0x00ffffff
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC1_sa_duration_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSADU_SLC1_sa_duration_DEFAULT  0x00000000

/***************************************************************************
 *MDACSAOUT_SLC0 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSAOUT_SLC0 :: sa_out [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC0_sa_out_MASK         0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC0_sa_out_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC0_sa_out_DEFAULT      0x00000001

/***************************************************************************
 *MDACSAOUT_SLC1 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSAOUT_SLC1 :: sa_out [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC1_sa_out_MASK         0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC1_sa_out_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSAOUT_SLC1_sa_out_DEFAULT      0x00000001

/***************************************************************************
 *MDACSASTS - MDACSASTS
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: MDACSASTS :: reserved0 [31:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_reserved0_MASK           0xfffffffc
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_reserved0_SHIFT          2

/* AIF_WB_ODU_CORE0_1 :: MDACSASTS :: sa_done_slc1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_sa_done_slc1_MASK        0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_sa_done_slc1_SHIFT       1
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_sa_done_slc1_DEFAULT     0x00000000

/* AIF_WB_ODU_CORE0_1 :: MDACSASTS :: sa_done_slc0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_sa_done_slc0_MASK        0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_sa_done_slc0_SHIFT       0
#define BCHP_AIF_WB_ODU_CORE0_1_MDACSASTS_sa_done_slc0_DEFAULT     0x00000000

/***************************************************************************
 *DOUTCTL - DOUTCTL
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DOUTCTL :: reserved0 [31:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_reserved0_MASK             0xfffffffc
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_reserved0_SHIFT            2

/* AIF_WB_ODU_CORE0_1 :: DOUTCTL :: pn_enable [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_pn_enable_MASK             0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_pn_enable_SHIFT            1
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_pn_enable_DEFAULT          0x00000000

/* AIF_WB_ODU_CORE0_1 :: DOUTCTL :: dout_enable [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_dout_enable_MASK           0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_dout_enable_SHIFT          0
#define BCHP_AIF_WB_ODU_CORE0_1_DOUTCTL_dout_enable_DEFAULT        0x00000000

/***************************************************************************
 *CORRINSEL - Correlator Input select
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRINSEL :: reserved0 [31:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRINSEL_reserved0_MASK           0xfffffffc
#define BCHP_AIF_WB_ODU_CORE0_1_CORRINSEL_reserved0_SHIFT          2

/* AIF_WB_ODU_CORE0_1 :: CORRINSEL :: corr_in_sel [01:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRINSEL_corr_in_sel_MASK         0x00000003
#define BCHP_AIF_WB_ODU_CORE0_1_CORRINSEL_corr_in_sel_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRINSEL_corr_in_sel_DEFAULT      0x00000000

/***************************************************************************
 *CORRCTL - CORRCTL
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRCTL :: reserved0 [31:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_reserved0_MASK             0xffffffe0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_reserved0_SHIFT            5

/* AIF_WB_ODU_CORE0_1 :: CORRCTL :: mixer_round [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_mixer_round_MASK           0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_mixer_round_SHIFT          4
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_mixer_round_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: CORRCTL :: mixer_bypass [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_mixer_bypass_MASK          0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_mixer_bypass_SHIFT         3
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_mixer_bypass_DEFAULT       0x00000000

/* AIF_WB_ODU_CORE0_1 :: CORRCTL :: ddfs_dither [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_ddfs_dither_MASK           0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_ddfs_dither_SHIFT          2
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_ddfs_dither_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: CORRCTL :: start [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_start_MASK                 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_start_SHIFT                1
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_start_DEFAULT              0x00000000

/* AIF_WB_ODU_CORE0_1 :: CORRCTL :: clear [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_clear_MASK                 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_clear_SHIFT                0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRCTL_clear_DEFAULT              0x00000001

/***************************************************************************
 *CORRFCW - Correlator DDFS FCW
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRFCW :: fcw [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCW_fcw_MASK                   0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCW_fcw_SHIFT                  0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCW_fcw_DEFAULT                0x827715b0

/***************************************************************************
 *CORRTHR - Correlator DDFS THR
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRTHR :: fcw [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRTHR_fcw_MASK                   0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRTHR_fcw_SHIFT                  0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRTHR_fcw_DEFAULT                0xfffffea6

/***************************************************************************
 *CORRFCWEN - Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect.
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRFCWEN :: reserved0 [31:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCWEN_reserved0_MASK           0xfffffffe
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCWEN_reserved0_SHIFT          1

/* AIF_WB_ODU_CORE0_1 :: CORRFCWEN :: corr_fcw_load_en [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCWEN_corr_fcw_load_en_MASK    0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCWEN_corr_fcw_load_en_SHIFT   0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRFCWEN_corr_fcw_load_en_DEFAULT 0x00000000

/***************************************************************************
 *CORRLEN0 - Correlator Accumulation Duration Bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRLEN0 :: duration [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN0_duration_MASK             0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN0_duration_SHIFT            0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN0_duration_DEFAULT          0x00000000

/***************************************************************************
 *CORRLEN1 - Correlator Accumulation Duration Bits [35:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRLEN1 :: reserved0 [31:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN1_reserved0_MASK            0xfffffff0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN1_reserved0_SHIFT           4

/* AIF_WB_ODU_CORE0_1 :: CORRLEN1 :: duration [03:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN1_duration_MASK             0x0000000f
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN1_duration_SHIFT            0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRLEN1_duration_DEFAULT          0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX0_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PI_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX0_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PI_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX0_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PO_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX0_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX0_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX0_PO_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX0_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX1_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PI_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX1_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PI_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX1_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PO_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX1_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX1_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX1_PO_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX1_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX2_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PI_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX2_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PI_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX2_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PO_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX2_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX2_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX2_PO_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX2_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX3_PI_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PI_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX3_PI_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PI_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PI_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX3_PO_SLC0 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC0_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PO_SLC0 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC0_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC0_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC0_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI0_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI0_DMX3_PO_SLC1 :: corri [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC1_corri_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI0_DMX3_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRI1_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRI1_DMX3_PO_SLC1 :: corri [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC1_corri_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC1_corri_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRI1_DMX3_PO_SLC1_corri_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX0_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PI_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX0_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PI_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX0_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PO_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX0_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX0_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX0_PO_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX0_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX1_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PI_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX1_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PI_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX1_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PO_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX1_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX1_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX1_PO_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX1_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX2_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PI_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX2_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PI_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX2_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PO_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX2_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX2_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX2_PO_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX2_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX3_PI_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PI_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX3_PI_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PI_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PI_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX3_PO_SLC0 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC0_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PO_SLC0 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC0_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC0_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC0_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ0_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ0_DMX3_PO_SLC1 :: corrq [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC1_corrq_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ0_DMX3_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRQ1_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRQ1_DMX3_PO_SLC1 :: corrq [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC1_corrq_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC1_corrq_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRQ1_DMX3_PO_SLC1_corrq_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX0_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC0 - Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PI_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX0_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PI_SLC1 - Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PI_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX0_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC0 - Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PO_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX0_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX0_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX0_PO_SLC1 - Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX0_PO_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX0_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX1_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC0 - Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PI_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX1_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PI_SLC1 - Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PI_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX1_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC0 - Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PO_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX1_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX1_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX1_PO_SLC1 - Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX1_PO_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX1_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX2_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX2_PI_SLC0 - Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PI_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX2_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX2_PI_SLC1 - Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PI_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX2_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX2_PO_SLC0 - Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PO_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX2_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX2_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX2_PO_SLC1 - Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX2_PO_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX2_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX3_PI_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX3_PI_SLC0 - Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PI_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX3_PI_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX3_PI_SLC1 - Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PI_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PI_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PI_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX3_PO_SLC0 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC0_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX3_PO_SLC0 - Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC0_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PO_SLC0 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC0_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC0_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC0_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP0_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP0_DMX3_PO_SLC1 :: corrp [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC1_corrp_MASK     0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP0_DMX3_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *CORRP1_DMX3_PO_SLC1 - Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32]
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PO_SLC1 :: reserved0 [31:28] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC1_reserved0_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC1_reserved0_SHIFT 28

/* AIF_WB_ODU_CORE0_1 :: CORRP1_DMX3_PO_SLC1 :: corrp [27:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC1_corrp_MASK     0x0fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC1_corrp_SHIFT    0
#define BCHP_AIF_WB_ODU_CORE0_1_CORRP1_DMX3_PO_SLC1_corrp_DEFAULT  0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: TIMERCTL0 :: enable [31:31] */
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0_enable_MASK              0x80000000
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0_enable_SHIFT             31
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0_enable_DEFAULT           0x00000000

/* AIF_WB_ODU_CORE0_1 :: TIMERCTL0 :: period [30:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0_period_MASK              0x7fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0_period_SHIFT             0
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL0_period_DEFAULT           0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: TIMERCTL1 :: enable [31:31] */
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1_enable_MASK              0x80000000
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1_enable_SHIFT             31
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1_enable_DEFAULT           0x00000000

/* AIF_WB_ODU_CORE0_1 :: TIMERCTL1 :: period [30:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1_period_MASK              0x7fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1_period_SHIFT             0
#define BCHP_AIF_WB_ODU_CORE0_1_TIMERCTL1_period_DEFAULT           0x00000000

/***************************************************************************
 *DGSEPCTL_SLC0 - MDAC EQ Error Power Control Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC0 :: reserved0 [31:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_reserved0_MASK       0xffffff80
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_reserved0_SHIFT      7

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BETA [06:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_MASK 0x00000070
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BYP [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_SYNC_RST [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC0 :: REG_DGSEP_PO_SLC0_FRZ [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC0 :: REG_DGSEP_PI_SLC0_FRZ [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *DGSEPCTL_SLC1 - MDAC EQ Error Power Control Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC1 :: reserved0 [31:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_reserved0_MASK       0xffffff80
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_reserved0_SHIFT      7

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC1 :: REG_DGSEP_SLC1_BETA [06:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BETA_MASK 0x00000070
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BETA_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BETA_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC1 :: REG_DGSEP_SLC1_BYP [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BYP_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BYP_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_BYP_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC1 :: REG_DGSEP_SLC1_SYNC_RST [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_SYNC_RST_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_SLC1_SYNC_RST_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC1 :: REG_DGSEP_PO_SLC1_FRZ [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_PO_SLC1_FRZ_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: DGSEPCTL_SLC1 :: REG_DGSEP_PI_SLC1_FRZ [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_DGSEPCTL_SLC1_REG_DGSEP_PI_SLC1_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX0_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX0_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX1_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX1_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX2_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX2_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX2_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX2_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PI_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX3_PI_SLC1_INT_WDATA :: REG_DGSEP_DMX3_PI_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PO_SLC1_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_DMX3_PO_SLC1_INT_WDATA :: REG_DGSEP_DMX3_PO_SLC1_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC1_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX0_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC1_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX0_PI_SLC1_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC1_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX0_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC1_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX0_PO_SLC1_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC1_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX1_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC1_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX1_PI_SLC1_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC1_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX1_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC1_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX1_PO_SLC1_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PI_SLC1_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX2_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX2_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PI_SLC1_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX2_PI_SLC1_ERRP :: REG_DGSEP_S2_DMX2_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PO_SLC1_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX2_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX2_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PO_SLC1_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX2_PO_SLC1_ERRP :: REG_DGSEP_S2_DMX2_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PI_SLC1_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX3_PI_SLC1_ERRP :: REG_DGSEP_S1_DMX3_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PI_SLC1_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX3_PI_SLC1_ERRP :: REG_DGSEP_S2_DMX3_PI_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PO_SLC1_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S1_DMX3_PO_SLC1_ERRP :: REG_DGSEP_S1_DMX3_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PO_SLC1_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_DGSEP_S2_DMX3_PO_SLC1_ERRP :: REG_DGSEP_S2_DMX3_PO_SLC1_ERRP [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *AGCCTL2 - AGC Control 2
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: AGCCTL2 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_reserved0_MASK             0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_reserved0_SHIFT            8

/* AIF_WB_ODU_CORE0_1 :: AGCCTL2 :: REG_AGC_DZ_RANGE [07:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_DZ_RANGE_MASK      0x000000fc
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_DZ_RANGE_SHIFT     2
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_DZ_RANGE_DEFAULT   0x00000008

/* AIF_WB_ODU_CORE0_1 :: AGCCTL2 :: REG_AGC_LOG2_BYP [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_LOG2_BYP_MASK      0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_LOG2_BYP_SHIFT     1
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_LOG2_BYP_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: AGCCTL2 :: REG_AGC_LFSR_EN [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_LFSR_EN_MASK       0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_LFSR_EN_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL2_REG_AGC_LFSR_EN_DEFAULT    0x00000000

/***************************************************************************
 *AGCDECRATE - Decimate rate
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: AGCDECRATE :: reserved0 [31:11] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCDECRATE_reserved0_MASK          0xfffff800
#define BCHP_AIF_WB_ODU_CORE0_1_AGCDECRATE_reserved0_SHIFT         11

/* AIF_WB_ODU_CORE0_1 :: AGCDECRATE :: AGCDECRATE [10:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCDECRATE_AGCDECRATE_MASK         0x000007ff
#define BCHP_AIF_WB_ODU_CORE0_1_AGCDECRATE_AGCDECRATE_SHIFT        0
#define BCHP_AIF_WB_ODU_CORE0_1_AGCDECRATE_AGCDECRATE_DEFAULT      0x000007ff

/***************************************************************************
 *AGCCTL1 - AGC Control 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: reserved0 [31:27] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_reserved0_MASK             0xf8000000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_reserved0_SHIFT            27

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_LA_FRZ [26:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_FRZ_MASK        0x04000000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_FRZ_SHIFT       26
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_FRZ_DEFAULT     0x00000001

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_LA_BYP [25:25] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_BYP_MASK        0x02000000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_BYP_SHIFT       25
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_BYP_DEFAULT     0x00000000

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_LA_BETA [24:22] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_BETA_MASK       0x01c00000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_BETA_SHIFT      22
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LA_BETA_DEFAULT    0x00000007

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_LF_K1 [21:18] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LF_K1_MASK         0x003c0000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LF_K1_SHIFT        18
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LF_K1_DEFAULT      0x00000008

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_LF_FRZ [17:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LF_FRZ_MASK        0x00020000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LF_FRZ_SHIFT       17
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_LF_FRZ_DEFAULT     0x00000001

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_SYNC_RST [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_SYNC_RST_MASK      0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_SYNC_RST_SHIFT     16
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_SYNC_RST_DEFAULT   0x00000000

/* AIF_WB_ODU_CORE0_1 :: AGCCTL1 :: REG_AGC_THR [15:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_THR_MASK           0x0000ffff
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_THR_SHIFT          0
#define BCHP_AIF_WB_ODU_CORE0_1_AGCCTL1_REG_AGC_THR_DEFAULT        0x0000d800

/***************************************************************************
 *AGCTHRA1 - AGC Threshold Adjust Control 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_reserved0_MASK            0xfc000000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_reserved0_SHIFT           26

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_BLOCK_RANGE_CTRL [25:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_MASK 0x03000000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_BLOCK_RANGE_CTRL_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_CTRL_LA_FRZ [23:23] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_MASK  0x00800000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_SHIFT 23
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_FRZ_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_CTRL_LA_BYP [22:22] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_BYP_MASK  0x00400000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_BYP_SHIFT 22
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_BYP_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_CTRL_LA_BETA [21:19] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_BETA_MASK 0x00380000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_BETA_SHIFT 19
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LA_BETA_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_CTRL_LF_K1 [18:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LF_K1_MASK   0x00070000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LF_K1_SHIFT  16
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LF_K1_DEFAULT 0x00000007

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_CTRL_LF_FRZ [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_MASK  0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_SHIFT 15
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_LF_FRZ_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA1 :: REG_AGC_CTRL_ABS_THR [14:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_ABS_THR_MASK 0x00007fff
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_ABS_THR_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA1_REG_AGC_CTRL_ABS_THR_DEFAULT 0x00007d00

/***************************************************************************
 *REG_AGC_LF_INT_WDATA - Shift accumulator integrator write data (tc8.26)
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_AGC_LF_INT_WDATA :: REG_AGC_LF_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LF_INT_WDATA_REG_AGC_LF_INT_WDATA_DEFAULT 0xf0000000

/***************************************************************************
 *REG_AGC_LA_INT_WDATA - Leaky averager integrator write data (tc1.31)
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_AGC_LA_INT_WDATA :: REG_AGC_LA_INT_WDATA [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_LA_INT_WDATA_REG_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LF_INT_WDATA - Shift accumulator integrator write data (tc4.19)
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_AGC_CTRL_LF_INT_WDATA :: reserved0 [31:23] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA_reserved0_MASK 0xff800000
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA_reserved0_SHIFT 23

/* AIF_WB_ODU_CORE0_1 :: REG_AGC_CTRL_LF_INT_WDATA :: REG_AGC_CTRL_LF_INT_WDATA [22:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_MASK 0x007fffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA_REG_AGC_CTRL_LF_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_AGC_CTRL_LA_INT_WDATA - Leaky averager integrator write data (tc1.20)
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_AGC_CTRL_LA_INT_WDATA :: reserved0 [31:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA_reserved0_MASK 0xffe00000
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA_reserved0_SHIFT 21

/* AIF_WB_ODU_CORE0_1 :: REG_AGC_CTRL_LA_INT_WDATA :: REG_AGC_CTRL_LA_INT_WDATA [20:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_MASK 0x001fffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *AGCTHRA2 - AGC Threshold Adjust Control 2
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: AGCTHRA2 :: reserved0 [31:31] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_reserved0_MASK            0x80000000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_reserved0_SHIFT           31

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA2 :: REG_AGC_CTRL_LOWER_LIMIT [30:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_MASK 0x7fff0000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_REG_AGC_CTRL_LOWER_LIMIT_DEFAULT 0x00006400

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA2 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_reserved_for_eco1_MASK    0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_reserved_for_eco1_SHIFT   15
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: AGCTHRA2 :: REG_AGC_CTRL_UPPER_LIMIT [14:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_MASK 0x00007fff
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_AGCTHRA2_REG_AGC_CTRL_UPPER_LIMIT_DEFAULT 0x00002400

/***************************************************************************
 *PGACLKCTL - PGACLKCTL
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: PGACLKCTL :: reserved0 [31:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_reserved0_MASK           0xfffffff0
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_reserved0_SHIFT          4

/* AIF_WB_ODU_CORE0_1 :: PGACLKCTL :: pgalnaclkinv [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgalnaclkinv_MASK        0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgalnaclkinv_SHIFT       3
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgalnaclkinv_DEFAULT     0x00000001

/* AIF_WB_ODU_CORE0_1 :: PGACLKCTL :: pgalnaclken [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgalnaclken_MASK         0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgalnaclken_SHIFT        2
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgalnaclken_DEFAULT      0x00000001

/* AIF_WB_ODU_CORE0_1 :: PGACLKCTL :: pgaclkinv [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgaclkinv_MASK           0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgaclkinv_SHIFT          1
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgaclkinv_DEFAULT        0x00000000

/* AIF_WB_ODU_CORE0_1 :: PGACLKCTL :: pgaclken [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgaclken_MASK            0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgaclken_SHIFT           0
#define BCHP_AIF_WB_ODU_CORE0_1_PGACLKCTL_pgaclken_DEFAULT         0x00000001

/***************************************************************************
 *PGALUTD - PGA Look up table data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: PGALUTD :: reserved0 [31:14] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTD_reserved0_MASK             0xffffc000
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTD_reserved0_SHIFT            14

/* AIF_WB_ODU_CORE0_1 :: PGALUTD :: pgalutd [13:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTD_pgalutd_MASK               0x00003fff
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTD_pgalutd_SHIFT              0
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTD_pgalutd_DEFAULT            0x00000000

/***************************************************************************
 *PGALUTA - PGALUTA
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: PGALUTA :: reserved0 [31:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_reserved0_MASK             0xfffffe00
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_reserved0_SHIFT            9

/* AIF_WB_ODU_CORE0_1 :: PGALUTA :: pgalut_micro_en [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_pgalut_micro_en_MASK       0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_pgalut_micro_en_SHIFT      8
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_pgalut_micro_en_DEFAULT    0x00000000

/* AIF_WB_ODU_CORE0_1 :: PGALUTA :: pgaluta [07:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_pgaluta_MASK               0x000000ff
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_pgaluta_SHIFT              0
#define BCHP_AIF_WB_ODU_CORE0_1_PGALUTA_pgaluta_DEFAULT            0x00000000

/***************************************************************************
 *NRNOTCHCTL - NR NOTCH Control
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: reserved0 [31:10] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_reserved0_MASK          0xfffffc00
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_reserved0_SHIFT         10

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_DCO_MUX_SEL [09:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_MASK 0x00000300
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_DCO_MUX_SEL_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX3 [07:07] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_MASK 0x00000080
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_SHIFT 7
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX3_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX2 [06:06] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_MASK 0x00000040
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_SHIFT 6
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX2_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX1 [05:05] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_MASK 0x00000020
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_SHIFT 5
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX2_CNTL_DMX0 [04:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_MASK 0x00000010
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX2_CNTL_DMX0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX3 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX3_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX2 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX2_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL :: REG_NR_MIX1_CNTL_DMX0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_REG_NR_MIX1_CNTL_DMX0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCTHR - NR AGC Threshold Control
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRAGCTHR :: reserved0 [31:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_reserved0_MASK            0xffe00000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_reserved0_SHIFT           21

/* AIF_WB_ODU_CORE0_1 :: NRAGCTHR :: REG_NR_AGC_USE_THR_OFFSET [20:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_MASK 0x00100000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_REG_NR_AGC_USE_THR_OFFSET_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCTHR :: reserved_for_eco1 [19:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_reserved_for_eco1_MASK    0x000e0000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_reserved_for_eco1_SHIFT   17
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCTHR :: REG_NR_AGC_THR [16:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_REG_NR_AGC_THR_MASK       0x0001ffff
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_REG_NR_AGC_THR_SHIFT      0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCTHR_REG_NR_AGC_THR_DEFAULT    0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC0 - NR DCO Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_reserved0_SHIFT   8

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC0 :: REG_NR_DCO_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC0_REG_NR_DCO_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC0 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_DCO_INT_WDATA_PI_SLC0 :: REG_NR_DCO_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0_REG_NR_DCO_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC0 - NR DCO Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_reserved0_SHIFT   8

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC0 :: REG_NR_DCO_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC0_REG_NR_DCO_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC0 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_DCO_INT_WDATA_PO_SLC0 :: REG_NR_DCO_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0_REG_NR_DCO_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PI_SLC1 - NR DCO Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_reserved0_SHIFT   8

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_BETA_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_BETA_PI_SLC1_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PI_SLC1 :: REG_NR_DCO_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PI_SLC1_REG_NR_DCO_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PI_SLC1 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_DCO_INT_WDATA_PI_SLC1 :: REG_NR_DCO_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1_REG_NR_DCO_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_PO_SLC1 - NR DCO Control Pong Lane Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_reserved0_MASK    0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_reserved0_SHIFT   8

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_BETA_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_BETA_PO_SLC1_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_PO_SLC1 :: REG_NR_DCO_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_PO_SLC1_REG_NR_DCO_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_PO_SLC1 - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_DCO_INT_WDATA_PO_SLC1 :: REG_NR_DCO_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1_REG_NR_DCO_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC0 - NR NOTCH Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_reserved0_SHIFT 8

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BETA_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BETA_PI_SLC0_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC0 :: REG_NR_NOTCH_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC0_REG_NR_NOTCH_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC0 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 :: REG_NR_NOTCH_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0_REG_NR_NOTCH_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC0 - NR NOTCH Control Pong Lane Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC0 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_reserved0_SHIFT 8

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BETA_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BETA_PO_SLC0_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC0 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC0 :: REG_NR_NOTCH_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC0_REG_NR_NOTCH_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC0 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 :: REG_NR_NOTCH_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0_REG_NR_NOTCH_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PI_SLC1 - NR NOTCH Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_reserved0_SHIFT 8

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_BETA_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BETA_PI_SLC1_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PI_SLC1 :: REG_NR_NOTCH_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PI_SLC1_REG_NR_NOTCH_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PI_SLC1 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_NOTCH_INT_WDATA_PI_SLC1 :: REG_NR_NOTCH_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_REG_NR_NOTCH_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRNOTCHCTL_PO_SLC1 - NR NOTCH Control Pong Lane Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC1 :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_reserved0_MASK  0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_reserved0_SHIFT 8

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_BETA_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BETA_PO_SLC1_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC1 :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRNOTCHCTL_PO_SLC1 :: REG_NR_NOTCH_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRNOTCHCTL_PO_SLC1_REG_NR_NOTCH_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_NOTCH_INT_WDATA_PO_SLC1 - NOTCH integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_NOTCH_INT_WDATA_PO_SLC1 :: REG_NR_NOTCH_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_REG_NR_NOTCH_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRDCOCTL_THR - NR DCO Control AGC Threshold
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_THR :: reserved0 [31:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_reserved0_MASK        0xffffff00
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_reserved0_SHIFT       8

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_THR :: REG_NR_DCO_BETA_THR [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_BETA_THR_DEFAULT 0x00000003

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_reserved_for_eco1_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_THR :: REG_NR_DCO_FRZ_THR [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_FRZ_THR_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_THR :: REG_NR_DCO_BYP_THR [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_BYP_THR_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRDCOCTL_THR :: REG_NR_DCO_RST_THR [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_RST_THR_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_RST_THR_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRDCOCTL_THR_REG_NR_DCO_RST_THR_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_DCO_INT_WDATA_THR - DCO integrator write data
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_DCO_INT_WDATA_THR :: REG_NR_DCO_INT_WDATA_THR [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_DCO_INT_WDATA_THR_REG_NR_DCO_INT_WDATA_THR_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved0_SHIFT   26

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BETA_PI_SLC0 [25:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BETA_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_FRZ_PI_SLC0 [20:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LA_BYP_PI_SLC0 [19:19] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_MASK 0x00080000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_SHIFT 19
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LA_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC0 [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_EN_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_FIX_DEC_PI_SLC0 [14:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_FIX_DEC_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_NEG_LF_K1_PI_SLC0 [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_NEG_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_K1_PI_SLC0 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_K1_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_LF_FRZ_PI_SLC0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_LF_FRZ_PI_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_BYP_PI_SLC0 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_BYP_PI_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC0 :: REG_NR_AGC_SYNC_RST_PI_SLC0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC0_REG_NR_AGC_SYNC_RST_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC0 - AGC Loop filter integrator write data (tc0.54) for lane 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_REG_NR_AGC_LF_INT_WDATA_PI_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC0 - AGC Leaky averager integrator write data (tc1.29) for lane 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_reserved0_SHIFT 30

/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC0 [29:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_MASK 0x3fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_REG_NR_AGC_LA_INT_WDATA_PI_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC0 - NR AGC Control Ping Lane Slice 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: reserved0 [31:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved0_SHIFT   26

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BETA_PO_SLC0 [25:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_MASK 0x03000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BETA_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_FRZ_PO_SLC0 [20:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_MASK 0x00100000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LA_BYP_PO_SLC0 [19:19] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_MASK 0x00080000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_SHIFT 19
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LA_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC0 [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_MASK 0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_EN_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_FIX_DEC_PO_SLC0 [14:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_MASK 0x00007000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_FIX_DEC_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_NEG_LF_K1_PO_SLC0 [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_MASK 0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_NEG_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_K1_PO_SLC0 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_K1_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_LF_FRZ_PO_SLC0 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_LF_FRZ_PO_SLC0_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_BYP_PO_SLC0 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_BYP_PO_SLC0_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC0 :: REG_NR_AGC_SYNC_RST_PO_SLC0 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC0_REG_NR_AGC_SYNC_RST_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC0 - AGC Loop filter integrator write data (tc0.54) for lane 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_REG_NR_AGC_LF_INT_WDATA_PO_SLC0_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC0 - AGC Leaky averager integrator write data (tc1.29) for lane 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 :: reserved0 [31:30] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_reserved0_SHIFT 30

/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC0 [29:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_MASK 0x3fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_REG_NR_AGC_LA_INT_WDATA_PO_SLC0_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PI_SLC1 - NR AGC Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved0_SHIFT   26

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_BETA_PI_SLC1 [25:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_MASK 0x03000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BETA_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_FRZ_PI_SLC1 [20:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_MASK 0x00100000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LA_BYP_PI_SLC1 [19:19] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BYP_PI_SLC1_MASK 0x00080000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BYP_PI_SLC1_SHIFT 19
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LA_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_FIX_DEC_EN_PI_SLC1 [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_MASK 0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_EN_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_FIX_DEC_PI_SLC1 [14:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_MASK 0x00007000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_FIX_DEC_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_NEG_LF_K1_PI_SLC1 [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_MASK 0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_NEG_LF_K1_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LF_K1_PI_SLC1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_K1_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_LF_FRZ_PI_SLC1 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_LF_FRZ_PI_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_BYP_PI_SLC1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_BYP_PI_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PI_SLC1 :: REG_NR_AGC_SYNC_RST_PI_SLC1 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PI_SLC1_REG_NR_AGC_SYNC_RST_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PI_SLC1 - AGC Loop filter integrator write data (tc0.54) for lane 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC1 :: REG_NR_AGC_LF_INT_WDATA_PI_SLC1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PI_SLC1 - AGC Leaky averager integrator write data (tc1.29) for lane 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_reserved0_SHIFT 30

/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 :: REG_NR_AGC_LA_INT_WDATA_PI_SLC1 [29:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_MASK 0x3fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *NRAGCCTL_PO_SLC1 - NR AGC Control Ping Lane Slice 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: reserved0 [31:26] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved0_MASK    0xfc000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved0_SHIFT   26

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_BETA_PO_SLC1 [25:24] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_MASK 0x03000000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_SHIFT 24
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BETA_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco1_MASK 0x00e00000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco1_SHIFT 21
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_FRZ_PO_SLC1 [20:20] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_MASK 0x00100000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_SHIFT 20
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LA_BYP_PO_SLC1 [19:19] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BYP_PO_SLC1_MASK 0x00080000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BYP_PO_SLC1_SHIFT 19
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LA_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco2_MASK 0x00060000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco2_SHIFT 17
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_FIX_DEC_EN_PO_SLC1 [16:16] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_MASK 0x00010000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_SHIFT 16
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_EN_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco3_MASK 0x00008000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco3_SHIFT 15
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco3_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_FIX_DEC_PO_SLC1 [14:12] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_MASK 0x00007000
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_SHIFT 12
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_FIX_DEC_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco4_MASK 0x00000e00
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco4_SHIFT 9
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco4_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_NEG_LF_K1_PO_SLC1 [08:08] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_MASK 0x00000100
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_SHIFT 8
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_NEG_LF_K1_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LF_K1_PO_SLC1 [07:04] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_SHIFT 4
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_K1_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco5_MASK 0x00000008
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco5_SHIFT 3
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_reserved_for_eco5_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_LF_FRZ_PO_SLC1 [02:02] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_MASK 0x00000004
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_SHIFT 2
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_LF_FRZ_PO_SLC1_DEFAULT 0x00000001

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_BYP_PO_SLC1 [01:01] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_MASK 0x00000002
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_SHIFT 1
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_BYP_PO_SLC1_DEFAULT 0x00000000

/* AIF_WB_ODU_CORE0_1 :: NRAGCCTL_PO_SLC1 :: REG_NR_AGC_SYNC_RST_PO_SLC1 [00:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_MASK 0x00000001
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_NRAGCCTL_PO_SLC1_REG_NR_AGC_SYNC_RST_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *REG_NR_AGC_LF_INT_WDATA_PO_SLC1 - AGC Loop filter integrator write data (tc0.54) for lane 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC1 :: REG_NR_AGC_LF_INT_WDATA_PO_SLC1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1_DEFAULT 0x90000000

/***************************************************************************
 *REG_NR_AGC_LA_INT_WDATA_PO_SLC1 - AGC Leaky averager integrator write data (tc1.29) for lane 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 :: reserved0 [31:30] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_reserved0_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_reserved0_SHIFT 30

/* AIF_WB_ODU_CORE0_1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 :: REG_NR_AGC_LA_INT_WDATA_PO_SLC1 [29:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_MASK 0x3fffffff
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE0 - Core software spare register 0
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORE_SW_SPARE0 :: core_sw_spare0 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE0_core_sw_spare0_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE0_core_sw_spare0_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE0_core_sw_spare0_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE1 - Core software spare register 1
 ***************************************************************************/
/* AIF_WB_ODU_CORE0_1 :: CORE_SW_SPARE1 :: core_sw_spare1 [31:00] */
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE1_core_sw_spare1_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE1_core_sw_spare1_SHIFT 0
#define BCHP_AIF_WB_ODU_CORE0_1_CORE_SW_SPARE1_core_sw_spare1_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AIF_WB_ODU_CORE0_1_H__ */

/* End of File */
