//Testbench 
module mux32x1_test; 
 reg [0:31] in; 
 reg [0:4] sel; 
 wire out; 
 mux32x1 uut(in,sel,out); 
 initial 
 begin 
 $monitor("in=%b | sel=%b | out=%b",in,sel,out); 
 end 
 initial 
 begin 
 in=32'b10000000000000000000000000000000; sel=5'b00000; 
 #10 in=32'b01000000000000000000000000000000; sel=5'b00001; 
 #10 in=32'b00100000000000000000000000000000; sel=5'b00010; 
 #10 in=32'b00010000000000000000000000000000; sel=5'b00011; 
 #10 in=32'b00001000000000000000000000000000; sel=5'b00100; 
 #10 in=32'b00000100000000000000000000000000; sel=5'b00101; 
 #10 in=32'b00000010000000000000000000000000; sel=5'b00110; 
 #10 in=32'b00000001000000000000000000000000; sel=5'b00111; 
 #10 in=32'b00000000100000000000000000000000; sel=5'b01000; 
 #10 in=32'b00000000010000000000000000000000; sel=5'b01001; 
 #10 in=32'b00000000001000000000000000000000; sel=5'b01010; 
 #10 in=32'b00000000000100000000000000000000; sel=5'b01011; 
 #10 in=32'b00000000000010000000000000000000; sel=5'b01100; 
 #10 in=32'b00000000000001000000000000000000; sel=5'b01101; 
 #10 in=32'b00000000000000100000000000000000; sel=5'b01110; 
 #10 in=32'b00000000000000010000000000000000; sel=5'b01111; 
 #10 in=32'b00000000000000001000000000000000; sel=5'b10000; 
 #10 $finish; 
 end 
endmodule
