// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_int_s (
        ap_ready,
        x,
        y,
        ap_return
);


output   ap_ready;
input  [31:0] x;
input  [31:0] y;
output  [31:0] ap_return;

wire   [0:0] tmp_fu_18_p2;

assign ap_ready = 1'b1;

assign ap_return = ((tmp_fu_18_p2[0:0] === 1'b1) ? x : y);

assign tmp_fu_18_p2 = (($signed(x) > $signed(y)) ? 1'b1 : 1'b0);

endmodule //max_int_s
