-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.888000,HLS_SYN_LAT=111119,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1179,HLS_SYN_LUT=1510,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal w_ce0 : STD_LOGIC;
    signal w_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln29_fu_115_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln29_reg_148 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal az_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_reg_158 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln31_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_163 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_ce0 : STD_LOGIC;
    signal data_we0 : STD_LOGIC;
    signal data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_1_ce0 : STD_LOGIC;
    signal data_1_we0 : STD_LOGIC;
    signal data_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_2_ce0 : STD_LOGIC;
    signal data_2_we0 : STD_LOGIC;
    signal data_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal az_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal az_ce0 : STD_LOGIC;
    signal az_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln29_fu_121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln29_fu_109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_38 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_main_Pipeline_VITIS_LOOP_17_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        az_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        az_ce0 : OUT STD_LOGIC;
        az_we0 : OUT STD_LOGIC;
        az_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        data_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_2_ce0 : OUT STD_LOGIC;
        data_2_we0 : OUT STD_LOGIC;
        data_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_1_ce0 : OUT STD_LOGIC;
        data_1_we0 : OUT STD_LOGIC;
        data_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_1_ce0 : OUT STD_LOGIC;
        data_1_we0 : OUT STD_LOGIC;
        data_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_2_ce0 : OUT STD_LOGIC;
        data_2_we0 : OUT STD_LOGIC;
        data_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_32_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln29_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_1_ce0 : OUT STD_LOGIC;
        data_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_2_ce0 : OUT STD_LOGIC;
        data_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component main_w_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component main_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_az_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (2 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    w_U : component main_w_ROM_AUTO_1R
    generic map (
        DataWidth => 4,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_address0,
        ce0 => w_ce0,
        q0 => w_q0);

    data_U : component main_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 67,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_address0,
        ce0 => data_ce0,
        we0 => data_we0,
        d0 => data_d0,
        q0 => data_q0);

    data_1_U : component main_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 67,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_1_address0,
        ce0 => data_1_ce0,
        we0 => data_1_we0,
        d0 => data_1_d0,
        q0 => data_1_q0);

    data_2_U : component main_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 67,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_2_address0,
        ce0 => data_2_ce0,
        we0 => data_2_we0,
        d0 => data_2_d0,
        q0 => data_2_q0);

    az_U : component main_az_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => az_address0,
        ce0 => az_ce0,
        we0 => az_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_d0,
        q0 => az_q0);

    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70 : component main_main_Pipeline_VITIS_LOOP_17_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_ready,
        az_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0,
        az_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0,
        az_we0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0,
        az_d0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_d0,
        data_2_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0,
        data_2_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0,
        data_2_we0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0,
        data_2_d0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0,
        data_1_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0,
        data_1_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0,
        data_1_we0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0,
        data_1_d0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0,
        data_we0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0,
        data_d0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0);

    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82 : component main_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_ready,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0,
        data_we0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0,
        data_d0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0,
        data_q0 => data_q0,
        data_1_address0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0,
        data_1_ce0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0,
        data_1_we0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0,
        data_1_d0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0,
        data_1_q0 => data_1_q0,
        data_2_address0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0,
        data_2_ce0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0,
        data_2_we0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0,
        data_2_d0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0,
        data_2_q0 => data_2_q0,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0,
        w_q0 => w_q0);

    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91 : component main_main_Pipeline_VITIS_LOOP_32_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_ready,
        zext_ln29_1 => j_fu_38,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0,
        data_q0 => data_q0,
        data_1_address0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0,
        data_1_ce0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0,
        data_1_q0 => data_1_q0,
        data_2_address0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0,
        data_2_ce0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0,
        data_2_q0 => data_2_q0,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0,
        w_q0 => w_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln31_fu_126_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_38_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_38 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                j_fu_38 <= add_ln29_reg_148;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln29_reg_148 <= add_ln29_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln31_reg_163 <= icmp_ln31_fu_126_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                temp_reg_158 <= az_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, icmp_ln29_fu_109_p2, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln29_fu_109_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln29_fu_115_p2 <= std_logic_vector(unsigned(j_fu_38) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((icmp_ln31_reg_163 = ap_const_lv1_0) and (grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state5, icmp_ln29_fu_109_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln29_fu_109_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln29_fu_109_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln29_fu_109_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;

    az_address0_assign_proc : process(ap_CS_fsm_state5, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0, ap_CS_fsm_state2, zext_ln29_fu_121_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            az_address0 <= zext_ln29_fu_121_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            az_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0;
        else 
            az_address0 <= "XXXXXXX";
        end if; 
    end process;


    az_ce0_assign_proc : process(ap_CS_fsm_state5, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            az_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            az_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0;
        else 
            az_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    az_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            az_we0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0;
        else 
            az_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_1_address0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_1_address0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_1_address0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_1_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0;
        else 
            data_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    data_1_ce0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_1_ce0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_1_ce0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_1_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0;
        else 
            data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_1_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_1_d0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_1_d0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0;
        else 
            data_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_1_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_1_we0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_1_we0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0;
        else 
            data_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_2_address0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_2_address0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_2_address0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_2_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0;
        else 
            data_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    data_2_ce0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_2_ce0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_2_ce0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_2_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0;
        else 
            data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_2_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_2_d0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_2_d0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0;
        else 
            data_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_2_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_2_we0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_2_we0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0;
        else 
            data_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_address0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0;
        else 
            data_address0 <= "XXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_d0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_d0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0;
        else 
            data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_we0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_we0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg;
    icmp_ln29_fu_109_p2 <= "1" when (j_fu_38 = ap_const_lv7_64) else "0";
    icmp_ln31_fu_126_p2 <= "1" when (temp_reg_158 = ap_const_lv3_1) else "0";

    w_address0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0;
        else 
            w_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    w_ce0_assign_proc : process(icmp_ln31_reg_163, grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0, grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((icmp_ln31_reg_163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0;
        else 
            w_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln29_fu_121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_38),64));
end behav;
