////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_3_H
#define flexidag_openseg_prim_split_3_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_3_DAG_NAME 	"flexidag_openseg_prim_split_3"

/* VDG file info */
#define flexidag_openseg_prim_split_3_vdg_name 	"flexidag_openseg_split_3.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_3_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_3_byte_size 	524	/* 0x0000020c */
#define flexidag_openseg_prim_split_3_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_3 VMEM info */
#define flexidag_openseg_prim_split_3_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_3_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_3_VMEM_end 	496132	/* 0x00079204 */
#define flexidag_openseg_prim_split_3_image_start 	380768	/* 0x0005cf60 */
#define flexidag_openseg_prim_split_3_image_size 	115888	/* 0x0001c4b0 */
#define flexidag_openseg_prim_split_3_dagbin_start 	496132	/* 0x00079204 */

/* flexidag_openseg_prim_split_3 DAG info */
#define flexidag_openseg_prim_split_3_estimated_cycles 	982328
#define flexidag_openseg_prim_split_3_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_3' in source file 'pre_split3_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_3 HMB_input PeleeNet__stem_block__stem_block_conv0__Relu___muli___442 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___muli___442"
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_main_input_output 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_constant 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_has_init_data 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_variable_scalar 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_bitvector 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_rlz 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vwidth_minus_one_byte_offset 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vheight_minus_one_byte_offset 	18	/* 0x00000012 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_drotate_bit_offset 	198	/* 0x000000c6 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_hflip_bit_offset 	199	/* 0x000000c7 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vflip_bit_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dflip_bit_offset 	201	/* 0x000000c9 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_pflip_bit_offset 	202	/* 0x000000ca */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_W 	640
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_H 	256
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_D 	32
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_P 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_data_num_bytes 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_denable 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dram_format 	3
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_tile_width 	4
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_tile_height 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vmem_buffer_num_bytes 	81920
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_sign 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_datasize 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_expoffset 	5
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_expbits 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_drotate 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_hflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_vflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_dflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_pflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___muli___442_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_3 HMB_input Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_cnngen_demangled_name 	"Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1"
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_main_input_output 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_constant 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_has_init_data 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_variable_scalar 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_bitvector 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_rlz 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vbase_byte_offset 	44	/* 0x0000002c */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dbase_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dpitchm1_byte_offset 	72	/* 0x00000048 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vwidth_minus_one_byte_offset 	56	/* 0x00000038 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vheight_minus_one_byte_offset 	58	/* 0x0000003a */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_drotate_bit_offset 	518	/* 0x00000206 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_hflip_bit_offset 	519	/* 0x00000207 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vflip_bit_offset 	520	/* 0x00000208 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dflip_bit_offset 	521	/* 0x00000209 */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_pflip_bit_offset 	522	/* 0x0000020a */
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_W 	320
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_H 	128
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_D 	128
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_P 	1
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_data_num_bytes 	1
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_denable 	1
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dram_format 	3
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_tile_width 	4
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_tile_height 	1
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vmem_buffer_num_bytes 	171008
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_sign 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_datasize 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_expoffset 	5
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_expbits 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_drotate 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_hflip 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_vflip 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_dflip 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_pflip 	0
#define flexidag_openseg_prim_split_3_Conv_1__Conv2D___BiasAdd___BatchNorm_1__FusedBatchNorm___muli___10___BatchNorm_1__FusedBatchNorm___Relu_1_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_3 HMB_input PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414"
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_main_input_output 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_constant 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_has_init_data 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_variable_scalar 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_bitvector 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_rlz 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vbase_byte_offset 	84	/* 0x00000054 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dbase_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dpitchm1_byte_offset 	112	/* 0x00000070 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vwidth_minus_one_byte_offset 	96	/* 0x00000060 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vheight_minus_one_byte_offset 	98	/* 0x00000062 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_drotate_bit_offset 	838	/* 0x00000346 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_hflip_bit_offset 	839	/* 0x00000347 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vflip_bit_offset 	840	/* 0x00000348 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dflip_bit_offset 	841	/* 0x00000349 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_pflip_bit_offset 	842	/* 0x0000034a */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_W 	640
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_H 	256
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_D 	32
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_P 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_data_num_bytes 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_denable 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dram_format 	3
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_tile_width 	4
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_tile_height 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vmem_buffer_num_bytes 	41472
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_sign 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_datasize 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_expoffset 	6
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_expbits 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_drotate 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_hflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_vflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_dflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_pflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___414_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_3 SMB_input __pvcn_581_ */
#define flexidag_openseg_prim_split_3___pvcn_581__cnngen_demangled_name 	"__pvcn_581_"
#define flexidag_openseg_prim_split_3___pvcn_581__is_constant 	1
#define flexidag_openseg_prim_split_3___pvcn_581__has_init_data 	1
#define flexidag_openseg_prim_split_3___pvcn_581__is_variable_scalar 	0
#define flexidag_openseg_prim_split_3___pvcn_581__is_bitvector 	0
#define flexidag_openseg_prim_split_3___pvcn_581__is_rlz 	0
#define flexidag_openseg_prim_split_3___pvcn_581__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3___pvcn_581__byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_3___pvcn_581__vbase_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_3___pvcn_581__dbase_byte_offset 	144	/* 0x00000090 */
#define flexidag_openseg_prim_split_3___pvcn_581__dpitchm1_byte_offset 	148	/* 0x00000094 */
#define flexidag_openseg_prim_split_3___pvcn_581__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3___pvcn_581__W 	424
#define flexidag_openseg_prim_split_3___pvcn_581__H 	1
#define flexidag_openseg_prim_split_3___pvcn_581__D 	1
#define flexidag_openseg_prim_split_3___pvcn_581__P 	1
#define flexidag_openseg_prim_split_3___pvcn_581__data_num_bytes 	1
#define flexidag_openseg_prim_split_3___pvcn_581__denable 	1
#define flexidag_openseg_prim_split_3___pvcn_581__dpitch_num_bytes 	448
#define flexidag_openseg_prim_split_3___pvcn_581__dram_format 	0
#define flexidag_openseg_prim_split_3___pvcn_581__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_3___pvcn_581__tile_width 	1
#define flexidag_openseg_prim_split_3___pvcn_581__tile_height 	1
#define flexidag_openseg_prim_split_3___pvcn_581__vmem_buffer_num_bytes 	424
#define flexidag_openseg_prim_split_3___pvcn_581__dram_size_num_bytes 	448

/* flexidag_openseg_prim_split_3 SMB_input __pvcn_582_ */
#define flexidag_openseg_prim_split_3___pvcn_582__cnngen_demangled_name 	"__pvcn_582_"
#define flexidag_openseg_prim_split_3___pvcn_582__is_constant 	1
#define flexidag_openseg_prim_split_3___pvcn_582__has_init_data 	1
#define flexidag_openseg_prim_split_3___pvcn_582__is_variable_scalar 	0
#define flexidag_openseg_prim_split_3___pvcn_582__is_bitvector 	0
#define flexidag_openseg_prim_split_3___pvcn_582__is_rlz 	0
#define flexidag_openseg_prim_split_3___pvcn_582__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3___pvcn_582__byte_offset 	152	/* 0x00000098 */
#define flexidag_openseg_prim_split_3___pvcn_582__vbase_byte_offset 	156	/* 0x0000009c */
#define flexidag_openseg_prim_split_3___pvcn_582__dbase_byte_offset 	180	/* 0x000000b4 */
#define flexidag_openseg_prim_split_3___pvcn_582__dpitchm1_byte_offset 	184	/* 0x000000b8 */
#define flexidag_openseg_prim_split_3___pvcn_582__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3___pvcn_582__W 	80
#define flexidag_openseg_prim_split_3___pvcn_582__H 	1
#define flexidag_openseg_prim_split_3___pvcn_582__D 	1
#define flexidag_openseg_prim_split_3___pvcn_582__P 	1
#define flexidag_openseg_prim_split_3___pvcn_582__data_num_bytes 	1
#define flexidag_openseg_prim_split_3___pvcn_582__denable 	1
#define flexidag_openseg_prim_split_3___pvcn_582__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_3___pvcn_582__dram_format 	0
#define flexidag_openseg_prim_split_3___pvcn_582__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_3___pvcn_582__tile_width 	1
#define flexidag_openseg_prim_split_3___pvcn_582__tile_height 	1
#define flexidag_openseg_prim_split_3___pvcn_582__vmem_buffer_num_bytes 	80
#define flexidag_openseg_prim_split_3___pvcn_582__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_3 SMB_input __pvcn_80000001_ */
#define flexidag_openseg_prim_split_3___pvcn_80000001__cnngen_demangled_name 	"__pvcn_80000001_"
#define flexidag_openseg_prim_split_3___pvcn_80000001__is_constant 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__has_init_data 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__is_variable_scalar 	0
#define flexidag_openseg_prim_split_3___pvcn_80000001__is_bitvector 	0
#define flexidag_openseg_prim_split_3___pvcn_80000001__is_rlz 	0
#define flexidag_openseg_prim_split_3___pvcn_80000001__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3___pvcn_80000001__byte_offset 	192	/* 0x000000c0 */
#define flexidag_openseg_prim_split_3___pvcn_80000001__vbase_byte_offset 	196	/* 0x000000c4 */
#define flexidag_openseg_prim_split_3___pvcn_80000001__dbase_byte_offset 	220	/* 0x000000dc */
#define flexidag_openseg_prim_split_3___pvcn_80000001__dpitchm1_byte_offset 	224	/* 0x000000e0 */
#define flexidag_openseg_prim_split_3___pvcn_80000001__dpitchm1_bsize 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_3___pvcn_80000001__W 	113708
#define flexidag_openseg_prim_split_3___pvcn_80000001__H 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__D 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__P 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__data_num_bytes 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__denable 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__dpitch_num_bytes 	113728
#define flexidag_openseg_prim_split_3___pvcn_80000001__dram_format 	0
#define flexidag_openseg_prim_split_3___pvcn_80000001__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_3___pvcn_80000001__tile_width 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__tile_height 	1
#define flexidag_openseg_prim_split_3___pvcn_80000001__vmem_buffer_num_bytes 	113708
#define flexidag_openseg_prim_split_3___pvcn_80000001__dram_size_num_bytes 	113728

/* flexidag_openseg_prim_split_3 SMB_input __pvcn_80000006_ */
#define flexidag_openseg_prim_split_3___pvcn_80000006__cnngen_demangled_name 	"__pvcn_80000006_"
#define flexidag_openseg_prim_split_3___pvcn_80000006__is_constant 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__has_init_data 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__is_variable_scalar 	0
#define flexidag_openseg_prim_split_3___pvcn_80000006__is_bitvector 	0
#define flexidag_openseg_prim_split_3___pvcn_80000006__is_rlz 	0
#define flexidag_openseg_prim_split_3___pvcn_80000006__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3___pvcn_80000006__byte_offset 	232	/* 0x000000e8 */
#define flexidag_openseg_prim_split_3___pvcn_80000006__vbase_byte_offset 	236	/* 0x000000ec */
#define flexidag_openseg_prim_split_3___pvcn_80000006__dbase_byte_offset 	260	/* 0x00000104 */
#define flexidag_openseg_prim_split_3___pvcn_80000006__dpitchm1_byte_offset 	264	/* 0x00000108 */
#define flexidag_openseg_prim_split_3___pvcn_80000006__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3___pvcn_80000006__W 	1152
#define flexidag_openseg_prim_split_3___pvcn_80000006__H 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__D 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__P 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__data_num_bytes 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__denable 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__dpitch_num_bytes 	1152
#define flexidag_openseg_prim_split_3___pvcn_80000006__dram_format 	0
#define flexidag_openseg_prim_split_3___pvcn_80000006__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_3___pvcn_80000006__tile_width 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__tile_height 	1
#define flexidag_openseg_prim_split_3___pvcn_80000006__vmem_buffer_num_bytes 	1152
#define flexidag_openseg_prim_split_3___pvcn_80000006__dram_size_num_bytes 	1152

/* flexidag_openseg_prim_split_3 HMB_output PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	316	/* 0x0000013c */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	304	/* 0x00000130 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	306	/* 0x00000132 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	2502	/* 0x000009c6 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	2503	/* 0x000009c7 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	2504	/* 0x000009c8 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	2505	/* 0x000009c9 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	2506	/* 0x000009ca */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	640
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	256
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_denable 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	20480
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	2621440
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_3 HMB_output PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool"
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_main_input_output 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_bitvector 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_rlz 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_byte_offset 	348	/* 0x0000015c */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vbase_byte_offset 	352	/* 0x00000160 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dbase_byte_offset 	376	/* 0x00000178 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dpitchm1_byte_offset 	380	/* 0x0000017c */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vwidth_minus_one_byte_offset 	364	/* 0x0000016c */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vheight_minus_one_byte_offset 	366	/* 0x0000016e */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_drotate_bit_offset 	2982	/* 0x00000ba6 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_hflip_bit_offset 	2983	/* 0x00000ba7 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vflip_bit_offset 	2984	/* 0x00000ba8 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dflip_bit_offset 	2985	/* 0x00000ba9 */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_pflip_bit_offset 	2986	/* 0x00000baa */
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_W 	320
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_H 	128
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_D 	32
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_P 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_data_num_bytes 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_denable 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dram_format 	3
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_tile_width 	2
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_tile_height 	1
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vmem_buffer_num_bytes 	20736
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dram_size_num_bytes 	1310720
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_sign 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_datasize 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_expoffset 	5
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_expbits 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_drotate 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_hflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_dflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_pflip 	0
#define flexidag_openseg_prim_split_3_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_3 HMB_output __pvcn_80000002_ */
#define flexidag_openseg_prim_split_3___pvcn_80000002__cnngen_demangled_name 	"__pvcn_80000002_"
#define flexidag_openseg_prim_split_3___pvcn_80000002__is_main_input_output 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__is_bitvector 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__is_rlz 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__byte_offset 	408	/* 0x00000198 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__vbase_byte_offset 	412	/* 0x0000019c */
#define flexidag_openseg_prim_split_3___pvcn_80000002__dbase_byte_offset 	436	/* 0x000001b4 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__dpitchm1_byte_offset 	440	/* 0x000001b8 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__vwidth_minus_one_byte_offset 	424	/* 0x000001a8 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__vheight_minus_one_byte_offset 	426	/* 0x000001aa */
#define flexidag_openseg_prim_split_3___pvcn_80000002__vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__drotate_bit_offset 	3462	/* 0x00000d86 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__hflip_bit_offset 	3463	/* 0x00000d87 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__vflip_bit_offset 	3464	/* 0x00000d88 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__dflip_bit_offset 	3465	/* 0x00000d89 */
#define flexidag_openseg_prim_split_3___pvcn_80000002__pflip_bit_offset 	3466	/* 0x00000d8a */
#define flexidag_openseg_prim_split_3___pvcn_80000002__W 	160
#define flexidag_openseg_prim_split_3___pvcn_80000002__H 	64
#define flexidag_openseg_prim_split_3___pvcn_80000002__D 	128
#define flexidag_openseg_prim_split_3___pvcn_80000002__P 	1
#define flexidag_openseg_prim_split_3___pvcn_80000002__data_num_bytes 	2
#define flexidag_openseg_prim_split_3___pvcn_80000002__denable 	1
#define flexidag_openseg_prim_split_3___pvcn_80000002__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_3___pvcn_80000002__dram_format 	3
#define flexidag_openseg_prim_split_3___pvcn_80000002__vp_interleave_mode 	2
#define flexidag_openseg_prim_split_3___pvcn_80000002__tile_width 	4
#define flexidag_openseg_prim_split_3___pvcn_80000002__tile_height 	1
#define flexidag_openseg_prim_split_3___pvcn_80000002__vmem_buffer_num_bytes 	40960
#define flexidag_openseg_prim_split_3___pvcn_80000002__dram_size_num_bytes 	2621440
#define flexidag_openseg_prim_split_3___pvcn_80000002__sign 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__datasize 	1
#define flexidag_openseg_prim_split_3___pvcn_80000002__expoffset 	12
#define flexidag_openseg_prim_split_3___pvcn_80000002__expbits 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__drotate 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__hflip 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__vflip 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__dflip 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__pflip 	0
#define flexidag_openseg_prim_split_3___pvcn_80000002__trailing_extra_elements 	0

/* flexidag_openseg_prim_split_3 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_byte_offset 	448	/* 0x000001c0 */
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_vbase_byte_offset 	452	/* 0x000001c4 */
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_3___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_3_H */
