FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011000010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011000010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00011000011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00011000011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00011000101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00011000101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00011000110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00011000110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00011000111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00011000111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00011001000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00011001000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00011001001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00011001001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00011001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00011001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00011001011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00011001011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00011001100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00011001100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00011001101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00011001101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00011001110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00011001110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00011001111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00011001111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00011010000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00011010000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00011010001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00011010001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00011010010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00011010010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00011010011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00011010011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00011010100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00011010100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00011010101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00011010101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00011010110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00011010110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00011010111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00011010111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00011011000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00011011000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00011011001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00011011001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00011011010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00011011010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00011011011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00011011011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00011011100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00011011100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00011011101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00011011101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00011011110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00011011110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00011011111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00011011111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==10101000001000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==10101000001000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==11000000000000000000100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==11000000000000000000100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==11000001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==11000001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==10101000100001000010000000110000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==10101000100001000010000000110000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==01000100000000000010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==01000100000000000010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00000100000000000010110111110010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00000100000000000010110111110010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==10100100100000110000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==10100100100000110000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==11100100000001000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==11100100000001000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010000000000000000000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010000000000000000000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==10110100110000000000000000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==10110100110000000000000000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==10011100101000001111111111111111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==10011100101000001111111111111111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==10101100101001010000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==10101100101001010000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==11100000101001100010100000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==11100000101001100010100000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==11000000000000000010100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==11000000000000000010100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000010000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000010000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==11100001110010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==11100001110010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000001111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000001111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==11100001101010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==11100001101010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==10011100110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==10011100110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==11100000101011100011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==11100000101011100011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
--
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011000010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011000010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00011000011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00011000011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00011000101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00011000101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00011000110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00011000110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00011000111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00011000111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00011001000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00011001000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00011001001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00011001001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00011001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00011001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00011001011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00011001011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00011001100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00011001100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00011001101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00011001101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00011001110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00011001110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00011001111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00011001111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00011010000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00011010000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00011010001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00011010001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00011010010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00011010010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00011010011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00011010011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00011010100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00011010100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00011010101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00011010101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00011010110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00011010110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00011010111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00011010111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00011011000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00011011000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00011011001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00011011001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00011011010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00011011010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00011011011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00011011011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00011011100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00011011100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00011011101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00011011101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00011011110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00011011110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00011011111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00011011111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==10101000001000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==10101000001000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==11000000000000000000100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==11000000000000000000100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==11000001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==11000001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==10101000001000010110001001001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==10101000001000010110001001001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==10011100010000001111111111111101
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==10011100010000001111111111111101
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==11100000001000010001000000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==11100000001000010001000000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010110001001001000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100010000001111111111111101
FFor1200_ctrl.wb_insn[31:0]==10101000001000010110001001001000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==10101000100001000001000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==10101000100001000001000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000010001000000000011
FFor1200_ctrl.wb_insn[31:0]==10011100010000001111111111111101
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==01000100000000000010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011100
FFor1200_cpu.if_insn[31:0]==01000100000000000010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000001000010001000000000011
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000001000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110100100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000001000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00000100000000000000000110011000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110101000
FFor1200_cpu.if_insn[31:0]==00000100000000000000000110011000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000000000110011000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001000000000100
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000000000110011000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==10100100100000110000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==10100100100000110000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==11100100000001000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100000
FFor1200_cpu.if_insn[31:0]==11100100000001000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010000000000000000000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001100100
FFor1200_cpu.if_insn[31:0]==00010000000000000000000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==10110100110000000000000000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001101100
FFor1200_cpu.if_insn[31:0]==10110100110000000000000000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==10011100101000001111111111111111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110000
FFor1200_cpu.if_insn[31:0]==10011100101000001111111111111111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==10101100101001010000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001110100
FFor1200_cpu.if_insn[31:0]==10101100101001010000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==11100000101001100010100000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111000
FFor1200_cpu.if_insn[31:0]==11100000101001100010100000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==11000000000000000010100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011001111100
FFor1200_cpu.if_insn[31:0]==11000000000000000010100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000000
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000010000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010000100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000010000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==10111000101001000000000001000111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001000
FFor1200_cpu.if_insn[31:0]==10111000101001000000000001000111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==10101000110000000000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010001100
FFor1200_cpu.if_insn[31:0]==10101000110000000000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==11100001110001100010100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010000
FFor1200_cpu.if_insn[31:0]==11100001110001100010100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000001111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010010100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000001111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000111
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==10111000101001000000000001000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011000
FFor1200_cpu.if_insn[31:0]==10111000101001000000000001000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==10101000110000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010011100
FFor1200_cpu.if_insn[31:0]==10101000110000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==11100000111001100010100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100000
FFor1200_cpu.if_insn[31:0]==11100000111001100010100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000101001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==10011100110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010100100
FFor1200_cpu.if_insn[31:0]==10011100110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000110000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000101001000000000001000011
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==11100000101011100010100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101000
FFor1200_cpu.if_insn[31:0]==11100000101011100010100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111001100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10101000110000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010101100
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000111001100010100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110000
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100010100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100010100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010111100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011011000000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000001011010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
--
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011000001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011000010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011000010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00011000011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00011000011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00011000101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00011000101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00011000110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00011000110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00011000111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00011000111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00011001000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011000
FFor1200_cpu.if_insn[31:0]==00011001000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00011001001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100011100
FFor1200_cpu.if_insn[31:0]==00011001001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00011001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100000
FFor1200_cpu.if_insn[31:0]==00011001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00011001011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100100100
FFor1200_cpu.if_insn[31:0]==00011001011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00011001100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101000
FFor1200_cpu.if_insn[31:0]==00011001100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00011001101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100101100
FFor1200_cpu.if_insn[31:0]==00011001101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00011001110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110000
FFor1200_cpu.if_insn[31:0]==00011001110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00011001111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100110100
FFor1200_cpu.if_insn[31:0]==00011001111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00011010000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111000
FFor1200_cpu.if_insn[31:0]==00011010000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00011010001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100111100
FFor1200_cpu.if_insn[31:0]==00011010001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00011010010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000000
FFor1200_cpu.if_insn[31:0]==00011010010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00011010011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101000100
FFor1200_cpu.if_insn[31:0]==00011010011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00011010100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001000
FFor1200_cpu.if_insn[31:0]==00011010100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00011010101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101001100
FFor1200_cpu.if_insn[31:0]==00011010101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00011010110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010000
FFor1200_cpu.if_insn[31:0]==00011010110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00011010111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101010100
FFor1200_cpu.if_insn[31:0]==00011010111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00011011000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011000
FFor1200_cpu.if_insn[31:0]==00011011000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00011011001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101011100
FFor1200_cpu.if_insn[31:0]==00011011001000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011010111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00011011010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100000
FFor1200_cpu.if_insn[31:0]==00011011010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011010111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00011011011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101100100
FFor1200_cpu.if_insn[31:0]==00011011011000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011001000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00011011100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101000
FFor1200_cpu.if_insn[31:0]==00011011100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011001000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00011011101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101101100
FFor1200_cpu.if_insn[31:0]==00011011101000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011011000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00011011110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110000
FFor1200_cpu.if_insn[31:0]==00011011110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011011000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00011011111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101110100
FFor1200_cpu.if_insn[31:0]==00011011111000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011101000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==10101000001000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111000
FFor1200_cpu.if_insn[31:0]==10101000001000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011101000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==11000000000000000000100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000101111100
FFor1200_cpu.if_insn[31:0]==11000000000000000000100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==11000001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000000
FFor1200_cpu.if_insn[31:0]==11000001010000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00011011111000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110000100
FFor1200_cpu.if_insn[31:0]==00011000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000000100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000001000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==10101000100001000010000000110000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001000
FFor1200_cpu.if_insn[31:0]==10101000100001000010000000110000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000001010000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000000000000000000100000010001
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==01000100000000000010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110001100
FFor1200_cpu.if_insn[31:0]==01000100000000000010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11000001010000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100001000010000000110000
FFor1200_ctrl.wb_insn[31:0]==00011000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000010000000000000
FFor1200_ctrl.wb_insn[31:0]==10101000100001000010000000110000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_genpc.pc==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00000100000000000010110111110010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000110011000
FFor1200_cpu.if_insn[31:0]==00000100000000000010110111110010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000010000000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00000100000000000010110111110010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000010000000110100
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00000100000000000010110111110010
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==10100100100000110000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==10100100100000110000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==11100100000001000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111000
FFor1200_cpu.if_insn[31:0]==11100100000001000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010000000000000000000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101011111111100
FFor1200_cpu.if_insn[31:0]==00010000000000000000000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000000000100
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000000
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100000001000000000000000000
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==10110100110000000000000000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000000100
FFor1200_cpu.if_insn[31:0]==10110100110000000000000000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010000000000000000000000100001
FFor1200_ctrl.wb_insn[31:0]==11100100000001000000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==10011100101000001111111111111111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001000
FFor1200_cpu.if_insn[31:0]==10011100101000001111111111111111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010000000000000000000000100001
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==10101100101001010000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000001100
FFor1200_cpu.if_insn[31:0]==10101100101001010000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100110000000000000000010001
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==11100000101001100010100000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010000
FFor1200_cpu.if_insn[31:0]==11100000101001100010100000000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100101000001111111111111111
FFor1200_ctrl.wb_insn[31:0]==10110100110000000000000000010001
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==11000000000000000010100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000010100
FFor1200_cpu.if_insn[31:0]==11000000000000000010100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101100101001010000000000010000
FFor1200_ctrl.wb_insn[31:0]==10011100101000001111111111111111
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011000
FFor1200_cpu.if_insn[31:0]==10110100011000000000000000000110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101001100010100000000011
FFor1200_ctrl.wb_insn[31:0]==10101100101001010000000000010000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000010000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000011100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000010000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000010100000010001
FFor1200_ctrl.wb_insn[31:0]==11100000101001100010100000000011
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10110100011000000000000000000110
FFor1200_ctrl.wb_insn[31:0]==11000000000000000010100000010001
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000100100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000010000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000010000000
FFor1200_ctrl.wb_insn[31:0]==10110100011000000000000000000110
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==11100001110010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101000
FFor1200_cpu.if_insn[31:0]==11100001110010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000111
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000010000000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000001111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000101100
FFor1200_cpu.if_insn[31:0]==10100100100000110000000001111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000010000
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000111
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110000
FFor1200_cpu.if_insn[31:0]==10111000111001000000000001000011
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000010000
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000110100
FFor1200_cpu.if_insn[31:0]==10101001000000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10100100100000110000000001111000
FFor1200_ctrl.wb_insn[31:0]==11100001110010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==11100001101010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111000
FFor1200_cpu.if_insn[31:0]==11100001101010000011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10111000111001000000000001000011
FFor1200_ctrl.wb_insn[31:0]==10100100100000110000000001111000
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==10011100110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100000111100
FFor1200_cpu.if_insn[31:0]==10011100110000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001000000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==10111000111001000000000001000011
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==11100000101011100011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000000
FFor1200_cpu.if_insn[31:0]==11100000101011100011100000001000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101010000011100000001000
FFor1200_ctrl.wb_insn[31:0]==10101001000000000000000000000001
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001000100
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011100110000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101010000011100000001000
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001000
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101011100011100000001000
FFor1200_ctrl.wb_insn[31:0]==10011100110000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==11100000101011100011100000001000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==11000000100000000011000000000010
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==11100100001001100010100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100000110001100111000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000100000000011000000000010
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010000
FFor1200_cpu.if_insn[31:0]==11100000110001100111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100001001100010100000000000
FFor1200_ctrl.wb_insn[31:0]==11000000100000000011000000000010
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100001001100010100000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000001101100001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110001100111000000000000
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
--
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_cpu.operand_a
TFor1200_cpu.icpu_dat_i==or1200_rf.rf_dataw
TFor1200_cpu.icpu_dat_i==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_except.spr_dat_npc
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_except.id_pc
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011001111000001100000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00011001111000001100000000100001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.eear
TFor1200_cpu.operand_a==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.eear
TFor1200_rf.rf_dataw==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.eear
TFor1200_except.lsu_addr==or1200_except.epcr
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.eear
TFor1200_except.spr_dat_npc==or1200_except.epcr
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_except.eear==or1200_except.epcr
TFor1200_except.eear==or1200_except.id_pc
TFor1200_except.epcr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==10101001111011111010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000000000000
FFor1200_cpu.if_insn[31:0]==10101001111011111010000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011001101000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000000
FFor1200_cpu.if_insn[31:0]==00011001101000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001111000001100000000100001
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==11100001101011010111100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100000100
FFor1200_cpu.if_insn[31:0]==11100001101011010111100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001111011111010000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001111000001100000000100001
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==01000100000000000110100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001000
FFor1200_cpu.if_insn[31:0]==01000100000000000110100000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001101000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001111011111010000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000000000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
TFor1200_sprs.to_sr==or1200_except.esr
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100001100
FFor1200_cpu.if_insn[31:0]==00010101000000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101011010111100000000000
FFor1200_ctrl.wb_insn[31:0]==00011001101000000100000000000000
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000000000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.sr==or1200_except.esr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010000
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==01000100000000000110100000000000
FFor1200_ctrl.wb_insn[31:0]==11100001101011010111100000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==11100011001000000001100000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000000000000000000100010100
FFor1200_cpu.if_insn[31:0]==11100011001000000001100000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010101000000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==01000100000000000110100000000000
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==10101000011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==10101000011000000000000000000001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010101000000000000000000000000
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.operand_a==or1200_except.spr_dat_npc
TFor1200_cpu.operand_a==or1200_except.id_pc
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.spr_dat_npc
TFor1200_rf.rf_dataw==or1200_except.id_pc
TFor1200_except.lsu_addr==or1200_except.spr_dat_npc
TFor1200_except.lsu_addr==or1200_except.id_pc
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==11000000000000000001100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000000
FFor1200_cpu.if_insn[31:0]==11000000000000000001100000010001
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011001000000001100000000100
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==11001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==11100000001000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000000100
FFor1200_cpu.if_insn[31:0]==11100000001000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000011000000000000000000001
FFor1200_ctrl.wb_insn[31:0]==11100011001000000001100000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==11100000010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001000
FFor1200_cpu.if_insn[31:0]==11100000010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11000000000000000001100000010001
FFor1200_ctrl.wb_insn[31:0]==10101000011000000000000000000001
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==11100000011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000001100
FFor1200_cpu.if_insn[31:0]==11100000011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11000000000000000001100000010001
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==11100000100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010000
FFor1200_cpu.if_insn[31:0]==11100000100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==11100000101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000010100
FFor1200_cpu.if_insn[31:0]==11100000101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==11100000110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011000
FFor1200_cpu.if_insn[31:0]==11100000110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==11100000111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000011100
FFor1200_cpu.if_insn[31:0]==11100000111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==11100001000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100000
FFor1200_cpu.if_insn[31:0]==11100001000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==11100001001000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000100100
FFor1200_cpu.if_insn[31:0]==11100001001000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100000111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==11100001010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101000
FFor1200_cpu.if_insn[31:0]==11100001010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100000111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==11100001011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000101100
FFor1200_cpu.if_insn[31:0]==11100001011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==11100001100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110000
FFor1200_cpu.if_insn[31:0]==11100001100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==11100001101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000110100
FFor1200_cpu.if_insn[31:0]==11100001101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==11100001110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111000
FFor1200_cpu.if_insn[31:0]==11100001110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==11100001111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000000111100
FFor1200_cpu.if_insn[31:0]==11100001111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==11100010000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000000
FFor1200_cpu.if_insn[31:0]==11100010000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==11100010001000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001000100
FFor1200_cpu.if_insn[31:0]==11100010001000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100001111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==01111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==11100010010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001000
FFor1200_cpu.if_insn[31:0]==11100010010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100001111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==11100010011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001001100
FFor1200_cpu.if_insn[31:0]==11100010011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010001000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==11100010100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010000
FFor1200_cpu.if_insn[31:0]==11100010100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010001000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==11100010101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001010100
FFor1200_cpu.if_insn[31:0]==11100010101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==11100010110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011000
FFor1200_cpu.if_insn[31:0]==11100010110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==11100010111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001011100
FFor1200_cpu.if_insn[31:0]==11100010111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==11100011000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100000
FFor1200_cpu.if_insn[31:0]==11100011000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==11100011010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001100100
FFor1200_cpu.if_insn[31:0]==11100011010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100010111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==10111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==11100011011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101000
FFor1200_cpu.if_insn[31:0]==11100011011000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100010111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==11100011100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001101100
FFor1200_cpu.if_insn[31:0]==11100011100000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==11100011101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110000
FFor1200_cpu.if_insn[31:0]==11100011101000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011011000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11011
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==11100011110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001110100
FFor1200_cpu.if_insn[31:0]==11100011110000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011011000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==11100011111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111000
FFor1200_cpu.if_insn[31:0]==11100011111000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011101000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011100000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11101
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00011000001000001100000000100000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000001111100
FFor1200_cpu.if_insn[31:0]==00011000001000001100000000100000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011101000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==10101000001000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000000
FFor1200_cpu.if_insn[31:0]==10101000001000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00011001010000001100000000011111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010000100
FFor1200_cpu.if_insn[31:0]==00011001010000001100000000011111
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011000001000001100000000100000
FFor1200_ctrl.wb_insn[31:0]==11100011111000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==10101001010010101110000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001000
FFor1200_cpu.if_insn[31:0]==10101001010010101110000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000001000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011000001000001100000000100000
FFor1200_rf.rf_addrw[4:0]==00001
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00011011111000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010001100
FFor1200_cpu.if_insn[31:0]==00011011111000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011001010000001100000000011111
FFor1200_ctrl.wb_insn[31:0]==10101000001000010000000000000000
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==11100011111111110101000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010000
FFor1200_cpu.if_insn[31:0]==11100011111111110101000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101001010010101110000000000000
FFor1200_ctrl.wb_insn[31:0]==00011001010000001100000000011111
FFor1200_rf.rf_addrw[4:0]==01010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==11010100000111110000100000111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010010100
FFor1200_cpu.if_insn[31:0]==11010100000111110000100000111000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011111000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101001010010101110000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==10101000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011000
FFor1200_cpu.if_insn[31:0]==10101000100000000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011111111110101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011111000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010011100
FFor1200_cpu.if_insn[31:0]==00011011000000001100000001000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111110000100000111000
FFor1200_ctrl.wb_insn[31:0]==11100011111111110101000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_cpu.icpu_dat_i==or1200_except.eear
TFor1200_cpu.icpu_dat_i==or1200_except.epcr
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==10101011000110001000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100000
FFor1200_cpu.if_insn[31:0]==10101011000110001000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101000100000000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111110000100000111000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00011011010000001100000001000101
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010100100
FFor1200_cpu.if_insn[31:0]==00011011010000001100000001000101
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011000000001100000001000100
FFor1200_ctrl.wb_insn[31:0]==10101000100000000000000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==10101011010110100101101100100000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101000
FFor1200_cpu.if_insn[31:0]==10101011010110100101101100100000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011000110001000000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011000000001100000001000100
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00011011100000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010101100
FFor1200_cpu.if_insn[31:0]==00011011100000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011010000001100000001000101
FFor1200_ctrl.wb_insn[31:0]==10101011000110001000000000000000
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==11100011100111001100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110000
FFor1200_cpu.if_insn[31:0]==11100011100111001100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10101011010110100101101100100000
FFor1200_ctrl.wb_insn[31:0]==00011011010000001100000001000101
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00011011110000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010110100
FFor1200_cpu.if_insn[31:0]==00011011110000000100000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011100000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==10101011010110100101101100100000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==11100011110111101101000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111000
FFor1200_cpu.if_insn[31:0]==11100011110111101101000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011100111001100000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011100000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==11100011000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000010111100
FFor1200_cpu.if_insn[31:0]==11100011000000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00011011110000000100000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011100111001100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==11100011010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000000
FFor1200_cpu.if_insn[31:0]==11100011010000000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011110111101101000000000000
FFor1200_ctrl.wb_insn[31:0]==00011011110000000100000000000000
FFor1200_rf.rf_addrw[4:0]==11110
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011000100
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011000000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011110111101101000000000000
FFor1200_rf.rf_addrw[4:0]==11000
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001000
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100011010000000000000000000100
FFor1200_ctrl.wb_insn[31:0]==11100011000000000000000000000100
FFor1200_rf.rf_addrw[4:0]==11010
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_rf.rf_dataw
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==11100011010000000000000000000100
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000010000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000010000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000011000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000011000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010000
FFor1200_cpu.if_insn[31:0]==10011111100111000000000000000100
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11100100100111001111000000000000
FFor1200_ctrl.wb_insn[31:0]==11010100000111000000000000000000
FFor1200_rf.rf_addrw[4:0]==00100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011010100
FFor1200_cpu.if_insn[31:0]==00010100010000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010011111111111111111111111110
FFor1200_ctrl.wb_insn[31:0]==11100100100111001111000000000000
FFor1200_rf.rf_addrw[4:0]==11111
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011011000
FFor1200_cpu.if_insn[31:0]==11010100000111000000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==10011111100111000000000000000100
FFor1200_ctrl.wb_insn[31:0]==00010011111111111111111111111110
FFor1200_rf.rf_addrw[4:0]==11100
BFor1200_rf.rf_we==1
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_rf.rf_dataw==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==11100100100111001111000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==00010100010000010000000000000000
FFor1200_ctrl.wb_insn[31:0]==10011111100111000000000000000100
FFor1200_rf.rf_addrw[4:0]==00010
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_except.spr_dat_npc==or1200_except.id_pc
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010100011000010000000000000000
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_ctrl.id_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
..
FFor1200_cpu.ex_pc[31:0]==00000000001000011010000011001100
FFor1200_cpu.if_insn[31:0]==00010011111111111111111111111110
BFor1200_cpu.rst==0
BFor1200_ctrl.if_flushpipe==0
FFor1200_ctrl.ex_insn[31:0]==11010100000111000000000000000000
FFor1200_ctrl.wb_insn[31:0]==00010100010000010000000000000000
FFor1200_rf.rf_addrw[4:0]==00000
BFor1200_rf.rf_we==0
FFor1200_sprs.to_sr[16:0]==01000001000000001
FFor1200_sprs.sr[16:0]==01000001000000001
FFor1200_except.except_trig[13:0]==00000000000000
TFor1200_except.eear==or1200_except.epcr
TFor1200_cpu.operand_a==or1200_except.lsu_addr
TFor1200_cpu.icpu_dat_i==or1200_cpu.if_insn
TFor1200_sprs.to_sr==or1200_sprs.sr
--
