#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 13 19:49:56 2015
# Process ID: 4432
# Log file: C:/Users/Administrator/Desktop/FPGA/PLD/PLD/vivado.log
# Journal file: C:/Users/Administrator/Desktop/FPGA/PLD/PLD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.xpr
import_files -norecurse C:/Users/Administrator/Desktop/FPGA/PLD/FIFO/FIFO.srcs/sources_1/new/fifo_t1.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 12.0 -module_name fifo
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {32} CONFIG.Reset_Pin {false} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {32} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {30} CONFIG.Full_Threshold_Negate_Value {29}] [get_ips fifo]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.srcs/sources_1/ip/fifo/fifo.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.srcs/sources_1/ip/fifo/fifo.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.srcs/sources_1/ip/fifo/fifo.xci]
launch_run -jobs 2 fifo_synth_1
close [ open C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.srcs/sources_1/new/row.v w ]
add_files C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.srcs/sources_1/new/row.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw_target
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
close_hw_target
open_hw_target {localhost/xilinx_tcf/Digilent/210183636342A}
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw_target
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/PLD/PLD/PLD.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
