/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_0z;
  assign celloutsig_1_18z = !(celloutsig_1_11z ? celloutsig_1_6z : celloutsig_1_14z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[1] ^ celloutsig_1_2z[2]);
  reg [8:0] _03_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 9'h000;
    else _03_ <= { celloutsig_0_6z[7:1], celloutsig_0_5z, celloutsig_0_15z };
  assign out_data[8:0] = _03_;
  assign celloutsig_0_6z = { in_data[55:51], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z } & in_data[80:73];
  assign celloutsig_1_11z = { celloutsig_1_9z[5:2], celloutsig_1_0z } == { in_data[109], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_15z = { celloutsig_0_9z[4:1], celloutsig_0_10z } == celloutsig_0_6z[7:3];
  assign celloutsig_0_0z = in_data[72:67] <= in_data[59:54];
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } && { in_data[155], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_14z = { in_data[137:134], celloutsig_1_1z, celloutsig_1_8z } && { celloutsig_1_10z[7:3], celloutsig_1_10z[5], celloutsig_1_10z[1], celloutsig_1_4z };
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_1_9z = { in_data[190:187], celloutsig_1_1z } % { 1'h1, in_data[184:180], celloutsig_1_3z };
  assign { celloutsig_1_10z[7:6], celloutsig_1_10z[4:3], celloutsig_1_10z[5], celloutsig_1_10z[1:0] } = celloutsig_1_8z ? { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z } : { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z[1:0], celloutsig_1_1z };
  assign celloutsig_0_1z = | in_data[88:83];
  assign celloutsig_0_4z = celloutsig_0_2z & in_data[70];
  assign celloutsig_1_3z = in_data[155] & in_data[163];
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_0z & celloutsig_1_14z;
  assign celloutsig_0_10z = | { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_57z = ^ in_data[6:0];
  assign celloutsig_1_0z = ^ in_data[165:163];
  assign celloutsig_1_1z = { in_data[151:150], celloutsig_1_0z } >> in_data[108:106];
  assign celloutsig_0_7z = { in_data[74:64], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z } >> { in_data[85:78], celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[150], celloutsig_1_1z } >>> { celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_6z[3:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } ~^ { celloutsig_0_7z[12:7], celloutsig_0_4z };
  assign { celloutsig_1_10z[8], celloutsig_1_10z[2] } = { celloutsig_1_1z[1], celloutsig_1_10z[5] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z };
endmodule
