#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000000956450 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v00000000009666b0_0 .var "address", 5 0;
v0000000000958300_0 .var "instruction_in", 31 0;
v00000000009583a0_0 .net "instruction_out", 31 0, v00000000009664d0_0;  1 drivers
v0000000000958440_0 .var "rd", 0 0;
E_000000000091cb40 .event edge, v0000000000956770_0, v00000000009664d0_0, v0000000000932950_0, v0000000000966610_0;
S_00000000009565e0 .scope module, "instruction_memory_test" "instruction_memory" 2 27, 3 6 0, S_0000000000956450;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 1 "rd";
v0000000000956770_0 .net "address", 5 0, v00000000009666b0_0;  1 drivers
v0000000000932950_0 .net "instruction_in", 31 0, v0000000000958300_0;  1 drivers
v00000000009664d0_0 .var "instruction_out", 31 0;
v0000000000966570 .array "mem", 63 0, 31 0;
v0000000000966610_0 .net "rd", 0 0, v0000000000958440_0;  1 drivers
v0000000000966570_0 .array/port v0000000000966570, 0;
v0000000000966570_1 .array/port v0000000000966570, 1;
E_000000000091c780/0 .event edge, v0000000000966610_0, v0000000000956770_0, v0000000000966570_0, v0000000000966570_1;
v0000000000966570_2 .array/port v0000000000966570, 2;
v0000000000966570_3 .array/port v0000000000966570, 3;
v0000000000966570_4 .array/port v0000000000966570, 4;
v0000000000966570_5 .array/port v0000000000966570, 5;
E_000000000091c780/1 .event edge, v0000000000966570_2, v0000000000966570_3, v0000000000966570_4, v0000000000966570_5;
v0000000000966570_6 .array/port v0000000000966570, 6;
v0000000000966570_7 .array/port v0000000000966570, 7;
v0000000000966570_8 .array/port v0000000000966570, 8;
v0000000000966570_9 .array/port v0000000000966570, 9;
E_000000000091c780/2 .event edge, v0000000000966570_6, v0000000000966570_7, v0000000000966570_8, v0000000000966570_9;
v0000000000966570_10 .array/port v0000000000966570, 10;
v0000000000966570_11 .array/port v0000000000966570, 11;
v0000000000966570_12 .array/port v0000000000966570, 12;
v0000000000966570_13 .array/port v0000000000966570, 13;
E_000000000091c780/3 .event edge, v0000000000966570_10, v0000000000966570_11, v0000000000966570_12, v0000000000966570_13;
v0000000000966570_14 .array/port v0000000000966570, 14;
v0000000000966570_15 .array/port v0000000000966570, 15;
v0000000000966570_16 .array/port v0000000000966570, 16;
v0000000000966570_17 .array/port v0000000000966570, 17;
E_000000000091c780/4 .event edge, v0000000000966570_14, v0000000000966570_15, v0000000000966570_16, v0000000000966570_17;
v0000000000966570_18 .array/port v0000000000966570, 18;
v0000000000966570_19 .array/port v0000000000966570, 19;
v0000000000966570_20 .array/port v0000000000966570, 20;
v0000000000966570_21 .array/port v0000000000966570, 21;
E_000000000091c780/5 .event edge, v0000000000966570_18, v0000000000966570_19, v0000000000966570_20, v0000000000966570_21;
v0000000000966570_22 .array/port v0000000000966570, 22;
v0000000000966570_23 .array/port v0000000000966570, 23;
v0000000000966570_24 .array/port v0000000000966570, 24;
v0000000000966570_25 .array/port v0000000000966570, 25;
E_000000000091c780/6 .event edge, v0000000000966570_22, v0000000000966570_23, v0000000000966570_24, v0000000000966570_25;
v0000000000966570_26 .array/port v0000000000966570, 26;
v0000000000966570_27 .array/port v0000000000966570, 27;
v0000000000966570_28 .array/port v0000000000966570, 28;
v0000000000966570_29 .array/port v0000000000966570, 29;
E_000000000091c780/7 .event edge, v0000000000966570_26, v0000000000966570_27, v0000000000966570_28, v0000000000966570_29;
v0000000000966570_30 .array/port v0000000000966570, 30;
v0000000000966570_31 .array/port v0000000000966570, 31;
v0000000000966570_32 .array/port v0000000000966570, 32;
v0000000000966570_33 .array/port v0000000000966570, 33;
E_000000000091c780/8 .event edge, v0000000000966570_30, v0000000000966570_31, v0000000000966570_32, v0000000000966570_33;
v0000000000966570_34 .array/port v0000000000966570, 34;
v0000000000966570_35 .array/port v0000000000966570, 35;
v0000000000966570_36 .array/port v0000000000966570, 36;
v0000000000966570_37 .array/port v0000000000966570, 37;
E_000000000091c780/9 .event edge, v0000000000966570_34, v0000000000966570_35, v0000000000966570_36, v0000000000966570_37;
v0000000000966570_38 .array/port v0000000000966570, 38;
v0000000000966570_39 .array/port v0000000000966570, 39;
v0000000000966570_40 .array/port v0000000000966570, 40;
v0000000000966570_41 .array/port v0000000000966570, 41;
E_000000000091c780/10 .event edge, v0000000000966570_38, v0000000000966570_39, v0000000000966570_40, v0000000000966570_41;
v0000000000966570_42 .array/port v0000000000966570, 42;
v0000000000966570_43 .array/port v0000000000966570, 43;
v0000000000966570_44 .array/port v0000000000966570, 44;
v0000000000966570_45 .array/port v0000000000966570, 45;
E_000000000091c780/11 .event edge, v0000000000966570_42, v0000000000966570_43, v0000000000966570_44, v0000000000966570_45;
v0000000000966570_46 .array/port v0000000000966570, 46;
v0000000000966570_47 .array/port v0000000000966570, 47;
v0000000000966570_48 .array/port v0000000000966570, 48;
v0000000000966570_49 .array/port v0000000000966570, 49;
E_000000000091c780/12 .event edge, v0000000000966570_46, v0000000000966570_47, v0000000000966570_48, v0000000000966570_49;
v0000000000966570_50 .array/port v0000000000966570, 50;
v0000000000966570_51 .array/port v0000000000966570, 51;
v0000000000966570_52 .array/port v0000000000966570, 52;
v0000000000966570_53 .array/port v0000000000966570, 53;
E_000000000091c780/13 .event edge, v0000000000966570_50, v0000000000966570_51, v0000000000966570_52, v0000000000966570_53;
v0000000000966570_54 .array/port v0000000000966570, 54;
v0000000000966570_55 .array/port v0000000000966570, 55;
v0000000000966570_56 .array/port v0000000000966570, 56;
v0000000000966570_57 .array/port v0000000000966570, 57;
E_000000000091c780/14 .event edge, v0000000000966570_54, v0000000000966570_55, v0000000000966570_56, v0000000000966570_57;
v0000000000966570_58 .array/port v0000000000966570, 58;
v0000000000966570_59 .array/port v0000000000966570, 59;
v0000000000966570_60 .array/port v0000000000966570, 60;
v0000000000966570_61 .array/port v0000000000966570, 61;
E_000000000091c780/15 .event edge, v0000000000966570_58, v0000000000966570_59, v0000000000966570_60, v0000000000966570_61;
v0000000000966570_62 .array/port v0000000000966570, 62;
v0000000000966570_63 .array/port v0000000000966570, 63;
E_000000000091c780/16 .event edge, v0000000000966570_62, v0000000000966570_63, v0000000000932950_0;
E_000000000091c780 .event/or E_000000000091c780/0, E_000000000091c780/1, E_000000000091c780/2, E_000000000091c780/3, E_000000000091c780/4, E_000000000091c780/5, E_000000000091c780/6, E_000000000091c780/7, E_000000000091c780/8, E_000000000091c780/9, E_000000000091c780/10, E_000000000091c780/11, E_000000000091c780/12, E_000000000091c780/13, E_000000000091c780/14, E_000000000091c780/15, E_000000000091c780/16;
    .scope S_00000000009565e0;
T_0 ;
    %wait E_000000000091c780;
    %load/vec4 v0000000000966610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000000956770_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000000966570, 4;
    %store/vec4 v00000000009664d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000932950_0;
    %load/vec4 v0000000000956770_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0000000000966570, 4, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000956450;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000956450 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000958440_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00000000009666b0_0, 0, 6;
    %pushi/vec4 897791352, 0, 32;
    %store/vec4 v0000000000958300_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000958440_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00000000009666b0_0, 0, 6;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000956450;
T_2 ;
    %wait E_000000000091cb40;
    %vpi_call 2 30 "$monitor", "address: %b, instruction_out: %b, instruction_in: %b, rd: %b", v00000000009666b0_0, v00000000009583a0_0, v0000000000958300_0, v0000000000958440_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "instruction_memory_tb.v";
    "./../instruction_memory.v";
