{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662423938911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662423938912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 21:25:38 2022 " "Processing started: Mon Sep 05 21:25:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662423938912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662423938912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662423938912 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1662423939371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod3x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod3x8 " "Found entity 1: decod3x8" {  } { { "decod3x8.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_edge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d_edge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_edge " "Found entity 1: flip_flop_D_edge" {  } { { "flip_flop_D_edge.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_D_edge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "register_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/register_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bits " "Found entity 1: and_8bits" {  } { { "and_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/and_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bits " "Found entity 1: or_8bits" {  } { { "or_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/or_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file not_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 not_8bits " "Found entity 1: not_8bits" {  } { { "not_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/not_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8bits " "Found entity 1: mux4x1_8bits" {  } { { "mux4x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_8bits " "Found entity 1: mux8x1_8bits" {  } { { "mux8x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux8x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ahmes_alu " "Found entity 1: ahmes_alu" {  } { { "ahmes_alu.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8bits " "Found entity 1: mux2x1_8bits" {  } { { "mux2x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes " "Found entity 1: Ahmes" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "zero_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/zero_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/shl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1_8bitsa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1_8bitsa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1_8bitsa " "Found entity 1: mux16x1_8bitsa" {  } { { "mux16x1_8bitsa.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gnd_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gnd_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_8bits " "Found entity 1: gnd_8bits" {  } { { "gnd_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/gnd_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_work.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_work.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_work " "Found entity 1: final_work" {  } { { "final_work.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_check " "Found entity 1: overflow_check" {  } { { "overflow_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/overflow_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_check " "Found entity 1: carry_check" {  } { { "carry_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/carry_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_neg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_neg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_neg " "Found entity 1: add_sub_neg" {  } { { "add_sub_neg.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/add_sub_neg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file negative_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 negative_check " "Found entity 1: negative_check" {  } { { "negative_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/negative_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borrow_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file borrow_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 borrow_check " "Found entity 1: borrow_check" {  } { { "borrow_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/borrow_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_E " "Found entity 1: latch_SR_E" {  } { { "latch_SR_E.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR " "Found entity 1: latch_SR" {  } { { "latch_SR.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D " "Found entity 1: latch_D" {  } { { "latch_D.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xx " "Found entity 1: xx" {  } { { "xx.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/xx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_sr " "Found entity 1: latch_SR_sr" {  } { { "latch_SR_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_e_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_e_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_E_sr " "Found entity 1: latch_SR_E_sr" {  } { { "latch_SR_E_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_E_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_d_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_sr " "Found entity 1: latch_D_sr" {  } { { "latch_D_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_D_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_sr " "Found entity 1: flip_flop_sr" {  } { { "flip_flop_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_e_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_e_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_E_sr " "Found entity 1: flip_flop_E_sr" {  } { { "flip_flop_E_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_E_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939668 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch_with_reset/latch_SR.bdf " "Can't analyze file -- file latch_with_reset/latch_SR.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1662423939674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_reset " "Found entity 1: latch_SR_reset" {  } { { "latch_SR_reset.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662423939682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_work " "Elaborating entity \"final_work\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662423939732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst\"" {  } { { "final_work.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { { 224 520 672 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3x8 control_unit:inst\|decod3x8:inst " "Elaborating entity \"decod3x8\" for hierarchy \"control_unit:inst\|decod3x8:inst\"" {  } { { "control_unit.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { { 208 416 512 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s5 " "Pin \"s5\" is missing source" {  } { { "decod3x8.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod3x8.bdf" { { 368 696 872 384 "s5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1662423939752 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst55 " "Primitive \"AND3\" of instance \"inst55\" not used" {  } { { "decod3x8.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod3x8.bdf" { { 344 624 688 392 "inst55" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1662423939753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_8_bits.bdf 1 1 " "Using design file counter_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bits " "Found entity 1: counter_8_bits" {  } { { "counter_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662423939768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8_bits control_unit:inst\|counter_8_bits:inst2 " "Elaborating entity \"counter_8_bits\" for hierarchy \"control_unit:inst\|counter_8_bits:inst2\"" {  } { { "control_unit.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { { 240 152 280 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generic_counter.bdf 1 1 " "Using design file generic_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "generic_counter.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/generic_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662423939786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662423939786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3 " "Elaborating entity \"generic_counter\" for hierarchy \"control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3\"" {  } { { "counter_8_bits.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { { 192 480 592 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3\|mux4x1:inst " "Elaborating entity \"mux4x1\" for hierarchy \"control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3\|mux4x1:inst\"" {  } { { "generic_counter.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/generic_counter.bdf" { { 144 352 448 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3\|mux4x1:inst\|mux2x1:inst2 " "Elaborating entity \"mux2x1\" for hierarchy \"control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3\|mux4x1:inst\|mux2x1:inst2\"" {  } { { "mux4x1.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { { 208 640 736 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4x16 control_unit:inst\|decod4x16:inst3 " "Elaborating entity \"decod4x16\" for hierarchy \"control_unit:inst\|decod4x16:inst3\"" {  } { { "control_unit.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { { 416 40 136 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662423939843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cg_pc GND " "Pin \"cg_pc\" is stuck at GND" {  } { { "final_work.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { { 328 680 856 344 "cg_pc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662423940247 "|final_work|cg_pc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1662423940247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1662423940366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662423940675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662423940675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662423940707 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662423940707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662423940707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662423940707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662423940725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 21:25:40 2022 " "Processing ended: Mon Sep 05 21:25:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662423940725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662423940725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662423940725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662423940725 ""}
