$date
	Mon Jan 19 17:41:45 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_memory_axi_slaves $end
$var wire 1 ! dmem_arready $end
$var wire 1 " dmem_awready $end
$var wire 2 # dmem_bresp [1:0] $end
$var wire 1 $ dmem_bvalid $end
$var wire 32 % dmem_rdata [31:0] $end
$var wire 2 & dmem_rresp [1:0] $end
$var wire 1 ' dmem_rvalid $end
$var wire 1 ( dmem_wready $end
$var wire 1 ) imem_arready $end
$var wire 1 * imem_awready $end
$var wire 2 + imem_bresp [1:0] $end
$var wire 1 , imem_bvalid $end
$var wire 32 - imem_rdata [31:0] $end
$var wire 2 . imem_rresp [1:0] $end
$var wire 1 / imem_rvalid $end
$var wire 1 0 imem_wready $end
$var reg 1 1 clk $end
$var reg 32 2 dmem_araddr [31:0] $end
$var reg 3 3 dmem_arprot [2:0] $end
$var reg 1 4 dmem_arvalid $end
$var reg 32 5 dmem_awaddr [31:0] $end
$var reg 3 6 dmem_awprot [2:0] $end
$var reg 1 7 dmem_awvalid $end
$var reg 1 8 dmem_bready $end
$var reg 1 9 dmem_rready $end
$var reg 32 : dmem_wdata [31:0] $end
$var reg 4 ; dmem_wstrb [3:0] $end
$var reg 1 < dmem_wvalid $end
$var integer 32 = fail_count [31:0] $end
$var reg 32 > imem_araddr [31:0] $end
$var reg 3 ? imem_arprot [2:0] $end
$var reg 1 @ imem_arvalid $end
$var reg 32 A imem_awaddr [31:0] $end
$var reg 3 B imem_awprot [2:0] $end
$var reg 1 C imem_awvalid $end
$var reg 1 D imem_bready $end
$var reg 1 E imem_rready $end
$var reg 32 F imem_wdata [31:0] $end
$var reg 4 G imem_wstrb [3:0] $end
$var reg 1 H imem_wvalid $end
$var integer 32 I pass_count [31:0] $end
$var reg 32 J read_data [31:0] $end
$var reg 2 K resp [1:0] $end
$var reg 1 L rst_n $end
$scope module imem_slave $end
$var wire 32 M S_AXI_ARADDR [31:0] $end
$var wire 3 N S_AXI_ARPROT [2:0] $end
$var wire 1 O S_AXI_ARVALID $end
$var wire 32 P S_AXI_AWADDR [31:0] $end
$var wire 3 Q S_AXI_AWPROT [2:0] $end
$var wire 1 R S_AXI_AWVALID $end
$var wire 1 S S_AXI_BREADY $end
$var wire 1 T S_AXI_RREADY $end
$var wire 32 U S_AXI_WDATA [31:0] $end
$var wire 4 V S_AXI_WSTRB [3:0] $end
$var wire 1 W S_AXI_WVALID $end
$var wire 1 X clk $end
$var wire 32 Y mem_read_data [31:0] $end
$var wire 1 Z rst_n $end
$var reg 1 [ S_AXI_ARREADY $end
$var reg 1 \ S_AXI_AWREADY $end
$var reg 2 ] S_AXI_BRESP [1:0] $end
$var reg 1 ^ S_AXI_BVALID $end
$var reg 32 _ S_AXI_RDATA [31:0] $end
$var reg 2 ` S_AXI_RRESP [1:0] $end
$var reg 1 a S_AXI_RVALID $end
$var reg 1 b S_AXI_WREADY $end
$var reg 32 c mem_addr_latched [31:0] $end
$var reg 2 d rd_next [1:0] $end
$var reg 2 e rd_state [1:0] $end
$var reg 2 f wr_next [1:0] $end
$var reg 2 g wr_state [1:0] $end
$scope module imem $end
$var wire 32 h Instruction_Code [31:0] $end
$var wire 32 i PC [31:0] $end
$var wire 1 j reset $end
$var wire 10 k word_addr [9:0] $end
$upscope $end
$upscope $end
$scope module dmem_slave $end
$var wire 32 l S_AXI_ARADDR [31:0] $end
$var wire 3 m S_AXI_ARPROT [2:0] $end
$var wire 1 n S_AXI_ARVALID $end
$var wire 32 o S_AXI_AWADDR [31:0] $end
$var wire 3 p S_AXI_AWPROT [2:0] $end
$var wire 1 q S_AXI_AWVALID $end
$var wire 1 r S_AXI_BREADY $end
$var wire 1 s S_AXI_RREADY $end
$var wire 32 t S_AXI_WDATA [31:0] $end
$var wire 4 u S_AXI_WSTRB [3:0] $end
$var wire 1 v S_AXI_WVALID $end
$var wire 2 w byte_size_mem [1:0] $end
$var wire 1 X clk $end
$var wire 32 x mem_addr [31:0] $end
$var wire 32 y mem_read_data [31:0] $end
$var wire 1 Z rst_n $end
$var reg 1 z S_AXI_ARREADY $end
$var reg 1 { S_AXI_AWREADY $end
$var reg 2 | S_AXI_BRESP [1:0] $end
$var reg 1 } S_AXI_BVALID $end
$var reg 32 ~ S_AXI_RDATA [31:0] $end
$var reg 2 !" S_AXI_RRESP [1:0] $end
$var reg 1 "" S_AXI_RVALID $end
$var reg 1 #" S_AXI_WREADY $end
$var reg 2 $" byte_size_rd [1:0] $end
$var reg 2 %" byte_size_wr [1:0] $end
$var reg 1 &" mem_write_enable $end
$var reg 32 '" rd_addr_latched [31:0] $end
$var reg 2 (" rd_next [1:0] $end
$var reg 3 )" rd_prot_latched [2:0] $end
$var reg 2 *" rd_state [1:0] $end
$var reg 1 +" sign_ext $end
$var reg 32 ," wr_addr_latched [31:0] $end
$var reg 32 -" wr_data_latched [31:0] $end
$var reg 2 ." wr_next [1:0] $end
$var reg 2 /" wr_state [1:0] $end
$var reg 4 0" wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 1" address [31:0] $end
$var wire 10 2" aligned_addr [9:0] $end
$var wire 10 3" byte_addr [9:0] $end
$var wire 2 4" byte_offset [1:0] $end
$var wire 2 5" byte_size [1:0] $end
$var wire 1 X clock $end
$var wire 1 6" memread $end
$var wire 1 7" memwrite $end
$var wire 1 8" sign_ext $end
$var wire 32 9" write_data [31:0] $end
$var integer 32 :" i [31:0] $end
$var reg 32 ;" read_data [31:0] $end
$upscope $end
$upscope $end
$scope task dmem_read $end
$var reg 32 <" addr [31:0] $end
$var reg 32 =" data [31:0] $end
$var reg 3 >" prot [2:0] $end
$var reg 2 ?" resp [1:0] $end
$upscope $end
$scope task dmem_write $end
$var reg 32 @" addr [31:0] $end
$var reg 32 A" data [31:0] $end
$var reg 2 B" resp [1:0] $end
$var reg 4 C" strb [3:0] $end
$upscope $end
$scope task imem_read $end
$var reg 32 D" addr [31:0] $end
$var reg 32 E" data [31:0] $end
$var reg 2 F" resp [1:0] $end
$upscope $end
$scope task imem_write $end
$var reg 32 G" addr [31:0] $end
$var reg 32 H" data [31:0] $end
$var reg 2 I" resp [1:0] $end
$var reg 4 J" strb [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
b0 ;"
b10000000000 :"
b0 9"
08"
07"
06"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
0+"
b0 *"
b0 )"
b0 ("
b0 '"
0&"
b10 %"
b0 $"
0#"
0""
b0 !"
b0 ~
0}
b0 |
0{
0z
b0 y
b0 x
b0 w
0v
b0 u
b0 t
0s
0r
0q
b0 p
b0 o
0n
b0 m
b0 l
b0 k
1j
b0 i
b10010011 h
b0 g
b0 f
b0 e
b0 d
b0 c
0b
0a
b0 `
b0 _
0^
b10 ]
0\
0[
0Z
b10010011 Y
0X
0W
b0 V
b0 U
0T
0S
0R
b0 Q
b0 P
0O
b0 N
b0 M
0L
bx K
bx J
b0 I
0H
b0 G
b0 F
0E
0D
0C
b0 B
b0 A
0@
b0 ?
b0 >
b0 =
0<
b0 ;
b0 :
09
08
07
b0 6
b0 5
04
b0 3
b0 2
01
00
0/
b0 .
b0 -
0,
b10 +
0*
0)
0(
0'
b0 &
b0 %
0$
b0 #
0"
0!
$end
#10000
11
1X
#20000
01
0X
#30000
11
1X
#40000
01
0X
#50000
11
1X
#60000
01
0X
#70000
11
1X
#80000
01
0X
#90000
11
1X
#100000
0j
01
0X
1L
1Z
#110000
11
1X
#120000
01
0X
#130000
11
1X
#140000
01
0X
#150000
b1 d
1E
1T
1@
1O
11
1X
b0 D"
#160000
01
0X
#170000
b10 d
1[
1)
b1 e
11
1X
#180000
01
0X
#190000
b10 e
0[
0)
1a
1/
b10010011 _
b10010011 -
b0 d
0@
0O
11
1X
#200000
01
0X
#210000
0a
0/
b0 e
b0 d
b0 K
b10010011 J
0E
0T
b0 F"
b10010011 E"
11
1X
#220000
01
0X
#230000
11
1X
#240000
01
0X
#250000
11
1X
#260000
01
0X
b100 D"
#270000
b1 d
1E
1T
1@
1O
b100 >
b100 M
11
1X
#280000
01
0X
#290000
b100000000000100010011 Y
b100000000000100010011 h
b1 k
b10 d
b100 c
b100 i
1[
1)
b1 e
11
1X
#300000
01
0X
#310000
b10 e
0[
0)
1a
1/
b100000000000100010011 _
b100000000000100010011 -
b0 d
0@
0O
11
1X
#320000
01
0X
#330000
0a
0/
b0 e
b0 d
b100000000000100010011 J
0E
0T
b100000000000100010011 E"
11
1X
#340000
01
0X
#350000
11
1X
#360000
01
0X
#370000
11
1X
#380000
01
0X
b1000 D"
#390000
b1 d
1E
1T
1@
1O
b1000 >
b1000 M
11
1X
#400000
01
0X
#410000
b1000001000000110110011 Y
b1000001000000110110011 h
b10 k
b10 d
b1000 c
b1000 i
1[
1)
b1 e
11
1X
#420000
01
0X
#430000
b10 e
0[
0)
1a
1/
b1000001000000110110011 _
b1000001000000110110011 -
b0 d
0@
0O
11
1X
#440000
01
0X
#450000
0a
0/
b0 e
b0 d
b1000001000000110110011 J
0E
0T
b1000001000000110110011 E"
11
1X
#460000
01
0X
#470000
11
1X
#480000
01
0X
#490000
11
1X
#500000
01
0X
b1111 J"
b11011110101011011011111011101111 H"
b0 G"
#510000
b1 f
1D
1S
1H
1W
b1111 G
b1111 V
b11011110101011011011111011101111 F
b11011110101011011011111011101111 U
1C
1R
11
1X
#520000
01
0X
#530000
b10 f
1\
1*
b1 g
11
1X
#540000
01
0X
#550000
b10 g
0\
0*
b11 f
0C
0R
11
1X
#560000
01
0X
#570000
b0 f
1^
1,
1b
10
b11 g
11
1X
#580000
01
0X
#590000
b0 g
0b
00
0^
0,
b0 f
0H
0W
11
1X
#600000
01
0X
#610000
b1 I
b10 K
0D
0S
b10 I"
11
1X
#620000
01
0X
#630000
11
1X
#640000
01
0X
#650000
11
1X
#660000
01
0X
b1111 C"
b11011110101011011011111011101111 A"
b0 @"
#670000
b1 ."
18
1r
1<
1v
b1111 ;
b1111 u
b11011110101011011011111011101111 :
b11011110101011011011111011101111 t
17
1q
11
1X
#680000
01
0X
#690000
b10 ."
1{
1"
b1 /"
11
1X
#700000
01
0X
#710000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#720000
01
0X
#730000
b10 w
b10 5"
b0 ."
1}
1$
1&"
17"
b1111 0"
b11011110101011011011111011101111 -"
b11011110101011011011111011101111 9"
1#"
1(
b11 /"
11
1X
#740000
01
0X
#750000
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#760000
01
0X
#770000
b0 K
08
0r
b0 B"
11
1X
#780000
01
0X
#790000
11
1X
#800000
01
0X
#810000
11
1X
#820000
01
0X
b0 >"
b0 <"
#830000
b1 ("
19
1s
14
1n
11
1X
#840000
01
0X
#850000
b11101111 ;"
b11101111 y
b10 ("
16"
1z
1!
b1 *"
11
1X
#860000
01
0X
#870000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b11101111 ~
b11101111 %
b0 ("
04
0n
11
1X
#880000
01
0X
#890000
0""
0'
b0 *"
b0 ("
b1 =
b11101111 J
09
0s
b0 ?"
b11101111 ="
11
1X
#900000
01
0X
#910000
11
1X
#920000
01
0X
#930000
11
1X
#940000
01
0X
b1 C"
b10101011 A"
b10000 @"
#950000
b1 ."
18
1r
1<
1v
b1 ;
b1 u
b10101011 :
b10101011 t
17
1q
b10000 5
b10000 o
11
1X
#960000
01
0X
#970000
b10 ."
b10000 ,"
1{
1"
b1 /"
11
1X
#980000
01
0X
#990000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#1000000
01
0X
#1010000
b10000 2"
b10000 3"
b10000 x
b10000 1"
b0 %"
b0 ."
1}
1$
1&"
17"
b1 0"
b10101011 -"
b10101011 9"
1#"
1(
b11 /"
11
1X
#1020000
01
0X
#1030000
b0 2"
b0 3"
b0 x
b0 1"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#1040000
01
0X
#1050000
08
0r
11
1X
#1060000
01
0X
#1070000
11
1X
#1080000
01
0X
#1090000
11
1X
#1100000
01
0X
b10 C"
b11001101 A"
b10001 @"
#1110000
b1 ."
18
1r
1<
1v
b10 ;
b10 u
b11001101 :
b11001101 t
17
1q
b10001 5
b10001 o
11
1X
#1120000
01
0X
#1130000
b10 ."
b10001 ,"
1{
1"
b1 /"
11
1X
#1140000
01
0X
#1150000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#1160000
01
0X
#1170000
b10000 2"
b10001 3"
b1 4"
b10001 x
b10001 1"
b0 ."
1}
1$
1&"
17"
b10 0"
b11001101 -"
b11001101 9"
1#"
1(
b11 /"
11
1X
#1180000
01
0X
#1190000
b0 2"
b0 3"
b0 4"
b0 x
b0 1"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#1200000
01
0X
#1210000
08
0r
11
1X
#1220000
01
0X
#1230000
11
1X
#1240000
01
0X
#1250000
11
1X
#1260000
01
0X
b100 C"
b11101111 A"
b10010 @"
#1270000
b1 ."
18
1r
1<
1v
b100 ;
b100 u
b11101111 :
b11101111 t
17
1q
b10010 5
b10010 o
11
1X
#1280000
01
0X
#1290000
b10 ."
b10010 ,"
1{
1"
b1 /"
11
1X
#1300000
01
0X
#1310000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#1320000
01
0X
#1330000
b10000 2"
b10010 3"
b10 4"
b10010 x
b10010 1"
b0 ."
1}
1$
1&"
17"
b100 0"
b11101111 -"
b11101111 9"
1#"
1(
b11 /"
11
1X
#1340000
01
0X
#1350000
b0 2"
b0 3"
b0 4"
b0 x
b0 1"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#1360000
01
0X
#1370000
08
0r
11
1X
#1380000
01
0X
#1390000
11
1X
#1400000
01
0X
#1410000
11
1X
#1420000
01
0X
b1000 C"
b10010 A"
b10011 @"
#1430000
b1 ."
18
1r
1<
1v
b1000 ;
b1000 u
b10010 :
b10010 t
17
1q
b10011 5
b10011 o
11
1X
#1440000
01
0X
#1450000
b10 ."
b10011 ,"
1{
1"
b1 /"
11
1X
#1460000
01
0X
#1470000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#1480000
01
0X
#1490000
b10000 2"
b10011 3"
b11 4"
b10011 x
b10011 1"
b0 ."
1}
1$
1&"
17"
b1000 0"
b10010 -"
b10010 9"
1#"
1(
b11 /"
11
1X
#1500000
01
0X
#1510000
b0 2"
b0 3"
b0 4"
b0 x
b0 1"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#1520000
01
0X
#1530000
08
0r
11
1X
#1540000
01
0X
#1550000
11
1X
#1560000
01
0X
#1570000
11
1X
#1580000
01
0X
b10000 <"
#1590000
b1 ("
19
1s
14
1n
b10000 2
b10000 l
11
1X
#1600000
01
0X
#1610000
b10000 2"
b10000 3"
b10101011 ;"
b10101011 y
b10000 x
b10000 1"
b10 ("
16"
b10000 '"
1z
1!
b1 *"
11
1X
#1620000
01
0X
#1630000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b10101011 ~
b10101011 %
b0 ("
04
0n
11
1X
#1640000
01
0X
#1650000
0""
0'
b0 *"
b0 ("
b10 =
b10101011 J
09
0s
b10101011 ="
11
1X
#1660000
01
0X
#1670000
11
1X
#1680000
01
0X
#1690000
11
1X
#1700000
01
0X
b11 C"
b1001000110100 A"
b100000 @"
#1710000
b1 ."
18
1r
1<
1v
b11 ;
b11 u
b1001000110100 :
b1001000110100 t
17
1q
b100000 5
b100000 o
11
1X
#1720000
01
0X
#1730000
b10 ."
b100000 ,"
1{
1"
b1 /"
11
1X
#1740000
01
0X
#1750000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#1760000
01
0X
#1770000
b100000 2"
b100000 3"
b100000 x
b100000 1"
b1 w
b1 5"
b1 %"
b0 ."
1}
1$
1&"
17"
b11 0"
b1001000110100 -"
b1001000110100 9"
1#"
1(
b11 /"
11
1X
#1780000
01
0X
#1790000
b10000 2"
b10000 3"
b10000 x
b10000 1"
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#1800000
01
0X
#1810000
08
0r
11
1X
#1820000
01
0X
#1830000
11
1X
#1840000
01
0X
#1850000
11
1X
#1860000
01
0X
b1100 C"
b101011001111000 A"
b100010 @"
#1870000
b1 ."
18
1r
1<
1v
b1100 ;
b1100 u
b101011001111000 :
b101011001111000 t
17
1q
b100010 5
b100010 o
11
1X
#1880000
01
0X
#1890000
b10 ."
b100010 ,"
1{
1"
b1 /"
11
1X
#1900000
01
0X
#1910000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#1920000
01
0X
#1930000
b100000 2"
b100010 3"
b10 4"
b100010 x
b100010 1"
b1 w
b1 5"
b0 ."
1}
1$
1&"
17"
b1100 0"
b101011001111000 -"
b101011001111000 9"
1#"
1(
b11 /"
11
1X
#1940000
01
0X
#1950000
b10000 2"
b10000 3"
b0 4"
b10000 x
b10000 1"
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#1960000
01
0X
#1970000
08
0r
11
1X
#1980000
01
0X
#1990000
11
1X
#2000000
01
0X
#2010000
11
1X
#2020000
01
0X
b100000 <"
#2030000
b1 ("
19
1s
14
1n
b100000 2
b100000 l
11
1X
#2040000
01
0X
#2050000
b100000 2"
b100000 3"
b110100 ;"
b110100 y
b100000 x
b100000 1"
b10 ("
16"
b100000 '"
1z
1!
b1 *"
11
1X
#2060000
01
0X
#2070000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b110100 ~
b110100 %
b0 ("
04
0n
11
1X
#2080000
01
0X
#2090000
0""
0'
b0 *"
b0 ("
b11 =
b110100 J
09
0s
b110100 ="
11
1X
#2100000
01
0X
#2110000
11
1X
#2120000
01
0X
#2130000
11
1X
#2140000
01
0X
b1 C"
b11111111 A"
b110000 @"
#2150000
b1 ."
18
1r
1<
1v
b1 ;
b1 u
b11111111 :
b11111111 t
17
1q
b110000 5
b110000 o
11
1X
#2160000
01
0X
#2170000
b10 ."
b110000 ,"
1{
1"
b1 /"
11
1X
#2180000
01
0X
#2190000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#2200000
01
0X
#2210000
b110000 2"
b110000 3"
b110000 x
b110000 1"
b0 %"
b0 ."
1}
1$
1&"
17"
b1 0"
b11111111 -"
b11111111 9"
1#"
1(
b11 /"
11
1X
#2220000
01
0X
#2230000
b100000 2"
b100000 3"
b100000 x
b100000 1"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#2240000
01
0X
#2250000
08
0r
11
1X
#2260000
01
0X
#2270000
11
1X
#2280000
01
0X
#2290000
11
1X
#2300000
01
0X
b1 >"
b110000 <"
#2310000
b1 ("
19
1s
14
1n
b1 3
b1 m
b110000 2
b110000 l
11
1X
#2320000
01
0X
#2330000
b110000 2"
b110000 3"
b11111111111111111111111111111111 ;"
b11111111111111111111111111111111 y
1+"
18"
b110000 x
b110000 1"
b10 ("
16"
b1 )"
b110000 '"
1z
1!
b1 *"
11
1X
#2340000
01
0X
#2350000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b11111111111111111111111111111111 ~
b11111111111111111111111111111111 %
b0 ("
04
0n
11
1X
#2360000
01
0X
#2370000
0""
0'
b0 *"
b0 ("
b10 I
b11111111111111111111111111111111 J
09
0s
b11111111111111111111111111111111 ="
11
1X
#2380000
01
0X
#2390000
11
1X
#2400000
01
0X
#2410000
11
1X
#2420000
01
0X
b0 >"
#2430000
b1 ("
19
1s
14
1n
b0 3
b0 m
11
1X
#2440000
01
0X
#2450000
b11111111 ;"
b11111111 y
0+"
08"
b10 ("
16"
b0 )"
1z
1!
b1 *"
11
1X
#2460000
01
0X
#2470000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b11111111 ~
b11111111 %
b0 ("
04
0n
11
1X
#2480000
01
0X
#2490000
0""
0'
b0 *"
b0 ("
b11 I
b11111111 J
09
0s
b11111111 ="
11
1X
#2500000
01
0X
#2510000
11
1X
#2520000
01
0X
#2530000
11
1X
#2540000
01
0X
b11 C"
b1000000000000000 A"
b1000000 @"
#2550000
b1 ."
18
1r
1<
1v
b11 ;
b11 u
b1000000000000000 :
b1000000000000000 t
17
1q
b1000000 5
b1000000 o
11
1X
#2560000
01
0X
#2570000
b10 ."
b1000000 ,"
1{
1"
b1 /"
11
1X
#2580000
01
0X
#2590000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#2600000
01
0X
#2610000
b1000000 2"
b1000000 3"
b1000000 x
b1000000 1"
b1 w
b1 5"
b1 %"
b0 ."
1}
1$
1&"
17"
b11 0"
b1000000000000000 -"
b1000000000000000 9"
1#"
1(
b11 /"
11
1X
#2620000
01
0X
#2630000
b110000 2"
b110000 3"
b110000 x
b110000 1"
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#2640000
01
0X
#2650000
08
0r
11
1X
#2660000
01
0X
#2670000
11
1X
#2680000
01
0X
#2690000
11
1X
#2700000
01
0X
b1 >"
b1000000 <"
#2710000
b1 ("
19
1s
14
1n
b1 3
b1 m
b1000000 2
b1000000 l
11
1X
#2720000
01
0X
#2730000
b1000000 2"
b1000000 3"
b0 ;"
b0 y
1+"
18"
b1000000 x
b1000000 1"
b10 ("
16"
b1 )"
b1000000 '"
1z
1!
b1 *"
11
1X
#2740000
01
0X
#2750000
06"
b10 *"
0z
0!
1""
1'
b0 ~
b0 %
b0 ("
04
0n
11
1X
#2760000
01
0X
#2770000
0""
0'
b0 *"
b0 ("
b100 =
b0 J
09
0s
b0 ="
11
1X
#2780000
01
0X
#2790000
11
1X
#2800000
01
0X
#2810000
11
1X
#2820000
01
0X
b0 >"
#2830000
b1 ("
19
1s
14
1n
b0 3
b0 m
11
1X
#2840000
01
0X
#2850000
0+"
08"
b10 ("
16"
b0 )"
1z
1!
b1 *"
11
1X
#2860000
01
0X
#2870000
06"
b10 *"
0z
0!
1""
1'
b0 ("
04
0n
11
1X
#2880000
01
0X
#2890000
0""
0'
b0 *"
b0 ("
b101 =
09
0s
11
1X
#2900000
01
0X
#2910000
11
1X
#2920000
01
0X
#2930000
11
1X
#2940000
01
0X
b1111 C"
b10001000100010001000100010001 A"
b1010000 @"
#2950000
b1 ."
18
1r
1<
1v
b1111 ;
b1111 u
b10001000100010001000100010001 :
b10001000100010001000100010001 t
17
1q
b1010000 5
b1010000 o
11
1X
#2960000
01
0X
#2970000
b10 ."
b1010000 ,"
1{
1"
b1 /"
11
1X
#2980000
01
0X
#2990000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#3000000
01
0X
#3010000
b1010000 2"
b1010000 3"
b1010000 x
b1010000 1"
b10 w
b10 5"
b10 %"
b0 ."
1}
1$
1&"
17"
b1111 0"
b10001000100010001000100010001 -"
b10001000100010001000100010001 9"
1#"
1(
b11 /"
11
1X
#3020000
01
0X
#3030000
b1000000 2"
b1000000 3"
b1000000 x
b1000000 1"
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#3040000
01
0X
#3050000
b100010001000100010001000100010 A"
b1010100 @"
08
0r
11
1X
#3060000
01
0X
#3070000
b1 ."
18
1r
1<
1v
b100010001000100010001000100010 :
b100010001000100010001000100010 t
17
1q
b1010100 5
b1010100 o
11
1X
#3080000
01
0X
#3090000
b10 ."
b1010100 ,"
1{
1"
b1 /"
11
1X
#3100000
01
0X
#3110000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#3120000
01
0X
#3130000
b1010100 2"
b1010100 3"
b1010100 x
b1010100 1"
b10 w
b10 5"
b0 ."
1}
1$
1&"
17"
b100010001000100010001000100010 -"
b100010001000100010001000100010 9"
1#"
1(
b11 /"
11
1X
#3140000
01
0X
#3150000
b1000000 2"
b1000000 3"
b1000000 x
b1000000 1"
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#3160000
01
0X
#3170000
b110011001100110011001100110011 A"
b1011000 @"
08
0r
11
1X
#3180000
01
0X
#3190000
b1 ."
18
1r
1<
1v
b110011001100110011001100110011 :
b110011001100110011001100110011 t
17
1q
b1011000 5
b1011000 o
11
1X
#3200000
01
0X
#3210000
b10 ."
b1011000 ,"
1{
1"
b1 /"
11
1X
#3220000
01
0X
#3230000
b10 /"
0{
0"
b11 ."
07
0q
11
1X
#3240000
01
0X
#3250000
b1011000 2"
b1011000 3"
b1011000 x
b1011000 1"
b10 w
b10 5"
b0 ."
1}
1$
1&"
17"
b110011001100110011001100110011 -"
b110011001100110011001100110011 9"
1#"
1(
b11 /"
11
1X
#3260000
01
0X
#3270000
b1000000 2"
b1000000 3"
b1000000 x
b1000000 1"
b0 w
b0 5"
b0 /"
0#"
0(
0&"
07"
0}
0$
b0 ."
0<
0v
11
1X
#3280000
01
0X
#3290000
08
0r
11
1X
#3300000
01
0X
#3310000
11
1X
#3320000
01
0X
#3330000
11
1X
#3340000
01
0X
b1010000 <"
#3350000
b1 ("
19
1s
14
1n
b1010000 2
b1010000 l
11
1X
#3360000
01
0X
#3370000
b10001 ;"
b10001 y
b1010000 2"
b1010000 3"
b1010000 x
b1010000 1"
b10 ("
16"
b1010000 '"
1z
1!
b1 *"
11
1X
#3380000
01
0X
#3390000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b10001 ~
b10001 %
b0 ("
04
0n
11
1X
#3400000
01
0X
#3410000
0""
0'
b0 *"
b0 ("
b1010100 <"
b10001 J
09
0s
b10001 ="
11
1X
#3420000
01
0X
#3430000
b1 ("
19
1s
14
1n
b1010100 2
b1010100 l
11
1X
#3440000
01
0X
#3450000
b1010100 2"
b1010100 3"
b100010 ;"
b100010 y
b1010100 x
b1010100 1"
b10 ("
16"
b1010100 '"
1z
1!
b1 *"
11
1X
#3460000
01
0X
#3470000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b100010 ~
b100010 %
b0 ("
04
0n
11
1X
#3480000
01
0X
#3490000
0""
0'
b0 *"
b0 ("
b1011000 <"
b100010 J
09
0s
b100010 ="
11
1X
#3500000
01
0X
#3510000
b1 ("
19
1s
14
1n
b1011000 2
b1011000 l
11
1X
#3520000
01
0X
#3530000
b1011000 2"
b1011000 3"
b110011 ;"
b110011 y
b1011000 x
b1011000 1"
b10 ("
16"
b1011000 '"
1z
1!
b1 *"
11
1X
#3540000
01
0X
#3550000
b0 ;"
b0 y
06"
b10 *"
0z
0!
1""
1'
b110011 ~
b110011 %
b0 ("
04
0n
11
1X
#3560000
01
0X
#3570000
0""
0'
b0 *"
b0 ("
b110011 J
09
0s
b110011 ="
11
1X
#3580000
01
0X
#3590000
11
1X
#3600000
01
0X
#3610000
11
1X
#3620000
01
0X
#3630000
11
1X
#3640000
01
0X
#3650000
11
1X
#3660000
01
0X
#3670000
11
1X
#3680000
01
0X
#3690000
11
1X
#3700000
01
0X
#3710000
11
1X
#3720000
01
0X
