#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fffeeca0100 .scope module, "ecpri_tx" "ecpri_tx" 2 10;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 8 "to_switch"
    .port_info 1 /OUTPUT 8 "data_to_mem"
    .port_info 2 /INPUT 1 "send_write_resp"
    .port_info 3 /INPUT 1 "send_read_resp"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 8 "rx_buff"
    .port_info 6 /INPUT 8 "tx_payload_len"
    .port_info 7 /INPUT 1 "reset"
o0x7f12f38d0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffeecbccf0_0 .net "clk", 0 0, o0x7f12f38d0018;  0 drivers
v0x7fffeecbbab0_0 .var "data_to_mem", 7 0;
v0x7fffeecaf750_0 .var "inp_addr", 7 0;
o0x7f12f38d00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffeecae4c0_0 .net "reset", 0 0, o0x7f12f38d00a8;  0 drivers
o0x7f12f38d00d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffeec606d0_0 .net "rx_buff", 7 0, o0x7f12f38d00d8;  0 drivers
o0x7f12f38d0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffeeccbff0_0 .net "send_read_resp", 0 0, o0x7f12f38d0108;  0 drivers
o0x7f12f38d0138 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffeeccc090_0 .net "send_write_resp", 0 0, o0x7f12f38d0138;  0 drivers
v0x7fffeece7fa0_0 .var "to_switch", 7 0;
o0x7f12f38d0198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffeece8080_0 .net "tx_payload_len", 7 0, o0x7f12f38d0198;  0 drivers
E_0x7fffeec62be0 .event posedge, v0x7fffeecbccf0_0;
E_0x7fffeec636c0 .event posedge, v0x7fffeecae4c0_0;
S_0x7fffeec9dc10 .scope module, "tb_ecpri" "tb_ecpri" 3 5;
 .timescale -6 -9;
P_0x7fffeecc9de0 .param/l "ADDR_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x7fffeecc9e20 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
v0x7fffeeceed90_0 .net *"_s1", 0 0, L_0x7fffeecf23b0;  1 drivers
o0x7f12f38d16f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffeeceee70_0 name=_s2
v0x7fffeeceef50_0 .net "addr_ecpri_rx_2_eth_ram", 15 0, v0x7fffeece95f0_0;  1 drivers
v0x7fffeecef070_0 .net "addr_ecpri_rx_2_ram_cpri_payload", 15 0, v0x7fffeece96d0_0;  1 drivers
v0x7fffeecef180_0 .net "addr_ecpri_rx_2_ram_eth_packet_hdr", 15 0, v0x7fffeece94f0_0;  1 drivers
v0x7fffeecef290_0 .var "addr_ecpri_tx_2_ram_cpri_payload", 15 0;
v0x7fffeecef330_0 .var "addr_to_eth_ram", 15 0;
v0x7fffeecef3d0_0 .var "clk", 0 0;
v0x7fffeecef470_0 .var "cs_0", 0 0;
v0x7fffeecef510_0 .var "cs_1", 0 0;
v0x7fffeecef600_0 .net "data_ecpri_rx_2_eth_ram", 7 0, L_0x7fffeecf1c20;  1 drivers
RS_0x7f12f38d0468 .resolv tri, v0x7fffeece9a90_0, L_0x7fffeecf1e90;
v0x7fffeecef6f0_0 .net8 "data_ecpri_rx_2_ram_cpri_payload", 7 0, RS_0x7f12f38d0468;  2 drivers
v0x7fffeecef800_0 .net "data_ecpri_rx_2_ram_eth_packet_hdr", 7 0, v0x7fffeece9880_0;  1 drivers
v0x7fffeecef8c0_0 .net "data_ecpri_tx_2_ram_cpri_payload", 7 0, L_0x7fffeecf2240;  1 drivers
RS_0x7f12f38d13c8 .resolv tri, L_0x7fffeecf1940, L_0x7fffeecf2450;
v0x7fffeecef960_0 .net8 "data_to_eth_ram", 7 0, RS_0x7f12f38d13c8;  2 drivers
v0x7fffeecefa00_0 .var/i "eof", 31 0;
v0x7fffeecefac0_0 .var "err_str", 1800 1;
v0x7fffeecefcb0_0 .var/i "errorno", 31 0;
v0x7fffeecefd90_0 .var/i "fd", 31 0;
v0x7fffeecefe70_0 .var/i "fdw", 31 0;
v0x7fffeeceff50_0 .var "i", 31 0;
v0x7fffeecf0030_0 .var "inp_data_fifo", 7 0;
v0x7fffeecf00f0_0 .var "j", 31 0;
v0x7fffeecf01b0_0 .net "oe_ecpri_rx_2_eth_ram", 0 0, v0x7fffeecea790_0;  1 drivers
v0x7fffeecf02a0_0 .net "oe_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7fffeecea850_0;  1 drivers
v0x7fffeecf0390_0 .net "oe_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7fffeecea6d0_0;  1 drivers
v0x7fffeecf0430_0 .var "oe_ecpri_tx_2_ram_cpri_payload", 0 0;
v0x7fffeecf04d0_0 .var "oe_to_eth_ram", 0 0;
v0x7fffeecf05a0_0 .var "payload_len", 31 0;
v0x7fffeecf0640 .array "pcap_file_hdr_flat", 5 0, 31 0;
v0x7fffeecf06e0_0 .var/i "pcap_file_hdr_len", 31 0;
v0x7fffeecf07c0_0 .var/i "pcap_payload_offset", 31 0;
v0x7fffeecf08a0 .array "pcap_pkt_hdr_flat", 3 0, 31 0;
v0x7fffeecf0b70_0 .var/i "pcap_pkt_hdr_len", 31 0;
v0x7fffeecf0c50_0 .var "recv_pkt", 0 0;
v0x7fffeecf0d20_0 .var "reset", 0 0;
v0x7fffeecf0df0_0 .net "resp_payload_len", 7 0, v0x7fffeeceab70_0;  1 drivers
v0x7fffeecf0ec0_0 .var/i "return_value", 31 0;
v0x7fffeecf0f60_0 .net "send_read_resp", 0 0, v0x7fffeeceac50_0;  1 drivers
v0x7fffeecf1030_0 .net "send_write_resp", 0 0, v0x7fffeecead10_0;  1 drivers
v0x7fffeecf1100_0 .var "tb_data", 7 0;
v0x7fffeecf11a0_0 .var "temp", 31 0;
v0x7fffeecf1280 .array "temp_mem", 1499 0, 7 0;
v0x7fffeecf1340_0 .net "we_ecpri_rx_2_eth_ram", 0 0, v0x7fffeeceaf70_0;  1 drivers
v0x7fffeecf1430_0 .net "we_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7fffeeceb030_0;  1 drivers
v0x7fffeecf1520_0 .net "we_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7fffeeceaeb0_0;  1 drivers
v0x7fffeecf15c0_0 .var "we_ecpri_tx_2_ram_cpri_payload", 0 0;
v0x7fffeecf1660_0 .var "we_to_eth_ram", 0 0;
L_0x7fffeecf23b0 .reduce/nor v0x7fffeecf04d0_0;
L_0x7fffeecf2450 .functor MUXZ 8, o0x7f12f38d16f8, v0x7fffeecf1100_0, L_0x7fffeecf23b0, C4<>;
S_0x7fffeece8260 .scope module, "dut_ecpri_rx" "ecpri_rx" 3 81, 4 10 0, S_0x7fffeec9dc10;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 1 "send_write_resp"
    .port_info 1 /OUTPUT 1 "send_read_resp"
    .port_info 2 /OUTPUT 8 "resp_payload_len"
    .port_info 3 /OUTPUT 16 "addr_0"
    .port_info 4 /OUTPUT 8 "data_0"
    .port_info 5 /OUTPUT 1 "we_0"
    .port_info 6 /OUTPUT 1 "oe_0"
    .port_info 7 /OUTPUT 16 "addr_1"
    .port_info 8 /INPUT 8 "data_1"
    .port_info 9 /OUTPUT 1 "we_1"
    .port_info 10 /OUTPUT 1 "oe_1"
    .port_info 11 /OUTPUT 16 "addr_2"
    .port_info 12 /OUTPUT 8 "data_2"
    .port_info 13 /OUTPUT 1 "we_2"
    .port_info 14 /OUTPUT 1 "oe_2"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "inp_data_fifo"
    .port_info 17 /INPUT 1 "recv_pkt"
    .port_info 18 /INPUT 1 "reset"
P_0x7fffeece8400 .param/l "ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000010000>;
P_0x7fffeece8440 .param/l "DATA_WIDTH" 0 4 16, +C4<00000000000000000000000000001000>;
P_0x7fffeece8480 .param/l "cpri_remote_memory" 0 4 84, +C4<00000000000000000000000000000101>;
P_0x7fffeece84c0 .param/l "cpri_type" 0 4 83, +C4<00000000000000000000000000000100>;
P_0x7fffeece8500 .param/l "eth_hdr_len" 0 4 71, +C4<00000000000000000000000000001110>;
P_0x7fffeece8540 .param/l "eth_hdr_offset" 0 4 70, +C4<00000000000000000000000000000000>;
P_0x7fffeece8580 .param/l "find_cpri_hdr" 0 4 80, +C4<00000000000000000000000000000001>;
P_0x7fffeece85c0 .param/l "ip_hdr_len" 0 4 73, +C4<00000000000000000000000000010100>;
P_0x7fffeece8600 .param/l "ip_hdr_offset" 0 4 72, +C4<00000000000000000000000000001110>;
P_0x7fffeece8640 .param/l "raise_rx_resp" 0 4 86, +C4<00000000000000000000000000001001>;
P_0x7fffeece8680 .param/l "raise_tx_resp" 0 4 90, +C4<00000000000000000000000000001110>;
P_0x7fffeece86c0 .param/l "read_cpri_hdr" 0 4 81, +C4<00000000000000000000000000000010>;
P_0x7fffeece8700 .param/l "read_cpri_remote_mem_hdr" 0 4 82, +C4<00000000000000000000000000000011>;
P_0x7fffeece8740 .param/l "read_payload" 0 4 85, +C4<00000000000000000000000000001000>;
P_0x7fffeece8780 .param/l "reset_rx" 0 4 79, +C4<00000000000000000000000000000000>;
P_0x7fffeece87c0 .param/l "udp_hdr_len" 0 4 75, +C4<00000000000000000000000000001000>;
P_0x7fffeece8800 .param/l "udp_hdr_start" 0 4 74, +C4<00000000000000000000000000100010>;
P_0x7fffeece8840 .param/l "vlan_offset" 0 4 76, +C4<00000000000000000000000000000000>;
P_0x7fffeece8880 .param/l "write_id" 0 4 87, +C4<00000000000000000000000000001010>;
P_0x7fffeece88c0 .param/l "write_mem" 0 4 88, +C4<00000000000000000000000000001011>;
P_0x7fffeece8900 .param/l "write_to_mem" 0 4 89, +C4<00000000000000000000000000001101>;
v0x7fffeece94f0_0 .var "addr_0", 15 0;
v0x7fffeece95f0_0 .var "addr_1", 15 0;
v0x7fffeece96d0_0 .var "addr_2", 15 0;
v0x7fffeece97c0_0 .net "clk", 0 0, v0x7fffeecef3d0_0;  1 drivers
v0x7fffeece9880_0 .var "data_0", 7 0;
v0x7fffeece99b0_0 .net "data_1", 7 0, L_0x7fffeecf1c20;  alias, 1 drivers
v0x7fffeece9a90_0 .var "data_2", 7 0;
v0x7fffeece9b70_0 .var "ecpri_hdr_offset", 7 0;
v0x7fffeece9c50_0 .var "ecpri_msg_type", 7 0;
v0x7fffeece9d30_0 .var "ecpri_payload_len", 15 0;
v0x7fffeece9e10_0 .var "ecpri_remote_acc_id", 7 0;
v0x7fffeece9ef0_0 .var "ecpri_remote_mem_hdr_offset", 7 0;
v0x7fffeece9fd0_0 .var "ecpri_rm_addr", 47 0;
v0x7fffeecea0b0_0 .var "ecpri_rm_ele_id", 15 0;
v0x7fffeecea190_0 .var "ecpri_rm_len", 15 0;
v0x7fffeecea270_0 .var "ecpri_rm_rw_req_resp", 7 0;
v0x7fffeecea350_0 .var "ecpri_ver", 7 0;
v0x7fffeecea430_0 .var "inp_d", 7 0;
v0x7fffeecea510_0 .net "inp_data_fifo", 7 0, v0x7fffeecf0030_0;  1 drivers
v0x7fffeecea5f0_0 .var "next_state", 7 0;
v0x7fffeecea6d0_0 .var "oe_0", 0 0;
v0x7fffeecea790_0 .var "oe_1", 0 0;
v0x7fffeecea850_0 .var "oe_2", 0 0;
v0x7fffeecea910_0 .var "prev_d", 7 0;
v0x7fffeecea9f0_0 .net "recv_pkt", 0 0, v0x7fffeecf0c50_0;  1 drivers
v0x7fffeeceaab0_0 .net "reset", 0 0, v0x7fffeecf0d20_0;  1 drivers
v0x7fffeeceab70_0 .var "resp_payload_len", 7 0;
v0x7fffeeceac50_0 .var "send_read_resp", 0 0;
v0x7fffeecead10_0 .var "send_write_resp", 0 0;
v0x7fffeeceadd0_0 .var "state", 7 0;
v0x7fffeeceaeb0_0 .var "we_0", 0 0;
v0x7fffeeceaf70_0 .var "we_1", 0 0;
v0x7fffeeceb030_0 .var "we_2", 0 0;
E_0x7fffeeccb3b0 .event posedge, v0x7fffeece97c0_0;
E_0x7fffeeccb550 .event posedge, v0x7fffeeceadd0_0;
E_0x7fffeeccb590 .event posedge, v0x7fffeeceaab0_0, v0x7fffeece97c0_0;
S_0x7fffeeceb3f0 .scope module, "ram_cpri_payload" "ram_dp_sr_sw" 3 91, 5 10 0, S_0x7fffeec9dc10;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffeeceb590 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffeeceb5d0 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffeeceb610 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffeec678d0 .functor AND 1, v0x7fffeecef470_0, v0x7fffeecea850_0, C4<1>, C4<1>;
L_0x7fffeeccb7d0 .functor AND 1, L_0x7fffeec678d0, L_0x7fffeecf1d40, C4<1>, C4<1>;
L_0x7fffeeccb840 .functor AND 1, v0x7fffeecef510_0, v0x7fffeecf0430_0, C4<1>, C4<1>;
L_0x7fffeecf2100 .functor AND 1, L_0x7fffeeccb840, L_0x7fffeecf2010, C4<1>, C4<1>;
v0x7fffeece93d0_0 .net *"_s0", 0 0, L_0x7fffeec678d0;  1 drivers
v0x7fffeecebd70_0 .net *"_s10", 0 0, L_0x7fffeeccb840;  1 drivers
v0x7fffeecebe30_0 .net *"_s13", 0 0, L_0x7fffeecf2010;  1 drivers
v0x7fffeecebf00_0 .net *"_s14", 0 0, L_0x7fffeecf2100;  1 drivers
o0x7f12f38d0dc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffeecebfc0_0 name=_s16
v0x7fffeecec0f0_0 .net *"_s3", 0 0, L_0x7fffeecf1d40;  1 drivers
v0x7fffeecec1b0_0 .net *"_s4", 0 0, L_0x7fffeeccb7d0;  1 drivers
o0x7f12f38d0e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffeecec270_0 name=_s6
v0x7fffeecec350_0 .net "address_0", 15 0, v0x7fffeece96d0_0;  alias, 1 drivers
v0x7fffeecec410_0 .net "address_1", 15 0, v0x7fffeecef290_0;  1 drivers
v0x7fffeecec4d0_0 .net "clk", 0 0, v0x7fffeecef3d0_0;  alias, 1 drivers
v0x7fffeecec5a0_0 .net "cs_0", 0 0, v0x7fffeecef470_0;  1 drivers
v0x7fffeecec640_0 .net "cs_1", 0 0, v0x7fffeecef510_0;  1 drivers
v0x7fffeecec700_0 .net8 "data_0", 7 0, RS_0x7f12f38d0468;  alias, 2 drivers
v0x7fffeecec7f0_0 .var "data_0_out", 7 0;
v0x7fffeecec8b0_0 .net "data_1", 7 0, L_0x7fffeecf2240;  alias, 1 drivers
v0x7fffeecec990_0 .var "data_1_out", 7 0;
v0x7fffeececa70 .array "mem", 255 0, 7 0;
v0x7fffeececb30_0 .net "oe_0", 0 0, v0x7fffeecea850_0;  alias, 1 drivers
v0x7fffeececc00_0 .net "oe_1", 0 0, v0x7fffeecf0430_0;  1 drivers
v0x7fffeececca0_0 .net "we_0", 0 0, v0x7fffeeceb030_0;  alias, 1 drivers
v0x7fffeececd70_0 .net "we_1", 0 0, v0x7fffeecf15c0_0;  1 drivers
L_0x7fffeecf1d40 .reduce/nor v0x7fffeeceb030_0;
L_0x7fffeecf1e90 .functor MUXZ 8, o0x7f12f38d0e58, v0x7fffeecec7f0_0, L_0x7fffeeccb7d0, C4<>;
L_0x7fffeecf2010 .reduce/nor v0x7fffeecf15c0_0;
L_0x7fffeecf2240 .functor MUXZ 8, o0x7f12f38d0dc8, v0x7fffeecec990_0, L_0x7fffeecf2100, C4<>;
S_0x7fffeeceb7b0 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffeeceb3f0;
 .timescale -6 -9;
S_0x7fffeeceb980 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffeeceb3f0;
 .timescale -6 -9;
S_0x7fffeecebb70 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffeeceb3f0;
 .timescale -6 -9;
S_0x7fffeececf70 .scope module, "ram_recv_eth_packet" "ram_dp_sr_sw" 3 66, 5 10 0, S_0x7fffeec9dc10;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffeeced120 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffeeced160 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffeeced1a0 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffeec66b00 .functor AND 1, v0x7fffeecef470_0, v0x7fffeecf04d0_0, C4<1>, C4<1>;
L_0x7fffeec66d40 .functor AND 1, L_0x7fffeec66b00, L_0x7fffeecf17b0, C4<1>, C4<1>;
L_0x7fffeec676b0 .functor AND 1, v0x7fffeecef510_0, v0x7fffeecea790_0, C4<1>, C4<1>;
L_0x7fffeec677c0 .functor AND 1, L_0x7fffeec676b0, L_0x7fffeecf1a80, C4<1>, C4<1>;
v0x7fffeeceda40_0 .net *"_s0", 0 0, L_0x7fffeec66b00;  1 drivers
v0x7fffeecedae0_0 .net *"_s10", 0 0, L_0x7fffeec676b0;  1 drivers
v0x7fffeecedba0_0 .net *"_s13", 0 0, L_0x7fffeecf1a80;  1 drivers
v0x7fffeecedc70_0 .net *"_s14", 0 0, L_0x7fffeec677c0;  1 drivers
o0x7f12f38d12d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffeecedd30_0 name=_s16
v0x7fffeecede60_0 .net *"_s3", 0 0, L_0x7fffeecf17b0;  1 drivers
v0x7fffeecedf20_0 .net *"_s4", 0 0, L_0x7fffeec66d40;  1 drivers
o0x7f12f38d1368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffeecedfe0_0 name=_s6
v0x7fffeecee0c0_0 .net "address_0", 15 0, v0x7fffeecef330_0;  1 drivers
v0x7fffeecee1a0_0 .net "address_1", 15 0, v0x7fffeece95f0_0;  alias, 1 drivers
v0x7fffeecee260_0 .net "clk", 0 0, v0x7fffeecef3d0_0;  alias, 1 drivers
v0x7fffeecee300_0 .net "cs_0", 0 0, v0x7fffeecef470_0;  alias, 1 drivers
v0x7fffeecee3a0_0 .net "cs_1", 0 0, v0x7fffeecef510_0;  alias, 1 drivers
v0x7fffeecee470_0 .net8 "data_0", 7 0, RS_0x7f12f38d13c8;  alias, 2 drivers
v0x7fffeecee510_0 .var "data_0_out", 7 0;
v0x7fffeecee5d0_0 .net "data_1", 7 0, L_0x7fffeecf1c20;  alias, 1 drivers
v0x7fffeecee6c0_0 .var "data_1_out", 7 0;
v0x7fffeecee890 .array "mem", 255 0, 7 0;
v0x7fffeecee950_0 .net "oe_0", 0 0, v0x7fffeecf04d0_0;  1 drivers
v0x7fffeeceea10_0 .net "oe_1", 0 0, v0x7fffeecea790_0;  alias, 1 drivers
v0x7fffeeceeae0_0 .net "we_0", 0 0, v0x7fffeecf1660_0;  1 drivers
v0x7fffeeceeb80_0 .net "we_1", 0 0, v0x7fffeeceaf70_0;  alias, 1 drivers
L_0x7fffeecf17b0 .reduce/nor v0x7fffeecf1660_0;
L_0x7fffeecf1940 .functor MUXZ 8, o0x7f12f38d1368, v0x7fffeecee510_0, L_0x7fffeec66d40, C4<>;
L_0x7fffeecf1a80 .reduce/nor v0x7fffeeceaf70_0;
L_0x7fffeecf1c20 .functor MUXZ 8, o0x7f12f38d12d8, v0x7fffeecee6c0_0, L_0x7fffeec677c0, C4<>;
S_0x7fffeeced480 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffeececf70;
 .timescale -6 -9;
S_0x7fffeeced650 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffeececf70;
 .timescale -6 -9;
S_0x7fffeeced840 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffeececf70;
 .timescale -6 -9;
    .scope S_0x7fffeeca0100;
T_0 ;
    %wait E_0x7fffeec636c0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecbbab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece7fa0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffeeca0100;
T_1 ;
    %wait E_0x7fffeec62be0;
    %load/vec4 v0x7fffeeccc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffeec606d0_0;
    %assign/vec4 v0x7fffeecaf750_0, 0;
    %load/vec4 v0x7fffeec606d0_0;
    %assign/vec4 v0x7fffeecbbab0_0, 0;
    %load/vec4 v0x7fffeece7fa0_0;
    %assign/vec4 v0x7fffeece7fa0_0, 0;
T_1.0 ;
    %load/vec4 v0x7fffeeccbff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffeece8080_0;
    %assign/vec4 v0x7fffeecaf750_0, 0;
    %load/vec4 v0x7fffeecaf750_0;
    %assign/vec4 v0x7fffeece7fa0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffeececf70;
T_2 ;
    %wait E_0x7fffeeccb3b0;
    %fork t_1, S_0x7fffeeced840;
    %jmp t_0;
    .scope S_0x7fffeeced840;
t_1 ;
    %load/vec4 v0x7fffeecee300_0;
    %load/vec4 v0x7fffeeceeae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffeecee470_0;
    %ix/getv 3, v0x7fffeecee0c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeecee890, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffeecee3a0_0;
    %load/vec4 v0x7fffeeceeb80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffeecee5d0_0;
    %ix/getv 3, v0x7fffeecee1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeecee890, 0, 4;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x7fffeececf70;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffeececf70;
T_3 ;
    %wait E_0x7fffeeccb3b0;
    %fork t_3, S_0x7fffeeced480;
    %jmp t_2;
    .scope S_0x7fffeeced480;
t_3 ;
    %load/vec4 v0x7fffeecee300_0;
    %load/vec4 v0x7fffeeceeae0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffeecee950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x7fffeecee0c0_0;
    %load/vec4a v0x7fffeecee890, 4;
    %assign/vec4 v0x7fffeecee510_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecee510_0, 0;
T_3.1 ;
    %end;
    .scope S_0x7fffeececf70;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffeececf70;
T_4 ;
    %wait E_0x7fffeeccb3b0;
    %fork t_5, S_0x7fffeeced650;
    %jmp t_4;
    .scope S_0x7fffeeced650;
t_5 ;
    %load/vec4 v0x7fffeecee3a0_0;
    %load/vec4 v0x7fffeeceeb80_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffeeceea10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/getv 4, v0x7fffeecee1a0_0;
    %load/vec4a v0x7fffeecee890, 4;
    %assign/vec4 v0x7fffeecee6c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecee6c0_0, 0;
T_4.1 ;
    %end;
    .scope S_0x7fffeececf70;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffeece8260;
T_5 ;
    %wait E_0x7fffeeccb590;
    %load/vec4 v0x7fffeeceaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeeceadd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeeceac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecead10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeeceac50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeeceab70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeece94f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece9880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeeceaeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecea6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeece95f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeeceaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecea790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeece96d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece9a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeeceb030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecea850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece9b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecea350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece9c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeece9d30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece9e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecea270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeecea0b0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffeece9fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeecea190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffeecea9f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
T_5.2 ;
    %load/vec4 v0x7fffeecea5f0_0;
    %assign/vec4 v0x7fffeeceadd0_0, 0;
    %load/vec4 v0x7fffeece95f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffeece95f0_0, 0;
    %load/vec4 v0x7fffeece99b0_0;
    %assign/vec4 v0x7fffeecea910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeecea790_0, 0;
    %load/vec4 v0x7fffeece94f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffeece94f0_0, 0;
    %load/vec4 v0x7fffeece99b0_0;
    %assign/vec4 v0x7fffeece9880_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffeece8260;
T_6 ;
    %wait E_0x7fffeeccb550;
    %load/vec4 v0x7fffeeceadd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeeceaeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecea6d0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %jmp T_6.6;
T_6.3 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeeceb030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecea850_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffeece8260;
T_7 ;
    %wait E_0x7fffeeccb3b0;
    %load/vec4 v0x7fffeecea5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x7fffeecea9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x7fffeecea910_0;
    %pad/u 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffeece99b0_0;
    %pad/u 16;
    %or;
    %cmpi/e 44798, 0, 16;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
T_7.12 ;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x7fffeece9b70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x7fffeece99b0_0;
    %assign/vec4 v0x7fffeecea350_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x7fffeece9b70_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0x7fffeece99b0_0;
    %assign/vec4 v0x7fffeece9c50_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x7fffeece9b70_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v0x7fffeece99b0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffeece9d30_0, 4, 5;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x7fffeece9b70_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_7.20, 4;
    %load/vec4 v0x7fffeece99b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffeece9d30_0, 4, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeece9ef0_0, 0;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
    %load/vec4 v0x7fffeece9b70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffeece9b70_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x7fffeece9c50_0;
    %cmpi/ne 4, 0, 8;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v0x7fffeece99b0_0;
    %assign/vec4 v0x7fffeece9e10_0, 0;
T_7.24 ;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.26, 4;
    %load/vec4 v0x7fffeece99b0_0;
    %assign/vec4 v0x7fffeecea270_0, 0;
T_7.26 ;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_7.28, 4;
    %load/vec4 v0x7fffeecea0b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffeece99b0_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7fffeecea0b0_0, 0;
T_7.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %load/vec4 v0x7fffeece9fd0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffeece99b0_0;
    %pad/u 48;
    %or;
    %assign/vec4 v0x7fffeece9fd0_0, 0;
T_7.30 ;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_7.32, 4;
    %load/vec4 v0x7fffeecea190_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffeece99b0_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7fffeecea190_0, 0;
T_7.32 ;
    %load/vec4 v0x7fffeece9ef0_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v0x7fffeecea270_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.36, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeece96d0_0, 0;
T_7.37 ;
T_7.34 ;
    %load/vec4 v0x7fffeece9ef0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffeece9ef0_0, 0;
T_7.23 ;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x7fffeecea190_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffeeceab70_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeeceac50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fffeeceab70_0;
    %cmp/u;
    %jmp/0xz  T_7.38, 5;
    %load/vec4 v0x7fffeeceab70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fffeeceab70_0, 0;
    %load/vec4 v0x7fffeece96d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffeece96d0_0, 0;
T_7.38 ;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeecead10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecea5f0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffeeceb3f0;
T_8 ;
    %wait E_0x7fffeeccb3b0;
    %fork t_7, S_0x7fffeecebb70;
    %jmp t_6;
    .scope S_0x7fffeecebb70;
t_7 ;
    %load/vec4 v0x7fffeecec5a0_0;
    %load/vec4 v0x7fffeececca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffeecec700_0;
    %ix/getv 3, v0x7fffeecec350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeececa70, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffeecec640_0;
    %load/vec4 v0x7fffeececd70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffeecec8b0_0;
    %ix/getv 3, v0x7fffeecec410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeececa70, 0, 4;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0x7fffeeceb3f0;
t_6 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffeeceb3f0;
T_9 ;
    %wait E_0x7fffeeccb3b0;
    %fork t_9, S_0x7fffeeceb7b0;
    %jmp t_8;
    .scope S_0x7fffeeceb7b0;
t_9 ;
    %load/vec4 v0x7fffeecec5a0_0;
    %load/vec4 v0x7fffeececca0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffeececb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x7fffeecec350_0;
    %load/vec4a v0x7fffeececa70, 4;
    %assign/vec4 v0x7fffeecec7f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecec7f0_0, 0;
T_9.1 ;
    %end;
    .scope S_0x7fffeeceb3f0;
t_8 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffeeceb3f0;
T_10 ;
    %wait E_0x7fffeeccb3b0;
    %fork t_11, S_0x7fffeeceb980;
    %jmp t_10;
    .scope S_0x7fffeeceb980;
t_11 ;
    %load/vec4 v0x7fffeecec640_0;
    %load/vec4 v0x7fffeececd70_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffeececc00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x7fffeecec410_0;
    %load/vec4a v0x7fffeececa70, 4;
    %assign/vec4 v0x7fffeecec990_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeecec990_0, 0;
T_10.1 ;
    %end;
    .scope S_0x7fffeeceb3f0;
t_10 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffeec9dc10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeecef3d0_0, 0, 1;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v0x7fffeecef3d0_0;
    %inv;
    %store/vec4 v0x7fffeecef3d0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x7fffeec9dc10;
T_12 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeecf0d20_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffeecef330_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeecf1660_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeeceff50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeecf00f0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 3 187 "$display", " tb: state 0" {0 0 0};
    %vpi_func 3 188 "$fopen" 32, "../gen_pcap/remote_memory_access.pcap", "rb" {0 0 0};
    %store/vec4 v0x7fffeecefd90_0, 0, 32;
    %load/vec4 v0x7fffeecefd90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 190 "$display", " tb: pcap file was opened" {0 0 0};
    %vpi_func 3 191 "$fopen" 32, "cp_ecpri.pcap", "wb" {0 0 0};
    %store/vec4 v0x7fffeecefe70_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %vpi_func 3 193 "$ferror" 32, v0x7fffeecefd90_0, v0x7fffeecefac0_0 {0 0 0};
    %store/vec4 v0x7fffeecefcb0_0, 0, 32;
    %vpi_call/w 3 194 "$display", " tb: pcap file could not be opened %s", v0x7fffeecefac0_0 {0 0 0};
    %vpi_call/w 3 195 "$finish" {0 0 0};
T_12.1 ;
    %vpi_func 3 197 "$fread" 32, v0x7fffeecf1280, v0x7fffeecefd90_0 {0 0 0};
    %store/vec4 v0x7fffeecefa00_0, 0, 32;
    %vpi_call/w 3 198 "$fclose", v0x7fffeecefd90_0 {0 0 0};
    %vpi_call/w 3 199 "$display", " tb: File closed" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 202 "$display", " tb: state 1" {0 0 0};
    %pushi/vec4 192, 0, 32;
    %store/vec4 v0x7fffeecf06e0_0, 0, 32;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x7fffeecf0b70_0, 0, 32;
    %load/vec4 v0x7fffeecf06e0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 3 205 "$display", "Size of pcap global header = %d %d", v0x7fffeecf06e0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fffeecf0b70_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 3 206 "$display", "Size of per packet header = %d %d", v0x7fffeecf0b70_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fffeecf06e0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %load/vec4 v0x7fffeecf0b70_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x7fffeecf07c0_0, 0, 32;
    %vpi_call/w 3 209 "$display", "tb: payload offet = %d", v0x7fffeecf07c0_0 {0 0 0};
    %vpi_func 3 211 "$fopen" 32, "../gen_pcap/ecpri.pcap", "rb" {0 0 0};
    %store/vec4 v0x7fffeecefd90_0, 0, 32;
    %vpi_func 3 212 "$fread" 32, v0x7fffeecf0640, v0x7fffeecefd90_0 {0 0 0};
    %store/vec4 v0x7fffeecf0ec0_0, 0, 32;
    %vpi_call/w 3 213 "$display", " tb: file hdr bits len =%d", v0x7fffeecf0ec0_0 {0 0 0};
    %vpi_func 3 215 "$fread" 32, v0x7fffeecf08a0, v0x7fffeecefd90_0 {0 0 0};
    %store/vec4 v0x7fffeecf0ec0_0, 0, 32;
    %vpi_call/w 3 216 "$display", " tb: pkt hdr bits len =%d", v0x7fffeecf0ec0_0 {0 0 0};
    %vpi_call/w 3 218 "$fclose", v0x7fffeecefd90_0 {0 0 0};
    %vpi_call/w 3 220 "$display", " tb: magic =%h", &A<v0x7fffeecf0640, 0> {0 0 0};
    %vpi_call/w 3 221 "$display", " tb: snaplen =%h", &A<v0x7fffeecf0640, 4> {0 0 0};
    %vpi_call/w 3 222 "$display", " tb: linktype =%h", &A<v0x7fffeecf0640, 5> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffeecf08a0, 4;
    %store/vec4 v0x7fffeecf11a0_0, 0, 32;
    %load/vec4 v0x7fffeecf11a0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fffeecf05a0_0, 0, 32;
    %load/vec4 v0x7fffeecf07c0_0;
    %load/vec4 v0x7fffeecf05a0_0;
    %add;
    %store/vec4 v0x7fffeecf11a0_0, 0, 32;
    %vpi_call/w 3 229 "$display", " tb: pcap_payload_len = %h", v0x7fffeecf05a0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 232 "$display", " tb: state 2" {0 0 0};
    %load/vec4 v0x7fffeecf07c0_0;
    %store/vec4 v0x7fffeeceff50_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7fffeeceff50_0;
    %load/vec4 v0x7fffeecf11a0_0;
    %cmp/u;
    %jmp/0xz T_12.3, 5;
    %wait E_0x7fffeeccb3b0;
    %load/vec4 v0x7fffeecf00f0_0;
    %pad/u 16;
    %store/vec4 v0x7fffeecef330_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeecf1660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeecef470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeecf04d0_0, 0, 1;
    %ix/getv 4, v0x7fffeeceff50_0;
    %load/vec4a v0x7fffeecf1280, 4;
    %store/vec4 v0x7fffeecf1100_0, 0, 8;
    %load/vec4 v0x7fffeecf00f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeecf00f0_0, 0, 32;
    %load/vec4 v0x7fffeeceff50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeeceff50_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %delay 100000, 0;
    %vpi_call/w 3 253 "$display", " tb: state 4" {0 0 0};
    %wait E_0x7fffeeccb3b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeecf0d20_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 257 "$display", " tb: state 5" {0 0 0};
    %wait E_0x7fffeeccb3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeecf0d20_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 261 "$display", " tb: state 6" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeeceff50_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x7fffeeceff50_0;
    %load/vec4 v0x7fffeecf05a0_0;
    %cmp/u;
    %jmp/0xz T_12.5, 5;
    %wait E_0x7fffeeccb3b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeecf0c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeecef510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecef470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeecf04d0_0, 0;
    %load/vec4 v0x7fffeeceff50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeeceff50_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call/w 3 266 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fffeec9dc10;
T_13 ;
    %vpi_call/w 3 271 "$dumpfile", "ecpri.vcd" {0 0 0};
    %vpi_call/w 3 273 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeec9dc10 {0 0 0};
    %vpi_call/w 3 274 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeececf70 {0 0 0};
    %vpi_call/w 3 275 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeece8260 {0 0 0};
    %vpi_call/w 3 276 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeeceb3f0 {0 0 0};
    %vpi_call/w 3 278 "$monitor", "data_1 = %h address_1 = %h data_1_out = %h", v0x7fffeecee5d0_0, v0x7fffeecee1a0_0, v0x7fffeecee6c0_0 {0 0 0};
    %vpi_call/w 3 279 "$monitor", "we_1 = %h oe_1 = %h addr_1 = %h data_1 = %h inp_d = %h state = %d nextstate =%d", v0x7fffeeceaf70_0, v0x7fffeecea790_0, v0x7fffeece95f0_0, v0x7fffeece99b0_0, v0x7fffeecea430_0, v0x7fffeeceadd0_0, v0x7fffeecea5f0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ecpri_tx.v";
    "ecpri_tb.v";
    "ecpri_rx.v";
    "ram_dual_port.v";
