
---------- Begin Simulation Statistics ----------
final_tick                               124032230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160246                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423616                       # Number of bytes of host memory used
host_op_rate                                   311611                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   124.80                       # Real time elapsed on the host
host_tick_rate                              993849532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19998645                       # Number of instructions simulated
sim_ops                                      38888960                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124032                       # Number of seconds simulated
sim_ticks                                124032230000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             24.806446                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6690134                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1503395                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2017                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40541                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      215070494                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.040312                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4149519                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          178                       # TLB misses on write requests
system.cpu0.numCycles                       248064460                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19445836                       # Class of committed instruction
system.cpu0.tickCycles                       32993966                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9998645                       # Number of instructions committed
system.cpu1.committedOps                     19443124                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             24.809794                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6689160                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1503201                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2022                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10502314                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      215075182                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.040307                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4148922                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          176                       # TLB misses on write requests
system.cpu1.numCycles                       248064325                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8733463     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10366284     53.32%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19443124                       # Class of committed instruction
system.cpu1.tickCycles                       32989143                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2600773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5202604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2653209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5306483                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            179                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2592181                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8592                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2593020                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2593020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8811                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7804435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7804435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7804435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332416768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332416768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332416768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2601831                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2601831    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2601831                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16735113500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13558509500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4140578                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4140578                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4140578                       # number of overall hits
system.cpu0.icache.overall_hits::total        4140578                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8898                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8898                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8898                       # number of overall misses
system.cpu0.icache.overall_misses::total         8898                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    231031500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    231031500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    231031500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    231031500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4149476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4149476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4149476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4149476                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002144                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25964.430209                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25964.430209                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25964.430209                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25964.430209                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8882                       # number of writebacks
system.cpu0.icache.writebacks::total             8882                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8898                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8898                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    222133500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    222133500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    222133500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    222133500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002144                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002144                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24964.430209                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24964.430209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24964.430209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24964.430209                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8882                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4140578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4140578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    231031500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    231031500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4149476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4149476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25964.430209                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25964.430209                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8898                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8898                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    222133500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    222133500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24964.430209                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24964.430209                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4149476                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8898                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           466.338053                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999888                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33204706                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33204706                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9364612                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9364612                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9364612                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9364612                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2617272                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2617272                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2617272                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2617272                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 224406738500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 224406738500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 224406738500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 224406738500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11981884                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11981884                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11981884                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11981884                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218436                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218436                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218436                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218436                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85740.701960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85740.701960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85740.701960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85740.701960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1303642                       # number of writebacks
system.cpu0.dcache.writebacks::total          1303642                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1299435                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1299435                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1299435                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1299435                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1317837                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1317837                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1317837                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1317837                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110900413500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110900413500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110900413500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110900413500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84153.361531                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84153.361531                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84153.361531                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84153.361531                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1317821                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1484452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1484452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    419491000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    419491000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1500859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1500859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010932                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010932                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25567.806424                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25567.806424                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    390028500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    390028500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24219.355440                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24219.355440                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7880160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7880160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2600865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2600865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 223987247500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 223987247500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86120.289788                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86120.289788                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1299132                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1299132                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1301733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1301733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110510385000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110510385000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84894.817140                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84894.817140                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10682449                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1317837                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106047                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97172909                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97172909                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4139985                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4139985                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4139985                       # number of overall hits
system.cpu1.icache.overall_hits::total        4139985                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8894                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8894                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8894                       # number of overall misses
system.cpu1.icache.overall_misses::total         8894                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    243851500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    243851500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    243851500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    243851500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4148879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4148879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4148879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4148879                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002144                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002144                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002144                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002144                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27417.528671                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27417.528671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27417.528671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27417.528671                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8878                       # number of writebacks
system.cpu1.icache.writebacks::total             8878                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8894                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8894                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    234957500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    234957500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    234957500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    234957500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002144                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002144                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26417.528671                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26417.528671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26417.528671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26417.528671                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8878                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4139985                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4139985                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    243851500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    243851500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4148879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4148879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27417.528671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27417.528671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    234957500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    234957500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26417.528671                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26417.528671                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4148879                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.480661                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33199926                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33199926                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9363342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9363342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9363342                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9363342                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2616801                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2616801                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2616801                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2616801                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 224388179000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 224388179000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 224388179000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 224388179000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11980143                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11980143                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11980143                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11980143                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85749.042056                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85749.042056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85749.042056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85749.042056                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1303286                       # number of writebacks
system.cpu1.dcache.writebacks::total          1303286                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1299156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1299156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1299156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1299156                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1317645                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1317645                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1317645                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1317645                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110900877000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110900877000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110900877000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110900877000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84165.975661                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84165.975661                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84165.975661                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84165.975661                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1317628                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1484262                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1484262                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    429880000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    429880000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1500668                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1500668                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26202.608802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26202.608802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    400213500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    400213500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24851.807004                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24851.807004                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7879080                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7879080                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2600395                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2600395                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 223958299000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 223958299000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10479475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10479475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86124.722975                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86124.722975                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1298854                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1298854                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1301541                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1301541                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110500663500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110500663500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84899.871383                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84899.871383                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10680986                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1317644                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106124                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97158788                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97158788                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18397                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51443                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7335                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18555                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7156                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18397                       # number of overall hits
system.l2.overall_hits::total                   51443                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299248                       # number of demand (read+write) misses
system.l2.demand_misses::total                2601831                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1563                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299282                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1738                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299248                       # number of overall misses
system.l2.overall_misses::total               2601831                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    127321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108658864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    142025500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108655779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217583990000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    127321000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108658864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    142025500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108655779500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217583990000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1317645                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2653274                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1317645                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2653274                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.175657                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.985920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.195413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980612                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.175657                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.985920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.195413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980612                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81459.373001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83629.930993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81717.779056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83629.745437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83627.257112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81459.373001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83629.930993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81717.779056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83629.745437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83627.257112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2592181                       # number of writebacks
system.l2.writebacks::total                   2592181                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2601831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2601831                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    111691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95666044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    124645500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95663299500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191565680000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    111691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95666044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    124645500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95663299500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191565680000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.175657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.985920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.195413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.986038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.175657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.985920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.195413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.986038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980612                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71459.373001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73629.930993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71717.779056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73629.745437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73627.257112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71459.373001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73629.930993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71717.779056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73629.745437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73627.257112                       # average overall mshr miss latency
system.l2.replacements                        2600932                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2606928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2606928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2606928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2606928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17760                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17760                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17760                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17760                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1296599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1296421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2593020                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108434878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108420080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  216854958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1301733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1301541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2603274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83630.234174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83630.302579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83630.268374                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1296599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1296421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2593020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  95468888000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95455870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 190924758500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73630.234174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73630.302579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73630.268374                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    127321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    142025500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    269346500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.175657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.195413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81459.373001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81717.779056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81595.425629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    111691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    124645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    236336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.175657                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.195413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71459.373001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71717.779056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71595.425629                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    223986000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    235699000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    459685000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.166605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.175546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.171076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83483.414089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83374.248320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83427.404719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    197156000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    207429000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    404585000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.166605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.175546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.171076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73483.414089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73374.248320                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73427.404719                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.811091                       # Cycle average of tags in use
system.l2.tags.total_refs                     5306463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2601956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.039413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.564078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       37.675962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      600.635828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       35.065530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      348.869693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.586558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.034244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.340693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45053820                       # Number of tag accesses
system.l2.tags.data_accesses                 45053820                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        100032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83154048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        111232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83151872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166517184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       100032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       111232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        211264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165899584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165899584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2601831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2592181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2592181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           806500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        670422905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           896799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        670405362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1342531566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       806500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       896799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1703299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1337552215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1337552215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1337552215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          806500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       670422905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          896799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       670405362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2680083781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2592179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000279053750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161665                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7359101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2436419                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2601831                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2592181                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2601831                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2592181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            161771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            161880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           162114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35250956000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13008915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84034387250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13548.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32298.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2411585                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2413759                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2601831                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2592181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1351089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1250065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 163791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 163214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 164475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 166601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 177898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 205239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 164186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       368587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    901.848758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   807.270264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.352619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11491      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11081      3.01%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12290      3.33%      9.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8022      2.18%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7389      2.00%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9748      2.64%     16.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12280      3.33%     19.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12412      3.37%     22.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       283874     77.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       368587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.093669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.051028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.616787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         161546     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            63      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161665                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.368549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           160243     99.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.01%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              113      0.07%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.02%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1133      0.70%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              130      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161664                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166514112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165897728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166517184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165899584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1342.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1337.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1342.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1337.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124032218000                       # Total gap between requests
system.mem_ctrls.avgGap                      23879.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       100032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83153088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       111232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83149760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165897728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 806500.052446045680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 670415165.477553725243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 896799.162604752113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 670388333.741963744164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1337537251.406348228455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2592181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     47588750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41992437000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53367000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41940994500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3155766352750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30447.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32319.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30705.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32280.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1217417.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1315523580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            699209775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9287355000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6767594280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9790600560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      43615413900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10899606720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82375303815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.144342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27625759250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4141540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  92264930750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1316216160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            699574095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9289375620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6763413060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9790600560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43476706110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11016413280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82352298885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        663.958867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27928543500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4141540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  91962146500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             50000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5199109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2603274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2603274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17792                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3953495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3952918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7959757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167774656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167739584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337789568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2600932                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165899584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5254206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005837                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5254027    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    179      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5254206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5277929500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1976506921                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13350980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1976784941                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13357978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124032230000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
