#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c99b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c99d00 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1c82d50 .functor NOT 1, L_0x1cda330, C4<0>, C4<0>, C4<0>;
L_0x1cda180 .functor XOR 10, L_0x1cd9fb0, L_0x1cda0e0, C4<0000000000>, C4<0000000000>;
L_0x1cda290 .functor XOR 10, L_0x1cda180, L_0x1cda1f0, C4<0000000000>, C4<0000000000>;
v0x1cd6370_0 .net *"_ivl_10", 9 0, L_0x1cda1f0;  1 drivers
v0x1cd6470_0 .net *"_ivl_12", 9 0, L_0x1cda290;  1 drivers
v0x1cd6550_0 .net *"_ivl_2", 9 0, L_0x1cd9f10;  1 drivers
v0x1cd6610_0 .net *"_ivl_4", 9 0, L_0x1cd9fb0;  1 drivers
v0x1cd66f0_0 .net *"_ivl_6", 9 0, L_0x1cda0e0;  1 drivers
v0x1cd6820_0 .net *"_ivl_8", 9 0, L_0x1cda180;  1 drivers
v0x1cd6900_0 .var "clk", 0 0;
v0x1cd69a0_0 .net "in", 3 0, v0x1cd39f0_0;  1 drivers
v0x1cd6a40_0 .net "out_any_dut", 3 1, L_0x1cd8c00;  1 drivers
v0x1cd6b00_0 .net "out_any_ref", 3 1, L_0x1c83310;  1 drivers
v0x1cd6bd0_0 .net "out_both_dut", 2 0, L_0x1cd80c0;  1 drivers
v0x1cd6ca0_0 .net "out_both_ref", 2 0, L_0x1c83040;  1 drivers
v0x1cd6d70_0 .net "out_different_dut", 3 0, L_0x1cd9510;  1 drivers
v0x1cd6e40_0 .net "out_different_ref", 3 0, L_0x1c83560;  1 drivers
v0x1cd6f10_0 .var/2u "stats1", 287 0;
v0x1cd6fd0_0 .var/2u "strobe", 0 0;
v0x1cd7090_0 .net "tb_match", 0 0, L_0x1cda330;  1 drivers
v0x1cd7160_0 .net "tb_mismatch", 0 0, L_0x1c82d50;  1 drivers
v0x1cd7200_0 .net "wavedrom_enable", 0 0, v0x1cd3b50_0;  1 drivers
v0x1cd72d0_0 .net "wavedrom_title", 511 0, v0x1cd3bf0_0;  1 drivers
E_0x1c93850/0 .event negedge, v0x1cd3930_0;
E_0x1c93850/1 .event posedge, v0x1cd3930_0;
E_0x1c93850 .event/or E_0x1c93850/0, E_0x1c93850/1;
L_0x1cd9f10 .concat [ 4 3 3 0], L_0x1c83560, L_0x1c83310, L_0x1c83040;
L_0x1cd9fb0 .concat [ 4 3 3 0], L_0x1c83560, L_0x1c83310, L_0x1c83040;
L_0x1cda0e0 .concat [ 4 3 3 0], L_0x1cd9510, L_0x1cd8c00, L_0x1cd80c0;
L_0x1cda1f0 .concat [ 4 3 3 0], L_0x1c83560, L_0x1c83310, L_0x1c83040;
L_0x1cda330 .cmp/eeq 10, L_0x1cd9f10, L_0x1cda290;
S_0x1c99e90 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1c99d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1c83040 .functor AND 3, L_0x1cd73d0, L_0x1cd7470, C4<111>, C4<111>;
L_0x1c83310 .functor OR 3, L_0x1cd7600, L_0x1cd76a0, C4<000>, C4<000>;
L_0x1c83560 .functor XOR 4, v0x1cd39f0_0, L_0x1cd7af0, C4<0000>, C4<0000>;
v0x1c82540_0 .net *"_ivl_1", 2 0, L_0x1cd73d0;  1 drivers
v0x1c82880_0 .net *"_ivl_13", 0 0, L_0x1cd7860;  1 drivers
v0x1c82b50_0 .net *"_ivl_15", 2 0, L_0x1cd7a10;  1 drivers
v0x1c82e60_0 .net *"_ivl_16", 3 0, L_0x1cd7af0;  1 drivers
v0x1c83150_0 .net *"_ivl_3", 2 0, L_0x1cd7470;  1 drivers
v0x1c83420_0 .net *"_ivl_7", 2 0, L_0x1cd7600;  1 drivers
v0x1c83630_0 .net *"_ivl_9", 2 0, L_0x1cd76a0;  1 drivers
v0x1cd2d00_0 .net "in", 3 0, v0x1cd39f0_0;  alias, 1 drivers
v0x1cd2de0_0 .net "out_any", 3 1, L_0x1c83310;  alias, 1 drivers
v0x1cd2f50_0 .net "out_both", 2 0, L_0x1c83040;  alias, 1 drivers
v0x1cd3030_0 .net "out_different", 3 0, L_0x1c83560;  alias, 1 drivers
L_0x1cd73d0 .part v0x1cd39f0_0, 0, 3;
L_0x1cd7470 .part v0x1cd39f0_0, 1, 3;
L_0x1cd7600 .part v0x1cd39f0_0, 0, 3;
L_0x1cd76a0 .part v0x1cd39f0_0, 1, 3;
L_0x1cd7860 .part v0x1cd39f0_0, 0, 1;
L_0x1cd7a10 .part v0x1cd39f0_0, 1, 3;
L_0x1cd7af0 .concat [ 3 1 0 0], L_0x1cd7a10, L_0x1cd7860;
S_0x1cd3190 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1c99d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1cd3930_0 .net "clk", 0 0, v0x1cd6900_0;  1 drivers
v0x1cd39f0_0 .var "in", 3 0;
v0x1cd3ab0_0 .net "tb_match", 0 0, L_0x1cda330;  alias, 1 drivers
v0x1cd3b50_0 .var "wavedrom_enable", 0 0;
v0x1cd3bf0_0 .var "wavedrom_title", 511 0;
E_0x1c933e0 .event posedge, v0x1cd3930_0;
E_0x1c93cd0 .event negedge, v0x1cd3930_0;
S_0x1cd3430 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1cd3190;
 .timescale -12 -12;
v0x1cd3630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cd3730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1cd3190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cd3dc0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1c99d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1c9aad0 .functor AND 1, L_0x1cd7cd0, L_0x1cd7d70, C4<1>, C4<1>;
L_0x1cab890 .functor AND 1, L_0x1cd7eb0, L_0x1cd7f50, C4<1>, C4<1>;
L_0x1cab900 .functor AND 1, L_0x1cd8250, L_0x1cd8330, C4<1>, C4<1>;
L_0x1cd8860 .functor OR 1, L_0x1cd86d0, L_0x1cd87c0, C4<0>, C4<0>;
L_0x1cd8b40 .functor OR 1, L_0x1cd89a0, L_0x1cd8aa0, C4<0>, C4<0>;
L_0x1cd8d90 .functor OR 1, L_0x1cd8e00, L_0x1cd8ea0, C4<0>, C4<0>;
L_0x1cd92c0 .functor XOR 1, L_0x1cd90f0, L_0x1cd9190, C4<0>, C4<0>;
L_0x1cd95b0 .functor XOR 1, L_0x1cd93d0, L_0x1cd9470, C4<0>, C4<0>;
L_0x1cd9900 .functor XOR 1, L_0x1cd9710, L_0x1cd97b0, C4<0>, C4<0>;
L_0x1cd9d50 .functor XOR 1, L_0x1cd9b50, L_0x1cd9cb0, C4<0>, C4<0>;
v0x1cd4030_0 .net *"_ivl_11", 0 0, L_0x1cd7eb0;  1 drivers
v0x1cd4110_0 .net *"_ivl_13", 0 0, L_0x1cd7f50;  1 drivers
v0x1cd41f0_0 .net *"_ivl_14", 0 0, L_0x1cab890;  1 drivers
v0x1cd42e0_0 .net *"_ivl_20", 0 0, L_0x1cd8250;  1 drivers
v0x1cd43c0_0 .net *"_ivl_22", 0 0, L_0x1cd8330;  1 drivers
v0x1cd44f0_0 .net *"_ivl_23", 0 0, L_0x1cab900;  1 drivers
v0x1cd45d0_0 .net *"_ivl_28", 0 0, L_0x1cd86d0;  1 drivers
v0x1cd46b0_0 .net *"_ivl_3", 0 0, L_0x1cd7cd0;  1 drivers
v0x1cd4790_0 .net *"_ivl_30", 0 0, L_0x1cd87c0;  1 drivers
v0x1cd4900_0 .net *"_ivl_31", 0 0, L_0x1cd8860;  1 drivers
v0x1cd49e0_0 .net *"_ivl_36", 0 0, L_0x1cd89a0;  1 drivers
v0x1cd4ac0_0 .net *"_ivl_38", 0 0, L_0x1cd8aa0;  1 drivers
v0x1cd4ba0_0 .net *"_ivl_39", 0 0, L_0x1cd8b40;  1 drivers
v0x1cd4c80_0 .net *"_ivl_45", 0 0, L_0x1cd8e00;  1 drivers
v0x1cd4d60_0 .net *"_ivl_47", 0 0, L_0x1cd8ea0;  1 drivers
v0x1cd4e40_0 .net *"_ivl_48", 0 0, L_0x1cd8d90;  1 drivers
v0x1cd4f20_0 .net *"_ivl_5", 0 0, L_0x1cd7d70;  1 drivers
v0x1cd5000_0 .net *"_ivl_53", 0 0, L_0x1cd90f0;  1 drivers
v0x1cd50e0_0 .net *"_ivl_55", 0 0, L_0x1cd9190;  1 drivers
v0x1cd51c0_0 .net *"_ivl_56", 0 0, L_0x1cd92c0;  1 drivers
v0x1cd52a0_0 .net *"_ivl_6", 0 0, L_0x1c9aad0;  1 drivers
v0x1cd5380_0 .net *"_ivl_61", 0 0, L_0x1cd93d0;  1 drivers
v0x1cd5460_0 .net *"_ivl_63", 0 0, L_0x1cd9470;  1 drivers
v0x1cd5540_0 .net *"_ivl_64", 0 0, L_0x1cd95b0;  1 drivers
v0x1cd5620_0 .net *"_ivl_69", 0 0, L_0x1cd9710;  1 drivers
v0x1cd5700_0 .net *"_ivl_71", 0 0, L_0x1cd97b0;  1 drivers
v0x1cd57e0_0 .net *"_ivl_72", 0 0, L_0x1cd9900;  1 drivers
v0x1cd58c0_0 .net *"_ivl_78", 0 0, L_0x1cd9b50;  1 drivers
v0x1cd59a0_0 .net *"_ivl_80", 0 0, L_0x1cd9cb0;  1 drivers
v0x1cd5a80_0 .net *"_ivl_81", 0 0, L_0x1cd9d50;  1 drivers
v0x1cd5b60_0 .net "in", 3 0, v0x1cd39f0_0;  alias, 1 drivers
v0x1cd5c20_0 .net "out_any", 3 1, L_0x1cd8c00;  alias, 1 drivers
v0x1cd5d00_0 .net "out_both", 2 0, L_0x1cd80c0;  alias, 1 drivers
v0x1cd5ff0_0 .net "out_different", 3 0, L_0x1cd9510;  alias, 1 drivers
L_0x1cd7cd0 .part v0x1cd39f0_0, 0, 1;
L_0x1cd7d70 .part v0x1cd39f0_0, 1, 1;
L_0x1cd7eb0 .part v0x1cd39f0_0, 1, 1;
L_0x1cd7f50 .part v0x1cd39f0_0, 2, 1;
L_0x1cd80c0 .concat8 [ 1 1 1 0], L_0x1c9aad0, L_0x1cab890, L_0x1cab900;
L_0x1cd8250 .part v0x1cd39f0_0, 2, 1;
L_0x1cd8330 .part v0x1cd39f0_0, 3, 1;
L_0x1cd86d0 .part v0x1cd39f0_0, 2, 1;
L_0x1cd87c0 .part v0x1cd39f0_0, 1, 1;
L_0x1cd89a0 .part v0x1cd39f0_0, 1, 1;
L_0x1cd8aa0 .part v0x1cd39f0_0, 0, 1;
L_0x1cd8c00 .concat8 [ 1 1 1 0], L_0x1cd8b40, L_0x1cd8860, L_0x1cd8d90;
L_0x1cd8e00 .part v0x1cd39f0_0, 3, 1;
L_0x1cd8ea0 .part v0x1cd39f0_0, 2, 1;
L_0x1cd90f0 .part v0x1cd39f0_0, 0, 1;
L_0x1cd9190 .part v0x1cd39f0_0, 1, 1;
L_0x1cd93d0 .part v0x1cd39f0_0, 1, 1;
L_0x1cd9470 .part v0x1cd39f0_0, 2, 1;
L_0x1cd9710 .part v0x1cd39f0_0, 2, 1;
L_0x1cd97b0 .part v0x1cd39f0_0, 3, 1;
L_0x1cd9510 .concat8 [ 1 1 1 1], L_0x1cd92c0, L_0x1cd95b0, L_0x1cd9900, L_0x1cd9d50;
L_0x1cd9b50 .part v0x1cd39f0_0, 3, 1;
L_0x1cd9cb0 .part v0x1cd39f0_0, 0, 1;
S_0x1cd6150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1c99d00;
 .timescale -12 -12;
E_0x1c7ba20 .event anyedge, v0x1cd6fd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd6fd0_0;
    %nor/r;
    %assign/vec4 v0x1cd6fd0_0, 0;
    %wait E_0x1c7ba20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd3190;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c93cd0;
    %wait E_0x1c933e0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c933e0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c933e0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c933e0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c933e0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c93cd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cd3730;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c93cd0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %wait E_0x1c933e0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1cd39f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c99d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd6900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd6fd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c99d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd6900_0;
    %inv;
    %store/vec4 v0x1cd6900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c99d00;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cd3930_0, v0x1cd7160_0, v0x1cd69a0_0, v0x1cd6ca0_0, v0x1cd6bd0_0, v0x1cd6b00_0, v0x1cd6a40_0, v0x1cd6e40_0, v0x1cd6d70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c99d00;
T_7 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c99d00;
T_8 ;
    %wait E_0x1c93850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd6f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
    %load/vec4 v0x1cd7090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd6f10_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cd6ca0_0;
    %load/vec4 v0x1cd6ca0_0;
    %load/vec4 v0x1cd6bd0_0;
    %xor;
    %load/vec4 v0x1cd6ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1cd6b00_0;
    %load/vec4 v0x1cd6b00_0;
    %load/vec4 v0x1cd6a40_0;
    %xor;
    %load/vec4 v0x1cd6b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1cd6e40_0;
    %load/vec4 v0x1cd6e40_0;
    %load/vec4 v0x1cd6d70_0;
    %xor;
    %load/vec4 v0x1cd6e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1cd6f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd6f10_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter4/response4/top_module.sv";
