{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1348080111444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1348080111444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 19 14:41:51 2012 " "Processing started: Wed Sep 19 14:41:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1348080111444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1348080111444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1348080111444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1348080111814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/state_2_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/state_2_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_2_bcd " "Found entity 1: state_2_bcd" {  } { { "verilog/state_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "verilog/seven_seg.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/seven_seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pulse_led.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pulse_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_led " "Found entity 1: pulse_led" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "verilog/clk_div.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/bin_2_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/bin_2_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_2_bcd " "Found entity 1: bin_2_bcd" {  } { { "verilog/bin_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bin_2_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1348080111929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1348080111929 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top.v(19) " "Verilog HDL Implicit Net warning at top.v(19): created implicit net for \"rst\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1348080111930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1348080112014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(174) " "Verilog HDL assignment warning at top.v(174): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112018 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(178) " "Verilog HDL assignment warning at top.v(178): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112018 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(182) " "Verilog HDL assignment warning at top.v(182): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112019 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(186) " "Verilog HDL assignment warning at top.v(186): truncated value with size 32 to match size of target (5)" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112019 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] top.v(7) " "Output port \"LEDG\[7..1\]\" at top.v(7) has no driver" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1348080112021 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div\"" {  } { { "verilog/top.v" "clk_div" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clk_div.v(11) " "Verilog HDL assignment warning at clk_div.v(11): truncated value with size 32 to match size of target (28)" {  } { { "verilog/clk_div.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/clk_div.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112040 "|top|clk_div:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:monitor " "Elaborating entity \"monitor\" for hierarchy \"monitor:monitor\"" {  } { { "verilog/top.v" "monitor" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(32) " "Verilog HDL assignment warning at monitor.v(32): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112043 "|top|monitor:monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(40) " "Verilog HDL assignment warning at monitor.v(40): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112044 "|top|monitor:monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(41) " "Verilog HDL assignment warning at monitor.v(41): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112044 "|top|monitor:monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(42) " "Verilog HDL assignment warning at monitor.v(42): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112044 "|top|monitor:monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(43) " "Verilog HDL assignment warning at monitor.v(43): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112044 "|top|monitor:monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(57) " "Verilog HDL assignment warning at monitor.v(57): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112044 "|top|monitor:monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monitor.v(60) " "Verilog HDL assignment warning at monitor.v(60): truncated value with size 32 to match size of target (4)" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112044 "|top|monitor:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_2_bcd bin_2_bcd:bcd " "Elaborating entity \"bin_2_bcd\" for hierarchy \"bin_2_bcd:bcd\"" {  } { { "verilog/top.v" "bcd" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_2_bcd.v(40) " "Verilog HDL assignment warning at bin_2_bcd.v(40): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bin_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bin_2_bcd.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112046 "|top|bin_2_bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_2_bcd.v(27) " "Verilog HDL assignment warning at bin_2_bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bin_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bin_2_bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112046 "|top|bin_2_bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_2_bcd.v(25) " "Verilog HDL assignment warning at bin_2_bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bin_2_bcd.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/bin_2_bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112046 "|top|bin_2_bcd:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_2_bcd state_2_bcd:s2b " "Elaborating entity \"state_2_bcd\" for hierarchy \"state_2_bcd:s2b\"" {  } { { "verilog/top.v" "s2b" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:s0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:s0\"" {  } { { "verilog/top.v" "s0" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_led pulse_led:pulse_slow " "Elaborating entity \"pulse_led\" for hierarchy \"pulse_led:pulse_slow\"" {  } { { "verilog/top.v" "pulse_slow" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(14) " "Verilog HDL assignment warning at pulse_led.v(14): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112054 "|top|pulse_led:pulse_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(17) " "Verilog HDL assignment warning at pulse_led.v(17): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112054 "|top|pulse_led:pulse_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(19) " "Verilog HDL assignment warning at pulse_led.v(19): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112054 "|top|pulse_led:pulse_slow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(24) " "Verilog HDL assignment warning at pulse_led.v(24): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112054 "|top|pulse_led:pulse_slow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_led pulse_led:pulse_fast " "Elaborating entity \"pulse_led\" for hierarchy \"pulse_led:pulse_fast\"" {  } { { "verilog/top.v" "pulse_fast" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1348080112055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(14) " "Verilog HDL assignment warning at pulse_led.v(14): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112056 "|top|pulse_led:pulse_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(17) " "Verilog HDL assignment warning at pulse_led.v(17): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112057 "|top|pulse_led:pulse_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pulse_led.v(19) " "Verilog HDL assignment warning at pulse_led.v(19): truncated value with size 32 to match size of target (1)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112057 "|top|pulse_led:pulse_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 pulse_led.v(24) " "Verilog HDL assignment warning at pulse_led.v(24): truncated value with size 32 to match size of target (29)" {  } { { "verilog/pulse_led.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/pulse_led.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1348080112057 "|top|pulse_led:pulse_fast"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1348080112900 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/monitor.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/monitor.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1348080112954 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1348080112954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1348080113296 "|top|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1348080113296 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1348080114165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1348080114379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1348080114379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1348080114460 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "verilog/top.v" "" { Text "/home/user/school/emb_sys/project_1/verilog/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1348080114460 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1348080114460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "499 " "Implemented 499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1348080114460 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1348080114460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1348080114460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1348080114460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1348080114477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 19 14:41:54 2012 " "Processing ended: Wed Sep 19 14:41:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1348080114477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1348080114477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1348080114477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1348080114477 ""}
