<!-- _______________________________________________________________ -->
<!--                     Toro - A VPR Front-End                      -->
<!--   (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)     -->
<!-- _______________________________________________________________ -->
<!--                         Circuit Design                          -->
<!-- _______________________________________________________________ -->
<circuit name="pwmex_io">
   
   <block name="Dutymsb2~13" master="io" status="placed">
      <placement name="fabric[11][1].11" x="11" y="1" z="11"/>
   </block>
   <block name="count_val1~9" master="io" status="placed">
      <placement name="fabric[3][11].1" x="3" y="11" z="1"/>
   </block>
   <block name="count_val1~13" master="io" status="placed">
      <placement name="fabric[3][11].7" x="3" y="11" z="7"/>
   </block>
   <block name="count_val0~9" master="io" status="placed">
      <placement name="fabric[0][5].12" x="0" y="5" z="12"/>
   </block>
   <block name="Dutymsb0~4" master="io" status="placed">
      <placement name="fabric[0][6].12" x="0" y="6" z="12"/>
   </block>
   <block name="count_val2~4" master="io" status="placed">
      <placement name="fabric[10][0].9" x="10" y="0" z="9"/>
   </block>
   <block name="count_val2~2" master="io" status="placed">
      <placement name="fabric[11][1].14" x="11" y="1" z="14"/>
   </block>
   <block name="count_val0~2" master="io" status="placed">
      <placement name="fabric[0][5].3" x="0" y="5" z="3"/>
   </block>
   <block name="Dutymsb2~4" master="io" status="placed">
      <placement name="fabric[11][1].10" x="11" y="1" z="10"/>
   </block>
   <block name="Dutymsb1~4" master="io" status="placed">
      <placement name="fabric[3][11].3" x="3" y="11" z="3"/>
   </block>
   <block name="Dutymsb3~13" master="io" status="placed">
      <placement name="fabric[11][8].6" x="11" y="8" z="6"/>
   </block>
   <block name="Dutymsb0~13" master="io" status="placed">
      <placement name="fabric[0][6].6" x="0" y="6" z="6"/>
   </block>
   <block name="count_val0~13" master="io" status="placed">
      <placement name="fabric[0][5].5" x="0" y="5" z="5"/>
   </block>
   <block name="count_val3~13" master="io" status="placed">
      <placement name="fabric[11][8].13" x="11" y="8" z="13"/>
   </block>
   <block name="Dutymsb3~4" master="io" status="placed">
      <placement name="fabric[11][8].10" x="11" y="8" z="10"/>
   </block>
   <block name="Dutymsb1~13" master="io" status="placed">
      <placement name="fabric[4][11].13" x="4" y="11" z="13"/>
   </block>
   <block name="count_val3~9" master="io" status="placed">
      <placement name="fabric[11][8].9" x="11" y="8" z="9"/>
   </block>
   <block name="count_val1~4" master="io" status="placed">
      <placement name="fabric[3][11].5" x="3" y="11" z="5"/>
   </block>
   <block name="count_val1~2" master="io" status="placed">
      <placement name="fabric[3][11].8" x="3" y="11" z="8"/>
   </block>
   <block name="count_val2~9" master="io" status="placed">
      <placement name="fabric[10][0].2" x="10" y="0" z="2"/>
   </block>
   <block name="count_val2~13" master="io" status="placed">
      <placement name="fabric[11][1].8" x="11" y="1" z="8"/>
   </block>
   <block name="count_val3~2" master="io" status="placed">
      <placement name="fabric[9][11].15" x="9" y="11" z="15"/>
   </block>
   <block name="count_val0~4" master="io" status="placed">
      <placement name="fabric[0][5].15" x="0" y="5" z="15"/>
   </block>
   <block name="count_val3~4" master="io" status="placed">
      <placement name="fabric[11][8].15" x="11" y="8" z="15"/>
   </block>
   <block name="feDlyCnt2~6" master="io" status="placed">
      <placement name="fabric[8][0].9" x="8" y="0" z="9"/>
   </block>
   <block name="count_val3~24" master="io" status="placed">
      <placement name="fabric[11][6].11" x="11" y="6" z="11"/>
   </block>
   <block name="count_val3~22" master="io" status="placed">
      <placement name="fabric[11][5].2" x="11" y="5" z="2"/>
   </block>
   <block name="feDlyCnt2~1" master="io" status="placed">
      <placement name="fabric[8][0].5" x="8" y="0" z="5"/>
   </block>
   <block name="count_val1~22" master="io" status="placed">
      <placement name="fabric[1][11].4" x="1" y="11" z="4"/>
   </block>
   <block name="count_val0~17" master="io" status="placed">
      <placement name="fabric[0][3].12" x="0" y="3" z="12"/>
   </block>
   <block name="count_val0~24" master="io" status="placed">
      <placement name="fabric[0][4].8" x="0" y="4" z="8"/>
   </block>
   <block name="count_val1~18" master="io" status="placed">
      <placement name="fabric[1][11].9" x="1" y="11" z="9"/>
   </block>
   <block name="count_val2~18" master="io" status="placed">
      <placement name="fabric[8][0].6" x="8" y="0" z="6"/>
   </block>
   <block name="count_val1~24" master="io" status="placed">
      <placement name="fabric[2][11].8" x="2" y="11" z="8"/>
   </block>
   <block name="count_val1~25" master="io" status="placed">
      <placement name="fabric[1][11].11" x="1" y="11" z="11"/>
   </block>
   <block name="count_val0~18" master="io" status="placed">
      <placement name="fabric[0][3].8" x="0" y="3" z="8"/>
   </block>
   <block name="feDlyCnt3~6" master="io" status="placed">
      <placement name="fabric[11][5].6" x="11" y="5" z="6"/>
   </block>
   <block name="count_val0~20" master="io" status="placed">
      <placement name="fabric[0][4].0" x="0" y="4" z="0"/>
   </block>
   <block name="count_val2~17" master="io" status="placed">
      <placement name="fabric[8][0].3" x="8" y="0" z="3"/>
   </block>
   <block name="count_val3~25" master="io" status="placed">
      <placement name="fabric[11][6].13" x="11" y="6" z="13"/>
   </block>
   <block name="count_val2~20" master="io" status="placed">
      <placement name="fabric[9][0].11" x="9" y="0" z="11"/>
   </block>
   <block name="count_val2~24" master="io" status="placed">
      <placement name="fabric[9][0].6" x="9" y="0" z="6"/>
   </block>
   <block name="count_val2~25" master="io" status="placed">
      <placement name="fabric[9][0].3" x="9" y="0" z="3"/>
   </block>
   <block name="count_val3~17" master="io" status="placed">
      <placement name="fabric[11][5].15" x="11" y="5" z="15"/>
   </block>
   <block name="feDlyCnt3~1" master="io" status="placed">
      <placement name="fabric[11][5].4" x="11" y="5" z="4"/>
   </block>
   <block name="feDlyCnt1~1" master="io" status="placed">
      <placement name="fabric[1][11].12" x="1" y="11" z="12"/>
   </block>
   <block name="feDlyCnt0~1" master="io" status="placed">
      <placement name="fabric[0][3].13" x="0" y="3" z="13"/>
   </block>
   <block name="feDlyCnt1~6" master="io" status="placed">
      <placement name="fabric[0][10].2" x="0" y="10" z="2"/>
   </block>
   <block name="count_val2~22" master="io" status="placed">
      <placement name="fabric[8][0].0" x="8" y="0" z="0"/>
   </block>
   <block name="count_val0~25" master="io" status="placed">
      <placement name="fabric[0][4].13" x="0" y="4" z="13"/>
   </block>
   <block name="count_val3~18" master="io" status="placed">
      <placement name="fabric[11][5].7" x="11" y="5" z="7"/>
   </block>
   <block name="count_val3~20" master="io" status="placed">
      <placement name="fabric[11][6].5" x="11" y="6" z="5"/>
   </block>
   <block name="count_val0~22" master="io" status="placed">
      <placement name="fabric[0][3].4" x="0" y="3" z="4"/>
   </block>
   <block name="count_val1~17" master="io" status="placed">
      <placement name="fabric[1][11].8" x="1" y="11" z="8"/>
   </block>
   <block name="feDlyCnt0~6" master="io" status="placed">
      <placement name="fabric[0][3].9" x="0" y="3" z="9"/>
   </block>
   <block name="count_val1~20" master="io" status="placed">
      <placement name="fabric[1][11].6" x="1" y="11" z="6"/>
   </block>
   <block name="out:DPWMOutB2" master="io" status="placed">
      <placement name="fabric[11][2].9" x="11" y="2" z="9"/>
   </block>
   <block name="out:DPWMOutA2" master="io" status="placed">
      <placement name="fabric[11][2].11" x="11" y="2" z="11"/>
   </block>
   <block name="out:DPWMOutA3" master="io" status="placed">
      <placement name="fabric[11][7].4" x="11" y="7" z="4"/>
   </block>
   <block name="out:DPWMOutA1" master="io" status="placed">
      <placement name="fabric[4][11].9" x="4" y="11" z="9"/>
   </block>
   <block name="out:DPWMOutB0" master="io" status="placed">
      <placement name="fabric[0][7].10" x="0" y="7" z="10"/>
   </block>
   <block name="out:DPWMOutA0" master="io" status="placed">
      <placement name="fabric[0][7].15" x="0" y="7" z="15"/>
   </block>
   <block name="out:DPWMOutB1" master="io" status="placed">
      <placement name="fabric[4][11].6" x="4" y="11" z="6"/>
   </block>
   <block name="out:DPWMOutB3" master="io" status="placed">
      <placement name="fabric[11][7].13" x="11" y="7" z="13"/>
   </block>
   <block name="Dutymsb2~7" master="io" status="placed">
      <placement name="fabric[11][2].14" x="11" y="2" z="14"/>
   </block>
   <block name="Dutymsb0~7" master="io" status="placed">
      <placement name="fabric[0][6].2" x="0" y="6" z="2"/>
   </block>
   <block name="Dutymsb1~7" master="io" status="placed">
      <placement name="fabric[4][11].4" x="4" y="11" z="4"/>
   </block>
   <block name="Dutymsb3~7" master="io" status="placed">
      <placement name="fabric[11][7].0" x="11" y="7" z="0"/>
   </block>
   <block name="count_val1~8" master="io" status="placed">
      <placement name="fabric[5][11].0" x="5" y="11" z="0"/>
   </block>
   <block name="count_val1~11" master="io" status="placed">
      <placement name="fabric[3][11].14" x="3" y="11" z="14"/>
   </block>
   <block name="Dutymsb0~2" master="io" status="placed">
      <placement name="fabric[0][5].0" x="0" y="5" z="0"/>
   </block>
   <block name="Dutymsb2~2" master="io" status="placed">
      <placement name="fabric[11][1].15" x="11" y="1" z="15"/>
   </block>
   <block name="Dutymsb2~9" master="io" status="placed">
      <placement name="fabric[11][1].13" x="11" y="1" z="13"/>
   </block>
   <block name="count_val2~0" master="io" status="placed">
      <placement name="fabric[10][0].8" x="10" y="0" z="8"/>
   </block>
   <block name="count_val2~1" master="io" status="placed">
      <placement name="fabric[11][4].13" x="11" y="4" z="13"/>
   </block>
   <block name="count_val1~1" master="io" status="placed">
      <placement name="fabric[5][11].14" x="5" y="11" z="14"/>
   </block>
   <block name="count_val2~8" master="io" status="placed">
      <placement name="fabric[11][4].8" x="11" y="4" z="8"/>
   </block>
   <block name="count_val2~11" master="io" status="placed">
      <placement name="fabric[10][0].4" x="10" y="0" z="4"/>
   </block>
   <block name="Dutymsb0~9" master="io" status="placed">
      <placement name="fabric[0][6].15" x="0" y="6" z="15"/>
   </block>
   <block name="Dutymsb3~2" master="io" status="placed">
      <placement name="fabric[11][8].1" x="11" y="8" z="1"/>
   </block>
   <block name="count_val3~8" master="io" status="placed">
      <placement name="fabric[11][4].9" x="11" y="4" z="9"/>
   </block>
   <block name="count_val3~0" master="io" status="placed">
      <placement name="fabric[11][8].4" x="11" y="8" z="4"/>
   </block>
   <block name="count_val0~0" master="io" status="placed">
      <placement name="fabric[0][5].10" x="0" y="5" z="10"/>
   </block>
   <block name="count_val0~1" master="io" status="placed">
      <placement name="fabric[11][4].7" x="11" y="4" z="7"/>
   </block>
   <block name="Dutymsb3~9" master="io" status="placed">
      <placement name="fabric[11][8].0" x="11" y="8" z="0"/>
   </block>
   <block name="count_val3~1" master="io" status="placed">
      <placement name="fabric[11][4].5" x="11" y="4" z="5"/>
   </block>
   <block name="count_val3~11" master="io" status="placed">
      <placement name="fabric[11][8].2" x="11" y="8" z="2"/>
   </block>
   <block name="Dutymsb1~2" master="io" status="placed">
      <placement name="fabric[3][11].12" x="3" y="11" z="12"/>
   </block>
   <block name="count_val0~8" master="io" status="placed">
      <placement name="fabric[11][4].14" x="11" y="4" z="14"/>
   </block>
   <block name="Dutymsb1~9" master="io" status="placed">
      <placement name="fabric[3][11].9" x="3" y="11" z="9"/>
   </block>
   <block name="count_val1~0" master="io" status="placed">
      <placement name="fabric[3][11].11" x="3" y="11" z="11"/>
   </block>
   <block name="count_val0~11" master="io" status="placed">
      <placement name="fabric[0][5].6" x="0" y="5" z="6"/>
   </block>
   <block name="reDlyCnt2~2" master="io" status="placed">
      <placement name="fabric[9][0].10" x="9" y="0" z="10"/>
   </block>
   <block name="reDlyCnt2~4" master="io" status="placed">
      <placement name="fabric[9][0].2" x="9" y="0" z="2"/>
   </block>
   <block name="reDlyCnt2~9" master="io" status="placed">
      <placement name="fabric[9][0].12" x="9" y="0" z="12"/>
   </block>
   <block name="reDlyCnt2~8" master="io" status="placed">
      <placement name="fabric[9][0].9" x="9" y="0" z="9"/>
   </block>
   <block name="reDlyCnt0~8" master="io" status="placed">
      <placement name="fabric[0][4].14" x="0" y="4" z="14"/>
   </block>
   <block name="reDlyCnt0~4" master="io" status="placed">
      <placement name="fabric[0][4].12" x="0" y="4" z="12"/>
   </block>
   <block name="feDlyCnt3~2" master="io" status="placed">
      <placement name="fabric[11][5].5" x="11" y="5" z="5"/>
   </block>
   <block name="feDlyCnt1~2" master="io" status="placed">
      <placement name="fabric[1][11].1" x="1" y="11" z="1"/>
   </block>
   <block name="reDlyCnt3~2" master="io" status="placed">
      <placement name="fabric[11][6].14" x="11" y="6" z="14"/>
   </block>
   <block name="reDlyCnt3~4" master="io" status="placed">
      <placement name="fabric[11][6].7" x="11" y="6" z="7"/>
   </block>
   <block name="reDlyCnt3~8" master="io" status="placed">
      <placement name="fabric[11][6].4" x="11" y="6" z="4"/>
   </block>
   <block name="reDlyCnt3~9" master="io" status="placed">
      <placement name="fabric[11][6].0" x="11" y="6" z="0"/>
   </block>
   <block name="reDlyCnt1~4" master="io" status="placed">
      <placement name="fabric[2][11].14" x="2" y="11" z="14"/>
   </block>
   <block name="reDlyCnt1~8" master="io" status="placed">
      <placement name="fabric[2][11].0" x="2" y="11" z="0"/>
   </block>
   <block name="reDlyCnt1~9" master="io" status="placed">
      <placement name="fabric[2][11].7" x="2" y="11" z="7"/>
   </block>
   <block name="reDlyCnt0~2" master="io" status="placed">
      <placement name="fabric[0][4].1" x="0" y="4" z="1"/>
   </block>
   <block name="reDlyCnt1~2" master="io" status="placed">
      <placement name="fabric[2][11].12" x="2" y="11" z="12"/>
   </block>
   <block name="reDlyCnt0~9" master="io" status="placed">
      <placement name="fabric[0][4].11" x="0" y="4" z="11"/>
   </block>
   <block name="feDlyCnt0~2" master="io" status="placed">
      <placement name="fabric[0][3].3" x="0" y="3" z="3"/>
   </block>
   <block name="feDlyCnt2~2" master="io" status="placed">
      <placement name="fabric[8][0].8" x="8" y="0" z="8"/>
   </block>
   <block name="Dutymsb0~1" master="io" status="placed">
      <placement name="fabric[11][4].0" x="11" y="4" z="0"/>
   </block>
   <block name="Dutymsb2~1" master="io" status="placed">
      <placement name="fabric[11][2].10" x="11" y="2" z="10"/>
   </block>
   <block name="Dutymsb0~5" master="io" status="placed">
      <placement name="fabric[0][6].1" x="0" y="6" z="1"/>
   </block>
   <block name="Dutymsb2~5" master="io" status="placed">
      <placement name="fabric[11][2].2" x="11" y="2" z="2"/>
   </block>
   <block name="Dutymsb3~1" master="io" status="placed">
      <placement name="fabric[11][4].11" x="11" y="4" z="11"/>
   </block>
   <block name="Dutymsb3~5" master="io" status="placed">
      <placement name="fabric[11][4].3" x="11" y="4" z="3"/>
   </block>
   <block name="Dutymsb1~1" master="io" status="placed">
      <placement name="fabric[5][11].12" x="5" y="11" z="12"/>
   </block>
   <block name="Dutymsb1~5" master="io" status="placed">
      <placement name="fabric[5][11].7" x="5" y="11" z="7"/>
   </block>
   <block name="Dutymsb0~0" master="io" status="placed">
      <placement name="fabric[0][5].11" x="0" y="5" z="11"/>
   </block>
   <block name="Dutymsb2~0" master="io" status="placed">
      <placement name="fabric[11][1].3" x="11" y="1" z="3"/>
   </block>
   <block name="Dutymsb2~8" master="io" status="placed">
      <placement name="fabric[11][2].7" x="11" y="2" z="7"/>
   </block>
   <block name="Dutymsb2~11" master="io" status="placed">
      <placement name="fabric[11][1].2" x="11" y="1" z="2"/>
   </block>
   <block name="Dutymsb0~8" master="io" status="placed">
      <placement name="fabric[11][4].15" x="11" y="4" z="15"/>
   </block>
   <block name="Dutymsb0~11" master="io" status="placed">
      <placement name="fabric[0][6].10" x="0" y="6" z="10"/>
   </block>
   <block name="Dutymsb3~11" master="io" status="placed">
      <placement name="fabric[11][7].10" x="11" y="7" z="10"/>
   </block>
   <block name="Dutymsb3~0" master="io" status="placed">
      <placement name="fabric[11][8].8" x="11" y="8" z="8"/>
   </block>
   <block name="Dutymsb3~8" master="io" status="placed">
      <placement name="fabric[11][4].12" x="11" y="4" z="12"/>
   </block>
   <block name="Dutymsb1~0" master="io" status="placed">
      <placement name="fabric[3][11].13" x="3" y="11" z="13"/>
   </block>
   <block name="Dutymsb1~8" master="io" status="placed">
      <placement name="fabric[5][11].1" x="5" y="11" z="1"/>
   </block>
   <block name="Dutymsb1~11" master="io" status="placed">
      <placement name="fabric[4][11].12" x="4" y="11" z="12"/>
   </block>
   <block name="feDlyCnt2~4" master="io" status="placed">
      <placement name="fabric[8][0].12" x="8" y="0" z="12"/>
   </block>
   <block name="count_val1~21" master="io" status="placed">
      <placement name="fabric[1][11].14" x="1" y="11" z="14"/>
   </block>
   <block name="count_val2~21" master="io" status="placed">
      <placement name="fabric[8][0].1" x="8" y="0" z="1"/>
   </block>
   <block name="count_val0~21" master="io" status="placed">
      <placement name="fabric[0][3].14" x="0" y="3" z="14"/>
   </block>
   <block name="feDlyCnt3~4" master="io" status="placed">
      <placement name="fabric[11][5].10" x="11" y="5" z="10"/>
   </block>
   <block name="feDlyCnt1~4" master="io" status="placed">
      <placement name="fabric[0][10].8" x="0" y="10" z="8"/>
   </block>
   <block name="feDlyCnt0~4" master="io" status="placed">
      <placement name="fabric[0][3].6" x="0" y="3" z="6"/>
   </block>
   <block name="count_val3~21" master="io" status="placed">
      <placement name="fabric[11][5].1" x="11" y="5" z="1"/>
   </block>
   <block name="feDlyCnt2~5" master="io" status="placed">
      <placement name="fabric[8][0].11" x="8" y="0" z="11"/>
   </block>
   <block name="feDlyCnt3~5" master="io" status="placed">
      <placement name="fabric[11][5].9" x="11" y="5" z="9"/>
   </block>
   <block name="feDlyCnt1~5" master="io" status="placed">
      <placement name="fabric[0][10].6" x="0" y="10" z="6"/>
   </block>
   <block name="feDlyCnt0~5" master="io" status="placed">
      <placement name="fabric[0][3].15" x="0" y="3" z="15"/>
   </block>
   <block name="count_val1~6" master="io" status="placed">
      <placement name="fabric[3][11].0" x="3" y="11" z="0"/>
   </block>
   <block name="count_val2~6" master="io" status="placed">
      <placement name="fabric[10][0].11" x="10" y="0" z="11"/>
   </block>
   <block name="count_val3~6" master="io" status="placed">
      <placement name="fabric[11][8].5" x="11" y="8" z="5"/>
   </block>
   <block name="count_val0~6" master="io" status="placed">
      <placement name="fabric[0][5].8" x="0" y="5" z="8"/>
   </block>
   <block name="count_val1~23" master="io" status="placed">
      <placement name="fabric[1][11].7" x="1" y="11" z="7"/>
   </block>
   <block name="count_val2~23" master="io" status="placed">
      <placement name="fabric[9][0].14" x="9" y="0" z="14"/>
   </block>
   <block name="count_val0~23" master="io" status="placed">
      <placement name="fabric[0][4].7" x="0" y="4" z="7"/>
   </block>
   <block name="count_val3~23" master="io" status="placed">
      <placement name="fabric[11][6].6" x="11" y="6" z="6"/>
   </block>
   <block name="out:DPWM3" master="io" status="placed">
      <placement name="fabric[11][7].15" x="11" y="7" z="15"/>
   </block>
   <block name="out:DPWM2" master="io" status="placed">
      <placement name="fabric[11][2].8" x="11" y="2" z="8"/>
   </block>
   <block name="out:DPWM1" master="io" status="placed">
      <placement name="fabric[4][11].10" x="4" y="11" z="10"/>
   </block>
   <block name="out:DPWM0" master="io" status="placed">
      <placement name="fabric[0][7].5" x="0" y="7" z="5"/>
   </block>
   <block name="Dutymsb2~10" master="io" status="placed">
      <placement name="fabric[11][1].6" x="11" y="1" z="6"/>
   </block>
   <block name="Dutymsb2~12" master="io" status="placed">
      <placement name="fabric[11][2].3" x="11" y="2" z="3"/>
   </block>
   <block name="Dutymsb2~14" master="io" status="placed">
      <placement name="fabric[11][1].4" x="11" y="1" z="4"/>
   </block>
   <block name="Dutymsb1~12" master="io" status="placed">
      <placement name="fabric[5][11].15" x="5" y="11" z="15"/>
   </block>
   <block name="Dutymsb0~10" master="io" status="placed">
      <placement name="fabric[0][6].4" x="0" y="6" z="4"/>
   </block>
   <block name="Dutymsb0~12" master="io" status="placed">
      <placement name="fabric[11][4].1" x="11" y="4" z="1"/>
   </block>
   <block name="Dutymsb3~10" master="io" status="placed">
      <placement name="fabric[11][9].4" x="11" y="9" z="4"/>
   </block>
   <block name="Dutymsb0~14" master="io" status="placed">
      <placement name="fabric[0][6].7" x="0" y="6" z="7"/>
   </block>
   <block name="Dutymsb3~12" master="io" status="placed">
      <placement name="fabric[11][7].14" x="11" y="7" z="14"/>
   </block>
   <block name="Dutymsb3~14" master="io" status="placed">
      <placement name="fabric[11][7].6" x="11" y="7" z="6"/>
   </block>
   <block name="Dutymsb1~10" master="io" status="placed">
      <placement name="fabric[4][11].11" x="4" y="11" z="11"/>
   </block>
   <block name="Dutymsb1~14" master="io" status="placed">
      <placement name="fabric[4][11].15" x="4" y="11" z="15"/>
   </block>
   <block name="count_val1~16" master="io" status="placed">
      <placement name="fabric[1][11].0" x="1" y="11" z="0"/>
   </block>
   <block name="count_val0~16" master="io" status="placed">
      <placement name="fabric[0][3].10" x="0" y="3" z="10"/>
   </block>
   <block name="count_val2~16" master="io" status="placed">
      <placement name="fabric[9][0].7" x="9" y="0" z="7"/>
   </block>
   <block name="count_val3~16" master="io" status="placed">
      <placement name="fabric[11][6].3" x="11" y="6" z="3"/>
   </block>
   <block name="count_val0~12" master="io" status="placed">
      <placement name="fabric[11][4].2" x="11" y="4" z="2"/>
   </block>
   <block name="count_val1~7" master="io" status="placed">
      <placement name="fabric[2][11].10" x="2" y="11" z="10"/>
   </block>
   <block name="count_val1~12" master="io" status="placed">
      <placement name="fabric[5][11].5" x="5" y="11" z="5"/>
   </block>
   <block name="count_val1~14" master="io" status="placed">
      <placement name="fabric[3][11].10" x="3" y="11" z="10"/>
   </block>
   <block name="count_val0~14" master="io" status="placed">
      <placement name="fabric[0][5].14" x="0" y="5" z="14"/>
   </block>
   <block name="Dutymsb2~6" master="io" status="placed">
      <placement name="fabric[11][1].9" x="11" y="1" z="9"/>
   </block>
   <block name="Dutymsb0~6" master="io" status="placed">
      <placement name="fabric[0][6].5" x="0" y="6" z="5"/>
   </block>
   <block name="count_val2~7" master="io" status="placed">
      <placement name="fabric[10][0].3" x="10" y="0" z="3"/>
   </block>
   <block name="count_val2~12" master="io" status="placed">
      <placement name="fabric[11][4].4" x="11" y="4" z="4"/>
   </block>
   <block name="count_val2~14" master="io" status="placed">
      <placement name="fabric[10][0].5" x="10" y="0" z="5"/>
   </block>
   <block name="Dutymsb3~6" master="io" status="placed">
      <placement name="fabric[11][7].3" x="11" y="7" z="3"/>
   </block>
   <block name="count_val3~7" master="io" status="placed">
      <placement name="fabric[11][9].6" x="11" y="9" z="6"/>
   </block>
   <block name="count_val3~12" master="io" status="placed">
      <placement name="fabric[11][4].10" x="11" y="4" z="10"/>
   </block>
   <block name="count_val3~14" master="io" status="placed">
      <placement name="fabric[11][8].12" x="11" y="8" z="12"/>
   </block>
   <block name="count_val0~7" master="io" status="placed">
      <placement name="fabric[0][5].2" x="0" y="5" z="2"/>
   </block>
   <block name="Dutymsb1~6" master="io" status="placed">
      <placement name="fabric[4][11].8" x="4" y="11" z="8"/>
   </block>
   <block name="feDlyCnt2~8" master="io" status="placed">
      <placement name="fabric[8][0].2" x="8" y="0" z="2"/>
   </block>
   <block name="feDlyCnt2~9" master="io" status="placed">
      <placement name="fabric[8][0].15" x="8" y="0" z="15"/>
   </block>
   <block name="reDlyCnt2~0" master="io" status="placed">
      <placement name="fabric[9][0].8" x="9" y="0" z="8"/>
   </block>
   <block name="reDlyCnt2~6" master="io" status="placed">
      <placement name="fabric[9][0].4" x="9" y="0" z="4"/>
   </block>
   <block name="reDlyCnt2~7" master="io" status="placed">
      <placement name="fabric[9][0].1" x="9" y="0" z="1"/>
   </block>
   <block name="count_val1~19" master="io" status="placed">
      <placement name="fabric[1][11].13" x="1" y="11" z="13"/>
   </block>
   <block name="count_val2~19" master="io" status="placed">
      <placement name="fabric[8][0].14" x="8" y="0" z="14"/>
   </block>
   <block name="count_val0~19" master="io" status="placed">
      <placement name="fabric[0][3].11" x="0" y="3" z="11"/>
   </block>
   <block name="feDlyCnt3~8" master="io" status="placed">
      <placement name="fabric[11][5].12" x="11" y="5" z="12"/>
   </block>
   <block name="reDlyCnt3~0" master="io" status="placed">
      <placement name="fabric[11][6].15" x="11" y="6" z="15"/>
   </block>
   <block name="feDlyCnt3~9" master="io" status="placed">
      <placement name="fabric[11][5].13" x="11" y="5" z="13"/>
   </block>
   <block name="feDlyCnt1~8" master="io" status="placed">
      <placement name="fabric[0][10].1" x="0" y="10" z="1"/>
   </block>
   <block name="reDlyCnt3~6" master="io" status="placed">
      <placement name="fabric[11][6].8" x="11" y="6" z="8"/>
   </block>
   <block name="reDlyCnt3~7" master="io" status="placed">
      <placement name="fabric[11][6].2" x="11" y="6" z="2"/>
   </block>
   <block name="feDlyCnt1~9" master="io" status="placed">
      <placement name="fabric[0][10].15" x="0" y="10" z="15"/>
   </block>
   <block name="reDlyCnt1~6" master="io" status="placed">
      <placement name="fabric[2][11].15" x="2" y="11" z="15"/>
   </block>
   <block name="reDlyCnt1~7" master="io" status="placed">
      <placement name="fabric[2][11].5" x="2" y="11" z="5"/>
   </block>
   <block name="feDlyCnt0~8" master="io" status="placed">
      <placement name="fabric[0][3].1" x="0" y="3" z="1"/>
   </block>
   <block name="feDlyCnt0~9" master="io" status="placed">
      <placement name="fabric[0][3].5" x="0" y="3" z="5"/>
   </block>
   <block name="reDlyCnt0~0" master="io" status="placed">
      <placement name="fabric[0][4].5" x="0" y="4" z="5"/>
   </block>
   <block name="count_val3~19" master="io" status="placed">
      <placement name="fabric[11][5].0" x="11" y="5" z="0"/>
   </block>
   <block name="reDlyCnt0~6" master="io" status="placed">
      <placement name="fabric[0][4].3" x="0" y="4" z="3"/>
   </block>
   <block name="reDlyCnt0~7" master="io" status="placed">
      <placement name="fabric[0][4].10" x="0" y="4" z="10"/>
   </block>
   <block name="reDlyCnt1~0" master="io" status="placed">
      <placement name="fabric[2][11].13" x="2" y="11" z="13"/>
   </block>
   <block name="count_val1~10" master="io" status="placed">
      <placement name="fabric[2][11].1" x="2" y="11" z="1"/>
   </block>
   <block name="count_val1~15" master="io" status="placed">
      <placement name="fabric[3][11].2" x="3" y="11" z="2"/>
   </block>
   <block name="count_val0~15" master="io" status="placed">
      <placement name="fabric[0][5].9" x="0" y="5" z="9"/>
   </block>
   <block name="count_val2~10" master="io" status="placed">
      <placement name="fabric[10][0].6" x="10" y="0" z="6"/>
   </block>
   <block name="count_val2~15" master="io" status="placed">
      <placement name="fabric[10][0].13" x="10" y="0" z="13"/>
   </block>
   <block name="count_val3~10" master="io" status="placed">
      <placement name="fabric[11][9].12" x="11" y="9" z="12"/>
   </block>
   <block name="count_val3~15" master="io" status="placed">
      <placement name="fabric[11][8].11" x="11" y="8" z="11"/>
   </block>
   <block name="count_val0~10" master="io" status="placed">
      <placement name="fabric[0][5].7" x="0" y="5" z="7"/>
   </block>
   <block name="Dutymsb2~3" master="io" status="placed">
      <placement name="fabric[11][1].7" x="11" y="1" z="7"/>
   </block>
   <block name="Dutymsb0~3" master="io" status="placed">
      <placement name="fabric[0][5].1" x="0" y="5" z="1"/>
   </block>
   <block name="Dutymsb2~15" master="io" status="placed">
      <placement name="fabric[10][0].10" x="10" y="0" z="10"/>
   </block>
   <block name="Dutymsb0~15" master="io" status="placed">
      <placement name="fabric[0][5].4" x="0" y="5" z="4"/>
   </block>
   <block name="Dutymsb3~3" master="io" status="placed">
      <placement name="fabric[11][8].7" x="11" y="8" z="7"/>
   </block>
   <block name="Dutymsb3~15" master="io" status="placed">
      <placement name="fabric[11][8].3" x="11" y="8" z="3"/>
   </block>
   <block name="Dutymsb1~3" master="io" status="placed">
      <placement name="fabric[3][11].15" x="3" y="11" z="15"/>
   </block>
   <block name="Dutymsb1~15" master="io" status="placed">
      <placement name="fabric[3][11].4" x="3" y="11" z="4"/>
   </block>
   <block name="reDlyCnt2~1" master="io" status="placed">
      <placement name="fabric[9][0].5" x="9" y="0" z="5"/>
   </block>
   <block name="reDlyCnt2~5" master="io" status="placed">
      <placement name="fabric[9][0].15" x="9" y="0" z="15"/>
   </block>
   <block name="feDlyCnt2~0" master="io" status="placed">
      <placement name="fabric[8][0].10" x="8" y="0" z="10"/>
   </block>
   <block name="feDlyCnt0~0" master="io" status="placed">
      <placement name="fabric[0][3].2" x="0" y="3" z="2"/>
   </block>
   <block name="feDlyCnt1~0" master="io" status="placed">
      <placement name="fabric[0][10].13" x="0" y="10" z="13"/>
   </block>
   <block name="feDlyCnt3~0" master="io" status="placed">
      <placement name="fabric[11][5].3" x="11" y="5" z="3"/>
   </block>
   <block name="feDlyCnt3~3" master="io" status="placed">
      <placement name="fabric[11][5].8" x="11" y="5" z="8"/>
   </block>
   <block name="feDlyCnt1~3" master="io" status="placed">
      <placement name="fabric[0][10].7" x="0" y="10" z="7"/>
   </block>
   <block name="reDlyCnt3~1" master="io" status="placed">
      <placement name="fabric[11][6].10" x="11" y="6" z="10"/>
   </block>
   <block name="reDlyCnt3~5" master="io" status="placed">
      <placement name="fabric[11][6].1" x="11" y="6" z="1"/>
   </block>
   <block name="feDlyCnt0~3" master="io" status="placed">
      <placement name="fabric[0][3].0" x="0" y="3" z="0"/>
   </block>
   <block name="reDlyCnt1~1" master="io" status="placed">
      <placement name="fabric[2][11].11" x="2" y="11" z="11"/>
   </block>
   <block name="reDlyCnt1~5" master="io" status="placed">
      <placement name="fabric[2][11].4" x="2" y="11" z="4"/>
   </block>
   <block name="reDlyCnt0~1" master="io" status="placed">
      <placement name="fabric[0][4].2" x="0" y="4" z="2"/>
   </block>
   <block name="reDlyCnt0~5" master="io" status="placed">
      <placement name="fabric[0][4].4" x="0" y="4" z="4"/>
   </block>
   <block name="feDlyCnt2~3" master="io" status="placed">
      <placement name="fabric[8][0].7" x="8" y="0" z="7"/>
   </block>
   <block name="count_val1~3" master="io" status="placed">
      <placement name="fabric[3][11].6" x="3" y="11" z="6"/>
   </block>
   <block name="count_val1~5" master="io" status="placed">
      <placement name="fabric[5][11].6" x="5" y="11" z="6"/>
   </block>
   <block name="count_val2~3" master="io" status="placed">
      <placement name="fabric[10][0].1" x="10" y="0" z="1"/>
   </block>
   <block name="count_val2~5" master="io" status="placed">
      <placement name="fabric[11][3].3" x="11" y="3" z="3"/>
   </block>
   <block name="count_val0~3" master="io" status="placed">
      <placement name="fabric[0][5].13" x="0" y="5" z="13"/>
   </block>
   <block name="count_val0~5" master="io" status="placed">
      <placement name="fabric[11][4].6" x="11" y="4" z="6"/>
   </block>
   <block name="count_val3~3" master="io" status="placed">
      <placement name="fabric[11][8].14" x="11" y="8" z="14"/>
   </block>
   <block name="count_val3~5" master="io" status="placed">
      <placement name="fabric[11][3].10" x="11" y="3" z="10"/>
   </block>
   <block name="feDlyCnt2~7" master="io" status="placed">
      <placement name="fabric[8][0].4" x="8" y="0" z="4"/>
   </block>
   <block name="feDlyCnt3~7" master="io" status="placed">
      <placement name="fabric[11][5].11" x="11" y="5" z="11"/>
   </block>
   <block name="feDlyCnt1~7" master="io" status="placed">
      <placement name="fabric[0][10].5" x="0" y="10" z="5"/>
   </block>
   <block name="feDlyCnt0~7" master="io" status="placed">
      <placement name="fabric[0][3].7" x="0" y="3" z="7"/>
   </block>
   <block name="tripCfg1~0" master="io" status="placed">
      <placement name="fabric[4][11].5" x="4" y="11" z="5"/>
   </block>
   <block name="tripCfg3~0" master="io" status="placed">
      <placement name="fabric[11][7].7" x="11" y="7" z="7"/>
   </block>
   <block name="tripCfg0~0" master="io" status="placed">
      <placement name="fabric[0][6].8" x="0" y="6" z="8"/>
   </block>
   <block name="tripCfg2~0" master="io" status="placed">
      <placement name="fabric[11][2].4" x="11" y="2" z="4"/>
   </block>
   <block name="useDb0" master="io" status="placed">
      <placement name="fabric[0][4].6" x="0" y="4" z="6"/>
   </block>
   <block name="useDb2" master="io" status="placed">
      <placement name="fabric[9][0].0" x="9" y="0" z="0"/>
   </block>
   <block name="count_pulse2~0" master="io" status="placed">
      <placement name="fabric[6][11].4" x="6" y="11" z="4"/>
   </block>
   <block name="count_pulse0~0" master="io" status="placed">
      <placement name="fabric[0][7].14" x="0" y="7" z="14"/>
   </block>
   <block name="useDb3" master="io" status="placed">
      <placement name="fabric[11][6].12" x="11" y="6" z="12"/>
   </block>
   <block name="count_pulse3~0" master="io" status="placed">
      <placement name="fabric[9][11].2" x="9" y="11" z="2"/>
   </block>
   <block name="useDb1" master="io" status="placed">
      <placement name="fabric[2][11].6" x="2" y="11" z="6"/>
   </block>
   <block name="count_pulse1~0" master="io" status="placed">
      <placement name="fabric[2][11].9" x="2" y="11" z="9"/>
   </block>
   <block name="DbCfg0~2" master="io" status="placed">
      <placement name="fabric[0][6].3" x="0" y="6" z="3"/>
   </block>
   <block name="DbCfg0~3" master="io" status="placed">
      <placement name="fabric[0][6].0" x="0" y="6" z="0"/>
   </block>
   <block name="DbCfg2~0" master="io" status="placed">
      <placement name="fabric[11][2].6" x="11" y="2" z="6"/>
   </block>
   <block name="DbCfg2~1" master="io" status="placed">
      <placement name="fabric[11][2].0" x="11" y="2" z="0"/>
   </block>
   <block name="DbCfg2~2" master="io" status="placed">
      <placement name="fabric[11][2].1" x="11" y="2" z="1"/>
   </block>
   <block name="DbCfg2~3" master="io" status="placed">
      <placement name="fabric[11][2].12" x="11" y="2" z="12"/>
   </block>
   <block name="DbCfg3~3" master="io" status="placed">
      <placement name="fabric[11][7].9" x="11" y="7" z="9"/>
   </block>
   <block name="DbCfg3~0" master="io" status="placed">
      <placement name="fabric[11][7].12" x="11" y="7" z="12"/>
   </block>
   <block name="DbCfg3~1" master="io" status="placed">
      <placement name="fabric[11][7].11" x="11" y="7" z="11"/>
   </block>
   <block name="DbCfg3~2" master="io" status="placed">
      <placement name="fabric[11][7].2" x="11" y="7" z="2"/>
   </block>
   <block name="DbCfg1~0" master="io" status="placed">
      <placement name="fabric[4][11].7" x="4" y="11" z="7"/>
   </block>
   <block name="DbCfg1~1" master="io" status="placed">
      <placement name="fabric[4][11].1" x="4" y="11" z="1"/>
   </block>
   <block name="DbCfg1~2" master="io" status="placed">
      <placement name="fabric[4][11].0" x="4" y="11" z="0"/>
   </block>
   <block name="DbCfg1~3" master="io" status="placed">
      <placement name="fabric[4][11].14" x="4" y="11" z="14"/>
   </block>
   <block name="DbCfg0~1" master="io" status="placed">
      <placement name="fabric[0][6].9" x="0" y="6" z="9"/>
   </block>
   <block name="DbCfg0~0" master="io" status="placed">
      <placement name="fabric[0][6].11" x="0" y="6" z="11"/>
   </block>
   <block name="reDlyCnt2~3" master="io" status="placed">
      <placement name="fabric[9][0].13" x="9" y="0" z="13"/>
   </block>
   <block name="reDlyCnt3~3" master="io" status="placed">
      <placement name="fabric[11][6].9" x="11" y="6" z="9"/>
   </block>
   <block name="reDlyCnt1~3" master="io" status="placed">
      <placement name="fabric[2][11].3" x="2" y="11" z="3"/>
   </block>
   <block name="reDlyCnt0~3" master="io" status="placed">
      <placement name="fabric[0][4].15" x="0" y="4" z="15"/>
   </block>
   <block name="out:count_clr3~1" master="io" status="placed">
      <placement name="fabric[11][5].14" x="11" y="5" z="14"/>
   </block>
   <block name="out:count_en3~1" master="io" status="placed">
      <placement name="fabric[11][7].8" x="11" y="7" z="8"/>
   </block>
   <block name="out:count_en2~1" master="io" status="placed">
      <placement name="fabric[10][0].0" x="10" y="0" z="0"/>
   </block>
   <block name="out:count_clr2~1" master="io" status="placed">
      <placement name="fabric[8][0].13" x="8" y="0" z="13"/>
   </block>
   <block name="out:count_clr1~1" master="io" status="placed">
      <placement name="fabric[1][11].5" x="1" y="11" z="5"/>
   </block>
   <block name="out:count_en1~1" master="io" status="placed">
      <placement name="fabric[2][11].2" x="2" y="11" z="2"/>
   </block>
   <block name="out:count_clr0~1" master="io" status="placed">
      <placement name="fabric[0][2].15" x="0" y="2" z="15"/>
   </block>
   <block name="out:count_en0~1" master="io" status="placed">
      <placement name="fabric[0][4].9" x="0" y="4" z="9"/>
   </block>
   <block name="tripIn0" master="io" status="placed">
      <placement name="fabric[0][6].13" x="0" y="6" z="13"/>
   </block>
   <block name="tripIn3" master="io" status="placed">
      <placement name="fabric[11][7].5" x="11" y="7" z="5"/>
   </block>
   <block name="tripIn1" master="io" status="placed">
      <placement name="fabric[4][11].2" x="4" y="11" z="2"/>
   </block>
   <block name="tripIn2" master="io" status="placed">
      <placement name="fabric[11][2].15" x="11" y="2" z="15"/>
   </block>
   <block name="tripCfg3~1" master="io" status="placed">
      <placement name="fabric[11][7].1" x="11" y="7" z="1"/>
   </block>
   <block name="tripCfg1~1" master="io" status="placed">
      <placement name="fabric[4][11].3" x="4" y="11" z="3"/>
   </block>
   <block name="tripCfg0~1" master="io" status="placed">
      <placement name="fabric[0][6].14" x="0" y="6" z="14"/>
   </block>
   <block name="tripCfg2~1" master="io" status="placed">
      <placement name="fabric[11][2].5" x="11" y="2" z="5"/>
   </block>
   <block name="out:count_cmp3~0" master="io" status="placed">
      <placement name="fabric[5][0].3" x="5" y="0" z="3"/>
   </block>
   <block name="out:count_cmp3~1" master="io" status="placed">
      <placement name="fabric[7][11].10" x="7" y="11" z="10"/>
   </block>
   <block name="out:count_cmp3~2" master="io" status="placed">
      <placement name="fabric[5][0].11" x="5" y="0" z="11"/>
   </block>
   <block name="out:count_cmp3~3" master="io" status="placed">
      <placement name="fabric[2][0].13" x="2" y="0" z="13"/>
   </block>
   <block name="out:count_cmp3~4" master="io" status="placed">
      <placement name="fabric[5][0].9" x="5" y="0" z="9"/>
   </block>
   <block name="out:count_cmp3~5" master="io" status="placed">
      <placement name="fabric[1][0].2" x="1" y="0" z="2"/>
   </block>
   <block name="out:count_cmp3~6" master="io" status="placed">
      <placement name="fabric[8][11].15" x="8" y="11" z="15"/>
   </block>
   <block name="out:count_cmp3~7" master="io" status="placed">
      <placement name="fabric[11][3].8" x="11" y="3" z="8"/>
   </block>
   <block name="out:count_cmp3~8" master="io" status="placed">
      <placement name="fabric[11][9].5" x="11" y="9" z="5"/>
   </block>
   <block name="out:count_cmp3~9" master="io" status="placed">
      <placement name="fabric[0][7].0" x="0" y="7" z="0"/>
   </block>
   <block name="out:count_cmp3~10" master="io" status="placed">
      <placement name="fabric[9][11].12" x="9" y="11" z="12"/>
   </block>
   <block name="out:count_cmp3~11" master="io" status="placed">
      <placement name="fabric[8][11].7" x="8" y="11" z="7"/>
   </block>
   <block name="out:count_cmp3~12" master="io" status="placed">
      <placement name="fabric[6][0].3" x="6" y="0" z="3"/>
   </block>
   <block name="out:count_cmp3~13" master="io" status="placed">
      <placement name="fabric[8][11].14" x="8" y="11" z="14"/>
   </block>
   <block name="out:count_cmp3~14" master="io" status="placed">
      <placement name="fabric[0][8].6" x="0" y="8" z="6"/>
   </block>
   <block name="out:count_cmp3~15" master="io" status="placed">
      <placement name="fabric[11][10].0" x="11" y="10" z="0"/>
   </block>
   <block name="out:count_cmp2~0" master="io" status="placed">
      <placement name="fabric[0][9].0" x="0" y="9" z="0"/>
   </block>
   <block name="out:count_cmp2~1" master="io" status="placed">
      <placement name="fabric[0][1].0" x="0" y="1" z="0"/>
   </block>
   <block name="out:count_cmp2~2" master="io" status="placed">
      <placement name="fabric[11][10].10" x="11" y="10" z="10"/>
   </block>
   <block name="out:count_cmp2~3" master="io" status="placed">
      <placement name="fabric[6][0].12" x="6" y="0" z="12"/>
   </block>
   <block name="out:count_cmp2~4" master="io" status="placed">
      <placement name="fabric[0][8].15" x="0" y="8" z="15"/>
   </block>
   <block name="out:count_cmp2~5" master="io" status="placed">
      <placement name="fabric[11][9].8" x="11" y="9" z="8"/>
   </block>
   <block name="out:count_cmp2~6" master="io" status="placed">
      <placement name="fabric[3][0].6" x="3" y="0" z="6"/>
   </block>
   <block name="out:count_cmp2~7" master="io" status="placed">
      <placement name="fabric[1][0].0" x="1" y="0" z="0"/>
   </block>
   <block name="out:count_cmp2~8" master="io" status="placed">
      <placement name="fabric[0][9].14" x="0" y="9" z="14"/>
   </block>
   <block name="out:count_cmp2~9" master="io" status="placed">
      <placement name="fabric[0][2].4" x="0" y="2" z="4"/>
   </block>
   <block name="out:count_cmp2~10" master="io" status="placed">
      <placement name="fabric[10][11].12" x="10" y="11" z="12"/>
   </block>
   <block name="out:count_cmp2~11" master="io" status="placed">
      <placement name="fabric[0][7].4" x="0" y="7" z="4"/>
   </block>
   <block name="out:count_cmp2~12" master="io" status="placed">
      <placement name="fabric[10][0].15" x="10" y="0" z="15"/>
   </block>
   <block name="out:count_cmp2~13" master="io" status="placed">
      <placement name="fabric[9][11].0" x="9" y="11" z="0"/>
   </block>
   <block name="out:count_cmp2~14" master="io" status="placed">
      <placement name="fabric[5][0].6" x="5" y="0" z="6"/>
   </block>
   <block name="out:count_cmp2~15" master="io" status="placed">
      <placement name="fabric[7][11].1" x="7" y="11" z="1"/>
   </block>
   <block name="out:count_cmp1~0" master="io" status="placed">
      <placement name="fabric[11][10].3" x="11" y="10" z="3"/>
   </block>
   <block name="out:count_cmp1~1" master="io" status="placed">
      <placement name="fabric[2][0].8" x="2" y="0" z="8"/>
   </block>
   <block name="out:count_cmp1~2" master="io" status="placed">
      <placement name="fabric[7][0].10" x="7" y="0" z="10"/>
   </block>
   <block name="out:count_cmp1~3" master="io" status="placed">
      <placement name="fabric[4][0].1" x="4" y="0" z="1"/>
   </block>
   <block name="out:count_cmp1~4" master="io" status="placed">
      <placement name="fabric[0][8].5" x="0" y="8" z="5"/>
   </block>
   <block name="out:count_cmp1~5" master="io" status="placed">
      <placement name="fabric[3][0].12" x="3" y="0" z="12"/>
   </block>
   <block name="out:count_cmp1~6" master="io" status="placed">
      <placement name="fabric[6][0].13" x="6" y="0" z="13"/>
   </block>
   <block name="out:count_cmp1~7" master="io" status="placed">
      <placement name="fabric[7][0].5" x="7" y="0" z="5"/>
   </block>
   <block name="out:count_cmp1~8" master="io" status="placed">
      <placement name="fabric[3][0].10" x="3" y="0" z="10"/>
   </block>
   <block name="out:count_cmp1~9" master="io" status="placed">
      <placement name="fabric[10][11].10" x="10" y="11" z="10"/>
   </block>
   <block name="out:count_cmp1~10" master="io" status="placed">
      <placement name="fabric[0][9].12" x="0" y="9" z="12"/>
   </block>
   <block name="out:count_cmp1~11" master="io" status="placed">
      <placement name="fabric[0][9].15" x="0" y="9" z="15"/>
   </block>
   <block name="out:count_cmp1~12" master="io" status="placed">
      <placement name="fabric[4][0].13" x="4" y="0" z="13"/>
   </block>
   <block name="out:count_cmp1~13" master="io" status="placed">
      <placement name="fabric[10][11].6" x="10" y="11" z="6"/>
   </block>
   <block name="out:count_cmp1~14" master="io" status="placed">
      <placement name="fabric[4][0].14" x="4" y="0" z="14"/>
   </block>
   <block name="out:count_cmp1~15" master="io" status="placed">
      <placement name="fabric[6][11].10" x="6" y="11" z="10"/>
   </block>
   <block name="out:count_cmp0~0" master="io" status="placed">
      <placement name="fabric[7][0].7" x="7" y="0" z="7"/>
   </block>
   <block name="out:count_cmp0~1" master="io" status="placed">
      <placement name="fabric[10][11].4" x="10" y="11" z="4"/>
   </block>
   <block name="out:count_cmp0~2" master="io" status="placed">
      <placement name="fabric[6][11].1" x="6" y="11" z="1"/>
   </block>
   <block name="out:count_cmp0~3" master="io" status="placed">
      <placement name="fabric[10][11].14" x="10" y="11" z="14"/>
   </block>
   <block name="out:count_cmp0~4" master="io" status="placed">
      <placement name="fabric[0][1].9" x="0" y="1" z="9"/>
   </block>
   <block name="out:count_cmp0~5" master="io" status="placed">
      <placement name="fabric[11][9].3" x="11" y="9" z="3"/>
   </block>
   <block name="out:count_cmp0~6" master="io" status="placed">
      <placement name="fabric[1][0].8" x="1" y="0" z="8"/>
   </block>
   <block name="out:count_cmp0~7" master="io" status="placed">
      <placement name="fabric[11][3].7" x="11" y="3" z="7"/>
   </block>
   <block name="out:count_cmp0~8" master="io" status="placed">
      <placement name="fabric[4][0].12" x="4" y="0" z="12"/>
   </block>
   <block name="out:count_cmp0~9" master="io" status="placed">
      <placement name="fabric[2][0].5" x="2" y="0" z="5"/>
   </block>
   <block name="out:count_cmp0~10" master="io" status="placed">
      <placement name="fabric[0][1].14" x="0" y="1" z="14"/>
   </block>
   <block name="out:count_cmp0~11" master="io" status="placed">
      <placement name="fabric[2][0].14" x="2" y="0" z="14"/>
   </block>
   <block name="out:count_cmp0~12" master="io" status="placed">
      <placement name="fabric[8][11].3" x="8" y="11" z="3"/>
   </block>
   <block name="out:count_cmp0~13" master="io" status="placed">
      <placement name="fabric[5][11].9" x="5" y="11" z="9"/>
   </block>
   <block name="out:count_cmp0~14" master="io" status="placed">
      <placement name="fabric[11][3].13" x="11" y="3" z="13"/>
   </block>
   <block name="out:count_cmp0~15" master="io" status="placed">
      <placement name="fabric[2][0].3" x="2" y="0" z="3"/>
   </block>
   <block name="TermCnt0~2" master="io" status="placed">
      <placement name="fabric[6][11].8" x="6" y="11" z="8"/>
   </block>
   <block name="TermCnt0~3" master="io" status="placed">
      <placement name="fabric[11][10].14" x="11" y="10" z="14"/>
   </block>
   <block name="TermCnt0~10" master="io" status="placed">
      <placement name="fabric[1][0].7" x="1" y="0" z="7"/>
   </block>
   <block name="TermCnt1~0" master="io" status="placed">
      <placement name="fabric[11][10].6" x="11" y="10" z="6"/>
   </block>
   <block name="TermCnt0~4" master="io" status="placed">
      <placement name="fabric[0][1].11" x="0" y="1" z="11"/>
   </block>
   <block name="TermCnt1~1" master="io" status="placed">
      <placement name="fabric[2][0].2" x="2" y="0" z="2"/>
   </block>
   <block name="TermCnt1~2" master="io" status="placed">
      <placement name="fabric[7][0].2" x="7" y="0" z="2"/>
   </block>
   <block name="TermCnt1~3" master="io" status="placed">
      <placement name="fabric[4][0].11" x="4" y="0" z="11"/>
   </block>
   <block name="TermCnt1~4" master="io" status="placed">
      <placement name="fabric[0][8].14" x="0" y="8" z="14"/>
   </block>
   <block name="TermCnt1~5" master="io" status="placed">
      <placement name="fabric[3][0].15" x="3" y="0" z="15"/>
   </block>
   <block name="TermCnt1~6" master="io" status="placed">
      <placement name="fabric[6][0].0" x="6" y="0" z="0"/>
   </block>
   <block name="TermCnt1~7" master="io" status="placed">
      <placement name="fabric[7][0].8" x="7" y="0" z="8"/>
   </block>
   <block name="TermCnt1~8" master="io" status="placed">
      <placement name="fabric[3][0].5" x="3" y="0" z="5"/>
   </block>
   <block name="TermCnt0~5" master="io" status="placed">
      <placement name="fabric[11][9].7" x="11" y="9" z="7"/>
   </block>
   <block name="TermCnt0~11" master="io" status="placed">
      <placement name="fabric[2][0].9" x="2" y="0" z="9"/>
   </block>
   <block name="TermCnt0~14" master="io" status="placed">
      <placement name="fabric[11][3].1" x="11" y="3" z="1"/>
   </block>
   <block name="TermCnt2~0" master="io" status="placed">
      <placement name="fabric[0][9].13" x="0" y="9" z="13"/>
   </block>
   <block name="TermCnt2~1" master="io" status="placed">
      <placement name="fabric[0][1].15" x="0" y="1" z="15"/>
   </block>
   <block name="TermCnt1~9" master="io" status="placed">
      <placement name="fabric[10][11].13" x="10" y="11" z="13"/>
   </block>
   <block name="TermCnt2~2" master="io" status="placed">
      <placement name="fabric[10][11].0" x="10" y="11" z="0"/>
   </block>
   <block name="TermCnt2~3" master="io" status="placed">
      <placement name="fabric[6][0].8" x="6" y="0" z="8"/>
   </block>
   <block name="TermCnt1~10" master="io" status="placed">
      <placement name="fabric[0][9].7" x="0" y="9" z="7"/>
   </block>
   <block name="TermCnt2~4" master="io" status="placed">
      <placement name="fabric[0][8].2" x="0" y="8" z="2"/>
   </block>
   <block name="TermCnt2~5" master="io" status="placed">
      <placement name="fabric[11][9].10" x="11" y="9" z="10"/>
   </block>
   <block name="TermCnt2~6" master="io" status="placed">
      <placement name="fabric[3][0].1" x="3" y="0" z="1"/>
   </block>
   <block name="TermCnt2~7" master="io" status="placed">
      <placement name="fabric[1][0].12" x="1" y="0" z="12"/>
   </block>
   <block name="TermCnt1~11" master="io" status="placed">
      <placement name="fabric[0][9].4" x="0" y="9" z="4"/>
   </block>
   <block name="TermCnt1~12" master="io" status="placed">
      <placement name="fabric[4][0].7" x="4" y="0" z="7"/>
   </block>
   <block name="TermCnt2~8" master="io" status="placed">
      <placement name="fabric[0][9].1" x="0" y="9" z="1"/>
   </block>
   <block name="TermCnt2~9" master="io" status="placed">
      <placement name="fabric[0][2].1" x="0" y="2" z="1"/>
   </block>
   <block name="TermCnt1~13" master="io" status="placed">
      <placement name="fabric[10][11].1" x="10" y="11" z="1"/>
   </block>
   <block name="TermCnt2~10" master="io" status="placed">
      <placement name="fabric[10][11].15" x="10" y="11" z="15"/>
   </block>
   <block name="TermCnt2~11" master="io" status="placed">
      <placement name="fabric[0][7].9" x="0" y="7" z="9"/>
   </block>
   <block name="TermCnt1~14" master="io" status="placed">
      <placement name="fabric[4][0].6" x="4" y="0" z="6"/>
   </block>
   <block name="TermCnt2~12" master="io" status="placed">
      <placement name="fabric[11][1].5" x="11" y="1" z="5"/>
   </block>
   <block name="TermCnt2~13" master="io" status="placed">
      <placement name="fabric[9][11].5" x="9" y="11" z="5"/>
   </block>
   <block name="TermCnt2~14" master="io" status="placed">
      <placement name="fabric[5][0].2" x="5" y="0" z="2"/>
   </block>
   <block name="TermCnt2~15" master="io" status="placed">
      <placement name="fabric[7][11].2" x="7" y="11" z="2"/>
   </block>
   <block name="TermCnt1~15" master="io" status="placed">
      <placement name="fabric[6][11].13" x="6" y="11" z="13"/>
   </block>
   <block name="TermCnt0~6" master="io" status="placed">
      <placement name="fabric[1][0].10" x="1" y="0" z="10"/>
   </block>
   <block name="TermCnt0~7" master="io" status="placed">
      <placement name="fabric[11][3].11" x="11" y="3" z="11"/>
   </block>
   <block name="TermCnt0~12" master="io" status="placed">
      <placement name="fabric[8][11].6" x="8" y="11" z="6"/>
   </block>
   <block name="TermCnt0~8" master="io" status="placed">
      <placement name="fabric[4][0].3" x="4" y="0" z="3"/>
   </block>
   <block name="TermCnt3~0" master="io" status="placed">
      <placement name="fabric[5][0].12" x="5" y="0" z="12"/>
   </block>
   <block name="TermCnt3~1" master="io" status="placed">
      <placement name="fabric[7][11].4" x="7" y="11" z="4"/>
   </block>
   <block name="TermCnt3~2" master="io" status="placed">
      <placement name="fabric[5][0].5" x="5" y="0" z="5"/>
   </block>
   <block name="TermCnt3~3" master="io" status="placed">
      <placement name="fabric[2][0].0" x="2" y="0" z="0"/>
   </block>
   <block name="TermCnt3~4" master="io" status="placed">
      <placement name="fabric[5][0].13" x="5" y="0" z="13"/>
   </block>
   <block name="TermCnt3~5" master="io" status="placed">
      <placement name="fabric[0][1].3" x="0" y="1" z="3"/>
   </block>
   <block name="TermCnt3~6" master="io" status="placed">
      <placement name="fabric[8][11].0" x="8" y="11" z="0"/>
   </block>
   <block name="TermCnt0~0" master="io" status="placed">
      <placement name="fabric[7][0].11" x="7" y="0" z="11"/>
   </block>
   <block name="TermCnt3~7" master="io" status="placed">
      <placement name="fabric[11][3].9" x="11" y="3" z="9"/>
   </block>
   <block name="TermCnt3~8" master="io" status="placed">
      <placement name="fabric[11][9].0" x="11" y="9" z="0"/>
   </block>
   <block name="TermCnt3~9" master="io" status="placed">
      <placement name="fabric[0][7].2" x="0" y="7" z="2"/>
   </block>
   <block name="TermCnt3~10" master="io" status="placed">
      <placement name="fabric[9][11].11" x="9" y="11" z="11"/>
   </block>
   <block name="TermCnt3~11" master="io" status="placed">
      <placement name="fabric[8][11].5" x="8" y="11" z="5"/>
   </block>
   <block name="TermCnt3~12" master="io" status="placed">
      <placement name="fabric[6][0].7" x="6" y="0" z="7"/>
   </block>
   <block name="TermCnt3~13" master="io" status="placed">
      <placement name="fabric[8][11].8" x="8" y="11" z="8"/>
   </block>
   <block name="TermCnt3~14" master="io" status="placed">
      <placement name="fabric[0][8].1" x="0" y="8" z="1"/>
   </block>
   <block name="TermCnt3~15" master="io" status="placed">
      <placement name="fabric[11][10].1" x="11" y="10" z="1"/>
   </block>
   <block name="TermCnt0~1" master="io" status="placed">
      <placement name="fabric[10][11].8" x="10" y="11" z="8"/>
   </block>
   <block name="TermCnt0~9" master="io" status="placed">
      <placement name="fabric[2][0].4" x="2" y="0" z="4"/>
   </block>
   <block name="TermCnt0~13" master="io" status="placed">
      <placement name="fabric[5][11].10" x="5" y="11" z="10"/>
   </block>
   <block name="TermCnt0~15" master="io" status="placed">
      <placement name="fabric[2][0].7" x="2" y="0" z="7"/>
   </block>
   <block name="CLK62_5" master="io" status="placed">
      <placement name="fabric[0][10].14" x="0" y="10" z="14"/>
   </block>
   <block name="U_PWM0_REDly" master="clb" status="placed">
      <pack name="n747">
         <hier> "clb[0]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n725">
         <hier> "clb[0]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1143">
         <hier> "clb[0]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_DbcFSM~0">
         <hier> "clb[0]" "ble[2]" "ff[0]" </hier>
      </pack>
      <pack name="n754">
         <hier> "clb[0]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n751">
         <hier> "clb[0]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n750">
         <hier> "clb[0]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1138">
         <hier> "clb[0]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_DbcFSM~1">
         <hier> "clb[0]" "ble[6]" "ff[0]" </hier>
      </pack>
      <pack name="n753">
         <hier> "clb[0]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n752">
         <hier> "clb[0]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1148">
         <hier> "clb[0]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_REDly">
         <hier> "clb[0]" "ble[9]" "ff[0]" </hier>
      </pack>
      <pack name="count_en0~1">
         <hier> "clb[0]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n749">
         <hier> "clb[0]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[1][4]" x="1" y="4" z="0"/>
   </block>
   <block name="U_PWM1_REDly" master="clb" status="placed">
      <pack name="n852">
         <hier> "clb[1]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n859">
         <hier> "clb[1]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1264">
         <hier> "clb[1]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_DbcFSM~1">
         <hier> "clb[1]" "ble[2]" "ff[0]" </hier>
      </pack>
      <pack name="n1269">
         <hier> "clb[1]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_DbcFSM~0">
         <hier> "clb[1]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="count_en1~1">
         <hier> "clb[1]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n856">
         <hier> "clb[1]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n830">
         <hier> "clb[1]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n855">
         <hier> "clb[1]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n858">
         <hier> "clb[1]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n857">
         <hier> "clb[1]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1274">
         <hier> "clb[1]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_REDly">
         <hier> "clb[1]" "ble[10]" "ff[0]" </hier>
      </pack>
      <pack name="n854">
         <hier> "clb[1]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[2][10]" x="2" y="10" z="0"/>
   </block>
   <block name="U_PWM2_REDly" master="clb" status="placed">
      <pack name="n817">
         <hier> "clb[2]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1232">
         <hier> "clb[2]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_REDly">
         <hier> "clb[2]" "ble[1]" "ff[0]" </hier>
      </pack>
      <pack name="n824">
         <hier> "clb[2]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1222">
         <hier> "clb[2]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_DbcFSM~1">
         <hier> "clb[2]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="n821">
         <hier> "clb[2]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="count_en2~1">
         <hier> "clb[2]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n820">
         <hier> "clb[2]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1227">
         <hier> "clb[2]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_DbcFSM~0">
         <hier> "clb[2]" "ble[7]" "ff[0]" </hier>
      </pack>
      <pack name="n795">
         <hier> "clb[2]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n823">
         <hier> "clb[2]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n822">
         <hier> "clb[2]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n819">
         <hier> "clb[2]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[9][1]" x="9" y="1" z="0"/>
   </block>
   <block name="U_PWM3_REDly" master="clb" status="placed">
      <pack name="n760">
         <hier> "clb[3]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n782">
         <hier> "clb[3]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n789">
         <hier> "clb[3]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n786">
         <hier> "clb[3]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1190">
         <hier> "clb[3]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_REDly">
         <hier> "clb[3]" "ble[4]" "ff[0]" </hier>
      </pack>
      <pack name="n785">
         <hier> "clb[3]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="count_en3~1">
         <hier> "clb[3]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1180">
         <hier> "clb[3]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_DbcFSM~1">
         <hier> "clb[3]" "ble[7]" "ff[0]" </hier>
      </pack>
      <pack name="n788">
         <hier> "clb[3]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n787">
         <hier> "clb[3]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1185">
         <hier> "clb[3]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_DbcFSM~0">
         <hier> "clb[3]" "ble[10]" "ff[0]" </hier>
      </pack>
      <pack name="n784">
         <hier> "clb[3]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[10][6]" x="10" y="6" z="0"/>
   </block>
   <block name="U_PWM3_DPWMOutLatch" master="clb" status="placed">
      <pack name="n1212">
         <hier> "clb[4]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_FEDly">
         <hier> "clb[4]" "ble[0]" "ff[0]" </hier>
      </pack>
      <pack name="DPWMOutB3">
         <hier> "clb[4]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n722">
         <hier> "clb[4]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1175">
         <hier> "clb[4]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_tripActive">
         <hier> "clb[4]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="n720">
         <hier> "clb[4]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWM3">
         <hier> "clb[4]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n716">
         <hier> "clb[4]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n719">
         <hier> "clb[4]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n715">
         <hier> "clb[4]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWMOutA3">
         <hier> "clb[4]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n714">
         <hier> "clb[4]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1207">
         <hier> "clb[4]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_DPWMOutLatch">
         <hier> "clb[4]" "ble[11]" "ff[0]" </hier>
      </pack>
      <placement name="fabric[10][7]" x="10" y="7" z="0"/>
   </block>
   <block name="U_PWM2_DPWMOutLatch" master="clb" status="placed">
      <pack name="n1254">
         <hier> "clb[5]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_FEDly">
         <hier> "clb[5]" "ble[0]" "ff[0]" </hier>
      </pack>
      <pack name="DPWM2">
         <hier> "clb[5]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n710">
         <hier> "clb[5]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1217">
         <hier> "clb[5]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_tripActive">
         <hier> "clb[5]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="n708">
         <hier> "clb[5]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWMOutA2">
         <hier> "clb[5]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n704">
         <hier> "clb[5]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n707">
         <hier> "clb[5]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n703">
         <hier> "clb[5]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWMOutB2">
         <hier> "clb[5]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n702">
         <hier> "clb[5]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1249">
         <hier> "clb[5]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_DPWMOutLatch">
         <hier> "clb[5]" "ble[11]" "ff[0]" </hier>
      </pack>
      <placement name="fabric[10][2]" x="10" y="2" z="0"/>
   </block>
   <block name="U_PWM1_DPWMOutLatch" master="clb" status="placed">
      <pack name="n1296">
         <hier> "clb[6]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_FEDly">
         <hier> "clb[6]" "ble[0]" "ff[0]" </hier>
      </pack>
      <pack name="n698">
         <hier> "clb[6]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWMOutA1">
         <hier> "clb[6]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1259">
         <hier> "clb[6]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_tripActive">
         <hier> "clb[6]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="DPWM1">
         <hier> "clb[6]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n696">
         <hier> "clb[6]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n692">
         <hier> "clb[6]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n695">
         <hier> "clb[6]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWMOutB1">
         <hier> "clb[6]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n691">
         <hier> "clb[6]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n690">
         <hier> "clb[6]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1291">
         <hier> "clb[6]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_DPWMOutLatch">
         <hier> "clb[6]" "ble[11]" "ff[0]" </hier>
      </pack>
      <placement name="fabric[4][10]" x="4" y="10" z="0"/>
   </block>
   <block name="U_PWM0_DPWMOutLatch" master="clb" status="placed">
      <pack name="DPWMOutA0">
         <hier> "clb[7]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1170">
         <hier> "clb[7]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_FEDly">
         <hier> "clb[7]" "ble[1]" "ff[0]" </hier>
      </pack>
      <pack name="n686">
         <hier> "clb[7]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1133">
         <hier> "clb[7]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_tripActive">
         <hier> "clb[7]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="n684">
         <hier> "clb[7]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWM0">
         <hier> "clb[7]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="DPWMOutB0">
         <hier> "clb[7]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n680">
         <hier> "clb[7]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n683">
         <hier> "clb[7]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n679">
         <hier> "clb[7]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n678">
         <hier> "clb[7]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n1165">
         <hier> "clb[7]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_DPWMOutLatch">
         <hier> "clb[7]" "ble[11]" "ff[0]" </hier>
      </pack>
      <placement name="fabric[1][6]" x="1" y="6" z="0"/>
   </block>
   <block name="n831" master="clb" status="placed">
      <pack name="n838">
         <hier> "clb[8]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n836">
         <hier> "clb[8]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n834">
         <hier> "clb[8]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n835">
         <hier> "clb[8]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n833">
         <hier> "clb[8]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n832">
         <hier> "clb[8]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n837">
         <hier> "clb[8]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n831">
         <hier> "clb[8]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n693">
         <hier> "clb[8]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n841">
         <hier> "clb[8]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[3][10]" x="3" y="10" z="0"/>
   </block>
   <block name="n726" master="clb" status="placed">
      <pack name="n681">
         <hier> "clb[9]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n736">
         <hier> "clb[9]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n730">
         <hier> "clb[9]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n733">
         <hier> "clb[9]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n731">
         <hier> "clb[9]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n729">
         <hier> "clb[9]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n726">
         <hier> "clb[9]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n728">
         <hier> "clb[9]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n727">
         <hier> "clb[9]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n732">
         <hier> "clb[9]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[1][5]" x="1" y="5" z="0"/>
   </block>
   <block name="n796" master="clb" status="placed">
      <pack name="n802">
         <hier> "clb[10]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n803">
         <hier> "clb[10]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n801">
         <hier> "clb[10]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n800">
         <hier> "clb[10]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n799">
         <hier> "clb[10]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n798">
         <hier> "clb[10]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n797">
         <hier> "clb[10]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n796">
         <hier> "clb[10]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n705">
         <hier> "clb[10]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n806">
         <hier> "clb[10]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[10][1]" x="10" y="1" z="0"/>
   </block>
   <block name="n761" master="clb" status="placed">
      <pack name="n768">
         <hier> "clb[11]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n766">
         <hier> "clb[11]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n764">
         <hier> "clb[11]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n765">
         <hier> "clb[11]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n771">
         <hier> "clb[11]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n763">
         <hier> "clb[11]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n762">
         <hier> "clb[11]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n767">
         <hier> "clb[11]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n717">
         <hier> "clb[11]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n761">
         <hier> "clb[11]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[10][8]" x="10" y="8" z="0"/>
   </block>
   <block name="n807" master="clb" status="placed">
      <pack name="n816">
         <hier> "clb[12]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM2_DbcFSM_last~0">
         <hier> "clb[12]" "ble[1]" "ff[0]" </hier>
      </pack>
      <pack name="n809">
         <hier> "clb[12]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n808">
         <hier> "clb[12]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n807">
         <hier> "clb[12]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n815">
         <hier> "clb[12]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="count_clr2~1">
         <hier> "clb[12]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n813">
         <hier> "clb[12]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n814">
         <hier> "clb[12]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n812">
         <hier> "clb[12]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n811">
         <hier> "clb[12]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n810">
         <hier> "clb[12]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[8][1]" x="8" y="1" z="0"/>
   </block>
   <block name="n842" master="clb" status="placed">
      <pack name="count_clr1~1">
         <hier> "clb[13]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n851">
         <hier> "clb[13]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_DbcFSM_last~0">
         <hier> "clb[13]" "ble[2]" "ff[0]" </hier>
      </pack>
      <pack name="n844">
         <hier> "clb[13]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n843">
         <hier> "clb[13]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n850">
         <hier> "clb[13]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n848">
         <hier> "clb[13]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n849">
         <hier> "clb[13]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n847">
         <hier> "clb[13]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n846">
         <hier> "clb[13]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n842">
         <hier> "clb[13]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n845">
         <hier> "clb[13]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[1][10]" x="1" y="10" z="0"/>
   </block>
   <block name="n737" master="clb" status="placed">
      <pack name="n746">
         <hier> "clb[14]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n737">
         <hier> "clb[14]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM0_DbcFSM_last~0">
         <hier> "clb[14]" "ble[2]" "ff[0]" </hier>
      </pack>
      <pack name="n739">
         <hier> "clb[14]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n738">
         <hier> "clb[14]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n745">
         <hier> "clb[14]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n743">
         <hier> "clb[14]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n744">
         <hier> "clb[14]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n742">
         <hier> "clb[14]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n741">
         <hier> "clb[14]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="count_clr0~1">
         <hier> "clb[14]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n740">
         <hier> "clb[14]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[1][3]" x="1" y="3" z="0"/>
   </block>
   <block name="n772" master="clb" status="placed">
      <pack name="n781">
         <hier> "clb[15]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_DbcFSM_last~0">
         <hier> "clb[15]" "ble[1]" "ff[0]" </hier>
      </pack>
      <pack name="n774">
         <hier> "clb[15]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n773">
         <hier> "clb[15]" "ble[3]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n780">
         <hier> "clb[15]" "ble[4]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="count_clr3~1">
         <hier> "clb[15]" "ble[5]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n778">
         <hier> "clb[15]" "ble[6]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n772">
         <hier> "clb[15]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n779">
         <hier> "clb[15]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n777">
         <hier> "clb[15]" "ble[9]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n776">
         <hier> "clb[15]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n775">
         <hier> "clb[15]" "ble[11]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[10][5]" x="10" y="5" z="0"/>
   </block>
   <block name="n734" master="clb" status="placed">
      <pack name="n805">
         <hier> "clb[84]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n770">
         <hier> "clb[84]" "ble[1]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n735">
         <hier> "clb[84]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n804">
         <hier> "clb[84]" "ble[7]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n734">
         <hier> "clb[84]" "ble[8]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="n769">
         <hier> "clb[84]" "ble[10]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <placement name="fabric[10][4]" x="10" y="4" z="0"/>
   </block>
   <block name="n839" master="clb" status="placed">
      <pack name="n840">
         <hier> "clb[85]" "ble[0]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM3_DbcFSM_last~1">
         <hier> "clb[85]" "ble[1]" "ff[0]" </hier>
      </pack>
      <pack name="n839">
         <hier> "clb[85]" "ble[2]" "lut5[0]" "lut[0]" </hier>
      </pack>
      <pack name="U_PWM1_S1">
         <hier> "clb[85]" "ble[3]" "ff[0]" </hier>
      </pack>
      <pack name="U_PWM2_S1">
         <hier> "clb[85]" "ble[5]" "ff[0]" </hier>
      </pack>
      <pack name="U_PWM0_S1">
         <hier> "clb[85]" "ble[6]" "ff[0]" </hier>
      </pack>
      <pack name="U_PWM1_DbcFSM_last~1">
         <hier> "clb[85]" "ble[7]" "ff[0]" </hier>
      </pack>
      <pack name="U_PWM3_S1">
         <hier> "clb[85]" "ble[9]" "ff[0]" </hier>
      </pack>
      <pack name="U_PWM0_DbcFSM_last~1">
         <hier> "clb[85]" "ble[10]" "ff[0]" </hier>
      </pack>
      <pack name="U_PWM2_DbcFSM_last~1">
         <hier> "clb[85]" "ble[11]" "ff[0]" </hier>
      </pack>
      <placement name="fabric[5][10]" x="5" y="10" z="0"/>
   </block>
   
   <port name="CLK62_5" source=".input">
      <pin name="CLK62_5" type="output"/>
   </port>
   <port name="reset_n" source=".input">
      <pin name="reset_n" type="output"/>
   </port>
   <port name="TermCnt0~15" source=".input">
      <pin name="TermCnt0~15" type="output"/>
   </port>
   <port name="TermCnt0~14" source=".input">
      <pin name="TermCnt0~14" type="output"/>
   </port>
   <port name="TermCnt0~13" source=".input">
      <pin name="TermCnt0~13" type="output"/>
   </port>
   <port name="TermCnt0~12" source=".input">
      <pin name="TermCnt0~12" type="output"/>
   </port>
   <port name="TermCnt0~11" source=".input">
      <pin name="TermCnt0~11" type="output"/>
   </port>
   <port name="TermCnt0~10" source=".input">
      <pin name="TermCnt0~10" type="output"/>
   </port>
   <port name="TermCnt0~9" source=".input">
      <pin name="TermCnt0~9" type="output"/>
   </port>
   <port name="TermCnt0~8" source=".input">
      <pin name="TermCnt0~8" type="output"/>
   </port>
   <port name="TermCnt0~7" source=".input">
      <pin name="TermCnt0~7" type="output"/>
   </port>
   <port name="TermCnt0~6" source=".input">
      <pin name="TermCnt0~6" type="output"/>
   </port>
   <port name="TermCnt0~5" source=".input">
      <pin name="TermCnt0~5" type="output"/>
   </port>
   <port name="TermCnt0~4" source=".input">
      <pin name="TermCnt0~4" type="output"/>
   </port>
   <port name="TermCnt0~3" source=".input">
      <pin name="TermCnt0~3" type="output"/>
   </port>
   <port name="TermCnt0~2" source=".input">
      <pin name="TermCnt0~2" type="output"/>
   </port>
   <port name="TermCnt0~1" source=".input">
      <pin name="TermCnt0~1" type="output"/>
   </port>
   <port name="TermCnt0~0" source=".input">
      <pin name="TermCnt0~0" type="output"/>
   </port>
   <port name="count_val0~31" source=".input">
      <pin name="count_val0~31" type="output"/>
   </port>
   <port name="count_val0~30" source=".input">
      <pin name="count_val0~30" type="output"/>
   </port>
   <port name="count_val0~29" source=".input">
      <pin name="count_val0~29" type="output"/>
   </port>
   <port name="count_val0~28" source=".input">
      <pin name="count_val0~28" type="output"/>
   </port>
   <port name="count_val0~27" source=".input">
      <pin name="count_val0~27" type="output"/>
   </port>
   <port name="count_val0~26" source=".input">
      <pin name="count_val0~26" type="output"/>
   </port>
   <port name="count_val0~25" source=".input">
      <pin name="count_val0~25" type="output"/>
   </port>
   <port name="count_val0~24" source=".input">
      <pin name="count_val0~24" type="output"/>
   </port>
   <port name="count_val0~23" source=".input">
      <pin name="count_val0~23" type="output"/>
   </port>
   <port name="count_val0~22" source=".input">
      <pin name="count_val0~22" type="output"/>
   </port>
   <port name="count_val0~21" source=".input">
      <pin name="count_val0~21" type="output"/>
   </port>
   <port name="count_val0~20" source=".input">
      <pin name="count_val0~20" type="output"/>
   </port>
   <port name="count_val0~19" source=".input">
      <pin name="count_val0~19" type="output"/>
   </port>
   <port name="count_val0~18" source=".input">
      <pin name="count_val0~18" type="output"/>
   </port>
   <port name="count_val0~17" source=".input">
      <pin name="count_val0~17" type="output"/>
   </port>
   <port name="count_val0~16" source=".input">
      <pin name="count_val0~16" type="output"/>
   </port>
   <port name="count_val0~15" source=".input">
      <pin name="count_val0~15" type="output"/>
   </port>
   <port name="count_val0~14" source=".input">
      <pin name="count_val0~14" type="output"/>
   </port>
   <port name="count_val0~13" source=".input">
      <pin name="count_val0~13" type="output"/>
   </port>
   <port name="count_val0~12" source=".input">
      <pin name="count_val0~12" type="output"/>
   </port>
   <port name="count_val0~11" source=".input">
      <pin name="count_val0~11" type="output"/>
   </port>
   <port name="count_val0~10" source=".input">
      <pin name="count_val0~10" type="output"/>
   </port>
   <port name="count_val0~9" source=".input">
      <pin name="count_val0~9" type="output"/>
   </port>
   <port name="count_val0~8" source=".input">
      <pin name="count_val0~8" type="output"/>
   </port>
   <port name="count_val0~7" source=".input">
      <pin name="count_val0~7" type="output"/>
   </port>
   <port name="count_val0~6" source=".input">
      <pin name="count_val0~6" type="output"/>
   </port>
   <port name="count_val0~5" source=".input">
      <pin name="count_val0~5" type="output"/>
   </port>
   <port name="count_val0~4" source=".input">
      <pin name="count_val0~4" type="output"/>
   </port>
   <port name="count_val0~3" source=".input">
      <pin name="count_val0~3" type="output"/>
   </port>
   <port name="count_val0~2" source=".input">
      <pin name="count_val0~2" type="output"/>
   </port>
   <port name="count_val0~1" source=".input">
      <pin name="count_val0~1" type="output"/>
   </port>
   <port name="count_val0~0" source=".input">
      <pin name="count_val0~0" type="output"/>
   </port>
   <port name="count_pulse0~1" source=".input">
      <pin name="count_pulse0~1" type="output"/>
   </port>
   <port name="count_pulse0~0" source=".input">
      <pin name="count_pulse0~0" type="output"/>
   </port>
   <port name="Dutymsb0~15" source=".input">
      <pin name="Dutymsb0~15" type="output"/>
   </port>
   <port name="Dutymsb0~14" source=".input">
      <pin name="Dutymsb0~14" type="output"/>
   </port>
   <port name="Dutymsb0~13" source=".input">
      <pin name="Dutymsb0~13" type="output"/>
   </port>
   <port name="Dutymsb0~12" source=".input">
      <pin name="Dutymsb0~12" type="output"/>
   </port>
   <port name="Dutymsb0~11" source=".input">
      <pin name="Dutymsb0~11" type="output"/>
   </port>
   <port name="Dutymsb0~10" source=".input">
      <pin name="Dutymsb0~10" type="output"/>
   </port>
   <port name="Dutymsb0~9" source=".input">
      <pin name="Dutymsb0~9" type="output"/>
   </port>
   <port name="Dutymsb0~8" source=".input">
      <pin name="Dutymsb0~8" type="output"/>
   </port>
   <port name="Dutymsb0~7" source=".input">
      <pin name="Dutymsb0~7" type="output"/>
   </port>
   <port name="Dutymsb0~6" source=".input">
      <pin name="Dutymsb0~6" type="output"/>
   </port>
   <port name="Dutymsb0~5" source=".input">
      <pin name="Dutymsb0~5" type="output"/>
   </port>
   <port name="Dutymsb0~4" source=".input">
      <pin name="Dutymsb0~4" type="output"/>
   </port>
   <port name="Dutymsb0~3" source=".input">
      <pin name="Dutymsb0~3" type="output"/>
   </port>
   <port name="Dutymsb0~2" source=".input">
      <pin name="Dutymsb0~2" type="output"/>
   </port>
   <port name="Dutymsb0~1" source=".input">
      <pin name="Dutymsb0~1" type="output"/>
   </port>
   <port name="Dutymsb0~0" source=".input">
      <pin name="Dutymsb0~0" type="output"/>
   </port>
   <port name="Dutylsb0~3" source=".input">
      <pin name="Dutylsb0~3" type="output"/>
   </port>
   <port name="Dutylsb0~2" source=".input">
      <pin name="Dutylsb0~2" type="output"/>
   </port>
   <port name="Dutylsb0~1" source=".input">
      <pin name="Dutylsb0~1" type="output"/>
   </port>
   <port name="Dutylsb0~0" source=".input">
      <pin name="Dutylsb0~0" type="output"/>
   </port>
   <port name="useDb0" source=".input">
      <pin name="useDb0" type="output"/>
   </port>
   <port name="DbCfg0~3" source=".input">
      <pin name="DbCfg0~3" type="output"/>
   </port>
   <port name="DbCfg0~2" source=".input">
      <pin name="DbCfg0~2" type="output"/>
   </port>
   <port name="DbCfg0~1" source=".input">
      <pin name="DbCfg0~1" type="output"/>
   </port>
   <port name="DbCfg0~0" source=".input">
      <pin name="DbCfg0~0" type="output"/>
   </port>
   <port name="reDlyCnt0~9" source=".input">
      <pin name="reDlyCnt0~9" type="output"/>
   </port>
   <port name="reDlyCnt0~8" source=".input">
      <pin name="reDlyCnt0~8" type="output"/>
   </port>
   <port name="reDlyCnt0~7" source=".input">
      <pin name="reDlyCnt0~7" type="output"/>
   </port>
   <port name="reDlyCnt0~6" source=".input">
      <pin name="reDlyCnt0~6" type="output"/>
   </port>
   <port name="reDlyCnt0~5" source=".input">
      <pin name="reDlyCnt0~5" type="output"/>
   </port>
   <port name="reDlyCnt0~4" source=".input">
      <pin name="reDlyCnt0~4" type="output"/>
   </port>
   <port name="reDlyCnt0~3" source=".input">
      <pin name="reDlyCnt0~3" type="output"/>
   </port>
   <port name="reDlyCnt0~2" source=".input">
      <pin name="reDlyCnt0~2" type="output"/>
   </port>
   <port name="reDlyCnt0~1" source=".input">
      <pin name="reDlyCnt0~1" type="output"/>
   </port>
   <port name="reDlyCnt0~0" source=".input">
      <pin name="reDlyCnt0~0" type="output"/>
   </port>
   <port name="feDlyCnt0~9" source=".input">
      <pin name="feDlyCnt0~9" type="output"/>
   </port>
   <port name="feDlyCnt0~8" source=".input">
      <pin name="feDlyCnt0~8" type="output"/>
   </port>
   <port name="feDlyCnt0~7" source=".input">
      <pin name="feDlyCnt0~7" type="output"/>
   </port>
   <port name="feDlyCnt0~6" source=".input">
      <pin name="feDlyCnt0~6" type="output"/>
   </port>
   <port name="feDlyCnt0~5" source=".input">
      <pin name="feDlyCnt0~5" type="output"/>
   </port>
   <port name="feDlyCnt0~4" source=".input">
      <pin name="feDlyCnt0~4" type="output"/>
   </port>
   <port name="feDlyCnt0~3" source=".input">
      <pin name="feDlyCnt0~3" type="output"/>
   </port>
   <port name="feDlyCnt0~2" source=".input">
      <pin name="feDlyCnt0~2" type="output"/>
   </port>
   <port name="feDlyCnt0~1" source=".input">
      <pin name="feDlyCnt0~1" type="output"/>
   </port>
   <port name="feDlyCnt0~0" source=".input">
      <pin name="feDlyCnt0~0" type="output"/>
   </port>
   <port name="tripCfg0~1" source=".input">
      <pin name="tripCfg0~1" type="output"/>
   </port>
   <port name="tripCfg0~0" source=".input">
      <pin name="tripCfg0~0" type="output"/>
   </port>
   <port name="tripIn0" source=".input">
      <pin name="tripIn0" type="output"/>
   </port>
   <port name="Tielow0" source=".input">
      <pin name="Tielow0" type="output"/>
   </port>
   <port name="TermCnt1~15" source=".input">
      <pin name="TermCnt1~15" type="output"/>
   </port>
   <port name="TermCnt1~14" source=".input">
      <pin name="TermCnt1~14" type="output"/>
   </port>
   <port name="TermCnt1~13" source=".input">
      <pin name="TermCnt1~13" type="output"/>
   </port>
   <port name="TermCnt1~12" source=".input">
      <pin name="TermCnt1~12" type="output"/>
   </port>
   <port name="TermCnt1~11" source=".input">
      <pin name="TermCnt1~11" type="output"/>
   </port>
   <port name="TermCnt1~10" source=".input">
      <pin name="TermCnt1~10" type="output"/>
   </port>
   <port name="TermCnt1~9" source=".input">
      <pin name="TermCnt1~9" type="output"/>
   </port>
   <port name="TermCnt1~8" source=".input">
      <pin name="TermCnt1~8" type="output"/>
   </port>
   <port name="TermCnt1~7" source=".input">
      <pin name="TermCnt1~7" type="output"/>
   </port>
   <port name="TermCnt1~6" source=".input">
      <pin name="TermCnt1~6" type="output"/>
   </port>
   <port name="TermCnt1~5" source=".input">
      <pin name="TermCnt1~5" type="output"/>
   </port>
   <port name="TermCnt1~4" source=".input">
      <pin name="TermCnt1~4" type="output"/>
   </port>
   <port name="TermCnt1~3" source=".input">
      <pin name="TermCnt1~3" type="output"/>
   </port>
   <port name="TermCnt1~2" source=".input">
      <pin name="TermCnt1~2" type="output"/>
   </port>
   <port name="TermCnt1~1" source=".input">
      <pin name="TermCnt1~1" type="output"/>
   </port>
   <port name="TermCnt1~0" source=".input">
      <pin name="TermCnt1~0" type="output"/>
   </port>
   <port name="count_val1~31" source=".input">
      <pin name="count_val1~31" type="output"/>
   </port>
   <port name="count_val1~30" source=".input">
      <pin name="count_val1~30" type="output"/>
   </port>
   <port name="count_val1~29" source=".input">
      <pin name="count_val1~29" type="output"/>
   </port>
   <port name="count_val1~28" source=".input">
      <pin name="count_val1~28" type="output"/>
   </port>
   <port name="count_val1~27" source=".input">
      <pin name="count_val1~27" type="output"/>
   </port>
   <port name="count_val1~26" source=".input">
      <pin name="count_val1~26" type="output"/>
   </port>
   <port name="count_val1~25" source=".input">
      <pin name="count_val1~25" type="output"/>
   </port>
   <port name="count_val1~24" source=".input">
      <pin name="count_val1~24" type="output"/>
   </port>
   <port name="count_val1~23" source=".input">
      <pin name="count_val1~23" type="output"/>
   </port>
   <port name="count_val1~22" source=".input">
      <pin name="count_val1~22" type="output"/>
   </port>
   <port name="count_val1~21" source=".input">
      <pin name="count_val1~21" type="output"/>
   </port>
   <port name="count_val1~20" source=".input">
      <pin name="count_val1~20" type="output"/>
   </port>
   <port name="count_val1~19" source=".input">
      <pin name="count_val1~19" type="output"/>
   </port>
   <port name="count_val1~18" source=".input">
      <pin name="count_val1~18" type="output"/>
   </port>
   <port name="count_val1~17" source=".input">
      <pin name="count_val1~17" type="output"/>
   </port>
   <port name="count_val1~16" source=".input">
      <pin name="count_val1~16" type="output"/>
   </port>
   <port name="count_val1~15" source=".input">
      <pin name="count_val1~15" type="output"/>
   </port>
   <port name="count_val1~14" source=".input">
      <pin name="count_val1~14" type="output"/>
   </port>
   <port name="count_val1~13" source=".input">
      <pin name="count_val1~13" type="output"/>
   </port>
   <port name="count_val1~12" source=".input">
      <pin name="count_val1~12" type="output"/>
   </port>
   <port name="count_val1~11" source=".input">
      <pin name="count_val1~11" type="output"/>
   </port>
   <port name="count_val1~10" source=".input">
      <pin name="count_val1~10" type="output"/>
   </port>
   <port name="count_val1~9" source=".input">
      <pin name="count_val1~9" type="output"/>
   </port>
   <port name="count_val1~8" source=".input">
      <pin name="count_val1~8" type="output"/>
   </port>
   <port name="count_val1~7" source=".input">
      <pin name="count_val1~7" type="output"/>
   </port>
   <port name="count_val1~6" source=".input">
      <pin name="count_val1~6" type="output"/>
   </port>
   <port name="count_val1~5" source=".input">
      <pin name="count_val1~5" type="output"/>
   </port>
   <port name="count_val1~4" source=".input">
      <pin name="count_val1~4" type="output"/>
   </port>
   <port name="count_val1~3" source=".input">
      <pin name="count_val1~3" type="output"/>
   </port>
   <port name="count_val1~2" source=".input">
      <pin name="count_val1~2" type="output"/>
   </port>
   <port name="count_val1~1" source=".input">
      <pin name="count_val1~1" type="output"/>
   </port>
   <port name="count_val1~0" source=".input">
      <pin name="count_val1~0" type="output"/>
   </port>
   <port name="count_pulse1~1" source=".input">
      <pin name="count_pulse1~1" type="output"/>
   </port>
   <port name="count_pulse1~0" source=".input">
      <pin name="count_pulse1~0" type="output"/>
   </port>
   <port name="Dutymsb1~15" source=".input">
      <pin name="Dutymsb1~15" type="output"/>
   </port>
   <port name="Dutymsb1~14" source=".input">
      <pin name="Dutymsb1~14" type="output"/>
   </port>
   <port name="Dutymsb1~13" source=".input">
      <pin name="Dutymsb1~13" type="output"/>
   </port>
   <port name="Dutymsb1~12" source=".input">
      <pin name="Dutymsb1~12" type="output"/>
   </port>
   <port name="Dutymsb1~11" source=".input">
      <pin name="Dutymsb1~11" type="output"/>
   </port>
   <port name="Dutymsb1~10" source=".input">
      <pin name="Dutymsb1~10" type="output"/>
   </port>
   <port name="Dutymsb1~9" source=".input">
      <pin name="Dutymsb1~9" type="output"/>
   </port>
   <port name="Dutymsb1~8" source=".input">
      <pin name="Dutymsb1~8" type="output"/>
   </port>
   <port name="Dutymsb1~7" source=".input">
      <pin name="Dutymsb1~7" type="output"/>
   </port>
   <port name="Dutymsb1~6" source=".input">
      <pin name="Dutymsb1~6" type="output"/>
   </port>
   <port name="Dutymsb1~5" source=".input">
      <pin name="Dutymsb1~5" type="output"/>
   </port>
   <port name="Dutymsb1~4" source=".input">
      <pin name="Dutymsb1~4" type="output"/>
   </port>
   <port name="Dutymsb1~3" source=".input">
      <pin name="Dutymsb1~3" type="output"/>
   </port>
   <port name="Dutymsb1~2" source=".input">
      <pin name="Dutymsb1~2" type="output"/>
   </port>
   <port name="Dutymsb1~1" source=".input">
      <pin name="Dutymsb1~1" type="output"/>
   </port>
   <port name="Dutymsb1~0" source=".input">
      <pin name="Dutymsb1~0" type="output"/>
   </port>
   <port name="Dutylsb1~3" source=".input">
      <pin name="Dutylsb1~3" type="output"/>
   </port>
   <port name="Dutylsb1~2" source=".input">
      <pin name="Dutylsb1~2" type="output"/>
   </port>
   <port name="Dutylsb1~1" source=".input">
      <pin name="Dutylsb1~1" type="output"/>
   </port>
   <port name="Dutylsb1~0" source=".input">
      <pin name="Dutylsb1~0" type="output"/>
   </port>
   <port name="useDb1" source=".input">
      <pin name="useDb1" type="output"/>
   </port>
   <port name="DbCfg1~3" source=".input">
      <pin name="DbCfg1~3" type="output"/>
   </port>
   <port name="DbCfg1~2" source=".input">
      <pin name="DbCfg1~2" type="output"/>
   </port>
   <port name="DbCfg1~1" source=".input">
      <pin name="DbCfg1~1" type="output"/>
   </port>
   <port name="DbCfg1~0" source=".input">
      <pin name="DbCfg1~0" type="output"/>
   </port>
   <port name="reDlyCnt1~9" source=".input">
      <pin name="reDlyCnt1~9" type="output"/>
   </port>
   <port name="reDlyCnt1~8" source=".input">
      <pin name="reDlyCnt1~8" type="output"/>
   </port>
   <port name="reDlyCnt1~7" source=".input">
      <pin name="reDlyCnt1~7" type="output"/>
   </port>
   <port name="reDlyCnt1~6" source=".input">
      <pin name="reDlyCnt1~6" type="output"/>
   </port>
   <port name="reDlyCnt1~5" source=".input">
      <pin name="reDlyCnt1~5" type="output"/>
   </port>
   <port name="reDlyCnt1~4" source=".input">
      <pin name="reDlyCnt1~4" type="output"/>
   </port>
   <port name="reDlyCnt1~3" source=".input">
      <pin name="reDlyCnt1~3" type="output"/>
   </port>
   <port name="reDlyCnt1~2" source=".input">
      <pin name="reDlyCnt1~2" type="output"/>
   </port>
   <port name="reDlyCnt1~1" source=".input">
      <pin name="reDlyCnt1~1" type="output"/>
   </port>
   <port name="reDlyCnt1~0" source=".input">
      <pin name="reDlyCnt1~0" type="output"/>
   </port>
   <port name="feDlyCnt1~9" source=".input">
      <pin name="feDlyCnt1~9" type="output"/>
   </port>
   <port name="feDlyCnt1~8" source=".input">
      <pin name="feDlyCnt1~8" type="output"/>
   </port>
   <port name="feDlyCnt1~7" source=".input">
      <pin name="feDlyCnt1~7" type="output"/>
   </port>
   <port name="feDlyCnt1~6" source=".input">
      <pin name="feDlyCnt1~6" type="output"/>
   </port>
   <port name="feDlyCnt1~5" source=".input">
      <pin name="feDlyCnt1~5" type="output"/>
   </port>
   <port name="feDlyCnt1~4" source=".input">
      <pin name="feDlyCnt1~4" type="output"/>
   </port>
   <port name="feDlyCnt1~3" source=".input">
      <pin name="feDlyCnt1~3" type="output"/>
   </port>
   <port name="feDlyCnt1~2" source=".input">
      <pin name="feDlyCnt1~2" type="output"/>
   </port>
   <port name="feDlyCnt1~1" source=".input">
      <pin name="feDlyCnt1~1" type="output"/>
   </port>
   <port name="feDlyCnt1~0" source=".input">
      <pin name="feDlyCnt1~0" type="output"/>
   </port>
   <port name="tripCfg1~1" source=".input">
      <pin name="tripCfg1~1" type="output"/>
   </port>
   <port name="tripCfg1~0" source=".input">
      <pin name="tripCfg1~0" type="output"/>
   </port>
   <port name="tripIn1" source=".input">
      <pin name="tripIn1" type="output"/>
   </port>
   <port name="Tielow1" source=".input">
      <pin name="Tielow1" type="output"/>
   </port>
   <port name="TermCnt2~15" source=".input">
      <pin name="TermCnt2~15" type="output"/>
   </port>
   <port name="TermCnt2~14" source=".input">
      <pin name="TermCnt2~14" type="output"/>
   </port>
   <port name="TermCnt2~13" source=".input">
      <pin name="TermCnt2~13" type="output"/>
   </port>
   <port name="TermCnt2~12" source=".input">
      <pin name="TermCnt2~12" type="output"/>
   </port>
   <port name="TermCnt2~11" source=".input">
      <pin name="TermCnt2~11" type="output"/>
   </port>
   <port name="TermCnt2~10" source=".input">
      <pin name="TermCnt2~10" type="output"/>
   </port>
   <port name="TermCnt2~9" source=".input">
      <pin name="TermCnt2~9" type="output"/>
   </port>
   <port name="TermCnt2~8" source=".input">
      <pin name="TermCnt2~8" type="output"/>
   </port>
   <port name="TermCnt2~7" source=".input">
      <pin name="TermCnt2~7" type="output"/>
   </port>
   <port name="TermCnt2~6" source=".input">
      <pin name="TermCnt2~6" type="output"/>
   </port>
   <port name="TermCnt2~5" source=".input">
      <pin name="TermCnt2~5" type="output"/>
   </port>
   <port name="TermCnt2~4" source=".input">
      <pin name="TermCnt2~4" type="output"/>
   </port>
   <port name="TermCnt2~3" source=".input">
      <pin name="TermCnt2~3" type="output"/>
   </port>
   <port name="TermCnt2~2" source=".input">
      <pin name="TermCnt2~2" type="output"/>
   </port>
   <port name="TermCnt2~1" source=".input">
      <pin name="TermCnt2~1" type="output"/>
   </port>
   <port name="TermCnt2~0" source=".input">
      <pin name="TermCnt2~0" type="output"/>
   </port>
   <port name="count_val2~31" source=".input">
      <pin name="count_val2~31" type="output"/>
   </port>
   <port name="count_val2~30" source=".input">
      <pin name="count_val2~30" type="output"/>
   </port>
   <port name="count_val2~29" source=".input">
      <pin name="count_val2~29" type="output"/>
   </port>
   <port name="count_val2~28" source=".input">
      <pin name="count_val2~28" type="output"/>
   </port>
   <port name="count_val2~27" source=".input">
      <pin name="count_val2~27" type="output"/>
   </port>
   <port name="count_val2~26" source=".input">
      <pin name="count_val2~26" type="output"/>
   </port>
   <port name="count_val2~25" source=".input">
      <pin name="count_val2~25" type="output"/>
   </port>
   <port name="count_val2~24" source=".input">
      <pin name="count_val2~24" type="output"/>
   </port>
   <port name="count_val2~23" source=".input">
      <pin name="count_val2~23" type="output"/>
   </port>
   <port name="count_val2~22" source=".input">
      <pin name="count_val2~22" type="output"/>
   </port>
   <port name="count_val2~21" source=".input">
      <pin name="count_val2~21" type="output"/>
   </port>
   <port name="count_val2~20" source=".input">
      <pin name="count_val2~20" type="output"/>
   </port>
   <port name="count_val2~19" source=".input">
      <pin name="count_val2~19" type="output"/>
   </port>
   <port name="count_val2~18" source=".input">
      <pin name="count_val2~18" type="output"/>
   </port>
   <port name="count_val2~17" source=".input">
      <pin name="count_val2~17" type="output"/>
   </port>
   <port name="count_val2~16" source=".input">
      <pin name="count_val2~16" type="output"/>
   </port>
   <port name="count_val2~15" source=".input">
      <pin name="count_val2~15" type="output"/>
   </port>
   <port name="count_val2~14" source=".input">
      <pin name="count_val2~14" type="output"/>
   </port>
   <port name="count_val2~13" source=".input">
      <pin name="count_val2~13" type="output"/>
   </port>
   <port name="count_val2~12" source=".input">
      <pin name="count_val2~12" type="output"/>
   </port>
   <port name="count_val2~11" source=".input">
      <pin name="count_val2~11" type="output"/>
   </port>
   <port name="count_val2~10" source=".input">
      <pin name="count_val2~10" type="output"/>
   </port>
   <port name="count_val2~9" source=".input">
      <pin name="count_val2~9" type="output"/>
   </port>
   <port name="count_val2~8" source=".input">
      <pin name="count_val2~8" type="output"/>
   </port>
   <port name="count_val2~7" source=".input">
      <pin name="count_val2~7" type="output"/>
   </port>
   <port name="count_val2~6" source=".input">
      <pin name="count_val2~6" type="output"/>
   </port>
   <port name="count_val2~5" source=".input">
      <pin name="count_val2~5" type="output"/>
   </port>
   <port name="count_val2~4" source=".input">
      <pin name="count_val2~4" type="output"/>
   </port>
   <port name="count_val2~3" source=".input">
      <pin name="count_val2~3" type="output"/>
   </port>
   <port name="count_val2~2" source=".input">
      <pin name="count_val2~2" type="output"/>
   </port>
   <port name="count_val2~1" source=".input">
      <pin name="count_val2~1" type="output"/>
   </port>
   <port name="count_val2~0" source=".input">
      <pin name="count_val2~0" type="output"/>
   </port>
   <port name="count_pulse2~1" source=".input">
      <pin name="count_pulse2~1" type="output"/>
   </port>
   <port name="count_pulse2~0" source=".input">
      <pin name="count_pulse2~0" type="output"/>
   </port>
   <port name="Dutymsb2~15" source=".input">
      <pin name="Dutymsb2~15" type="output"/>
   </port>
   <port name="Dutymsb2~14" source=".input">
      <pin name="Dutymsb2~14" type="output"/>
   </port>
   <port name="Dutymsb2~13" source=".input">
      <pin name="Dutymsb2~13" type="output"/>
   </port>
   <port name="Dutymsb2~12" source=".input">
      <pin name="Dutymsb2~12" type="output"/>
   </port>
   <port name="Dutymsb2~11" source=".input">
      <pin name="Dutymsb2~11" type="output"/>
   </port>
   <port name="Dutymsb2~10" source=".input">
      <pin name="Dutymsb2~10" type="output"/>
   </port>
   <port name="Dutymsb2~9" source=".input">
      <pin name="Dutymsb2~9" type="output"/>
   </port>
   <port name="Dutymsb2~8" source=".input">
      <pin name="Dutymsb2~8" type="output"/>
   </port>
   <port name="Dutymsb2~7" source=".input">
      <pin name="Dutymsb2~7" type="output"/>
   </port>
   <port name="Dutymsb2~6" source=".input">
      <pin name="Dutymsb2~6" type="output"/>
   </port>
   <port name="Dutymsb2~5" source=".input">
      <pin name="Dutymsb2~5" type="output"/>
   </port>
   <port name="Dutymsb2~4" source=".input">
      <pin name="Dutymsb2~4" type="output"/>
   </port>
   <port name="Dutymsb2~3" source=".input">
      <pin name="Dutymsb2~3" type="output"/>
   </port>
   <port name="Dutymsb2~2" source=".input">
      <pin name="Dutymsb2~2" type="output"/>
   </port>
   <port name="Dutymsb2~1" source=".input">
      <pin name="Dutymsb2~1" type="output"/>
   </port>
   <port name="Dutymsb2~0" source=".input">
      <pin name="Dutymsb2~0" type="output"/>
   </port>
   <port name="Dutylsb2~3" source=".input">
      <pin name="Dutylsb2~3" type="output"/>
   </port>
   <port name="Dutylsb2~2" source=".input">
      <pin name="Dutylsb2~2" type="output"/>
   </port>
   <port name="Dutylsb2~1" source=".input">
      <pin name="Dutylsb2~1" type="output"/>
   </port>
   <port name="Dutylsb2~0" source=".input">
      <pin name="Dutylsb2~0" type="output"/>
   </port>
   <port name="useDb2" source=".input">
      <pin name="useDb2" type="output"/>
   </port>
   <port name="DbCfg2~3" source=".input">
      <pin name="DbCfg2~3" type="output"/>
   </port>
   <port name="DbCfg2~2" source=".input">
      <pin name="DbCfg2~2" type="output"/>
   </port>
   <port name="DbCfg2~1" source=".input">
      <pin name="DbCfg2~1" type="output"/>
   </port>
   <port name="DbCfg2~0" source=".input">
      <pin name="DbCfg2~0" type="output"/>
   </port>
   <port name="reDlyCnt2~9" source=".input">
      <pin name="reDlyCnt2~9" type="output"/>
   </port>
   <port name="reDlyCnt2~8" source=".input">
      <pin name="reDlyCnt2~8" type="output"/>
   </port>
   <port name="reDlyCnt2~7" source=".input">
      <pin name="reDlyCnt2~7" type="output"/>
   </port>
   <port name="reDlyCnt2~6" source=".input">
      <pin name="reDlyCnt2~6" type="output"/>
   </port>
   <port name="reDlyCnt2~5" source=".input">
      <pin name="reDlyCnt2~5" type="output"/>
   </port>
   <port name="reDlyCnt2~4" source=".input">
      <pin name="reDlyCnt2~4" type="output"/>
   </port>
   <port name="reDlyCnt2~3" source=".input">
      <pin name="reDlyCnt2~3" type="output"/>
   </port>
   <port name="reDlyCnt2~2" source=".input">
      <pin name="reDlyCnt2~2" type="output"/>
   </port>
   <port name="reDlyCnt2~1" source=".input">
      <pin name="reDlyCnt2~1" type="output"/>
   </port>
   <port name="reDlyCnt2~0" source=".input">
      <pin name="reDlyCnt2~0" type="output"/>
   </port>
   <port name="feDlyCnt2~9" source=".input">
      <pin name="feDlyCnt2~9" type="output"/>
   </port>
   <port name="feDlyCnt2~8" source=".input">
      <pin name="feDlyCnt2~8" type="output"/>
   </port>
   <port name="feDlyCnt2~7" source=".input">
      <pin name="feDlyCnt2~7" type="output"/>
   </port>
   <port name="feDlyCnt2~6" source=".input">
      <pin name="feDlyCnt2~6" type="output"/>
   </port>
   <port name="feDlyCnt2~5" source=".input">
      <pin name="feDlyCnt2~5" type="output"/>
   </port>
   <port name="feDlyCnt2~4" source=".input">
      <pin name="feDlyCnt2~4" type="output"/>
   </port>
   <port name="feDlyCnt2~3" source=".input">
      <pin name="feDlyCnt2~3" type="output"/>
   </port>
   <port name="feDlyCnt2~2" source=".input">
      <pin name="feDlyCnt2~2" type="output"/>
   </port>
   <port name="feDlyCnt2~1" source=".input">
      <pin name="feDlyCnt2~1" type="output"/>
   </port>
   <port name="feDlyCnt2~0" source=".input">
      <pin name="feDlyCnt2~0" type="output"/>
   </port>
   <port name="tripCfg2~1" source=".input">
      <pin name="tripCfg2~1" type="output"/>
   </port>
   <port name="tripCfg2~0" source=".input">
      <pin name="tripCfg2~0" type="output"/>
   </port>
   <port name="tripIn2" source=".input">
      <pin name="tripIn2" type="output"/>
   </port>
   <port name="Tielow2" source=".input">
      <pin name="Tielow2" type="output"/>
   </port>
   <port name="TermCnt3~15" source=".input">
      <pin name="TermCnt3~15" type="output"/>
   </port>
   <port name="TermCnt3~14" source=".input">
      <pin name="TermCnt3~14" type="output"/>
   </port>
   <port name="TermCnt3~13" source=".input">
      <pin name="TermCnt3~13" type="output"/>
   </port>
   <port name="TermCnt3~12" source=".input">
      <pin name="TermCnt3~12" type="output"/>
   </port>
   <port name="TermCnt3~11" source=".input">
      <pin name="TermCnt3~11" type="output"/>
   </port>
   <port name="TermCnt3~10" source=".input">
      <pin name="TermCnt3~10" type="output"/>
   </port>
   <port name="TermCnt3~9" source=".input">
      <pin name="TermCnt3~9" type="output"/>
   </port>
   <port name="TermCnt3~8" source=".input">
      <pin name="TermCnt3~8" type="output"/>
   </port>
   <port name="TermCnt3~7" source=".input">
      <pin name="TermCnt3~7" type="output"/>
   </port>
   <port name="TermCnt3~6" source=".input">
      <pin name="TermCnt3~6" type="output"/>
   </port>
   <port name="TermCnt3~5" source=".input">
      <pin name="TermCnt3~5" type="output"/>
   </port>
   <port name="TermCnt3~4" source=".input">
      <pin name="TermCnt3~4" type="output"/>
   </port>
   <port name="TermCnt3~3" source=".input">
      <pin name="TermCnt3~3" type="output"/>
   </port>
   <port name="TermCnt3~2" source=".input">
      <pin name="TermCnt3~2" type="output"/>
   </port>
   <port name="TermCnt3~1" source=".input">
      <pin name="TermCnt3~1" type="output"/>
   </port>
   <port name="TermCnt3~0" source=".input">
      <pin name="TermCnt3~0" type="output"/>
   </port>
   <port name="count_val3~31" source=".input">
      <pin name="count_val3~31" type="output"/>
   </port>
   <port name="count_val3~30" source=".input">
      <pin name="count_val3~30" type="output"/>
   </port>
   <port name="count_val3~29" source=".input">
      <pin name="count_val3~29" type="output"/>
   </port>
   <port name="count_val3~28" source=".input">
      <pin name="count_val3~28" type="output"/>
   </port>
   <port name="count_val3~27" source=".input">
      <pin name="count_val3~27" type="output"/>
   </port>
   <port name="count_val3~26" source=".input">
      <pin name="count_val3~26" type="output"/>
   </port>
   <port name="count_val3~25" source=".input">
      <pin name="count_val3~25" type="output"/>
   </port>
   <port name="count_val3~24" source=".input">
      <pin name="count_val3~24" type="output"/>
   </port>
   <port name="count_val3~23" source=".input">
      <pin name="count_val3~23" type="output"/>
   </port>
   <port name="count_val3~22" source=".input">
      <pin name="count_val3~22" type="output"/>
   </port>
   <port name="count_val3~21" source=".input">
      <pin name="count_val3~21" type="output"/>
   </port>
   <port name="count_val3~20" source=".input">
      <pin name="count_val3~20" type="output"/>
   </port>
   <port name="count_val3~19" source=".input">
      <pin name="count_val3~19" type="output"/>
   </port>
   <port name="count_val3~18" source=".input">
      <pin name="count_val3~18" type="output"/>
   </port>
   <port name="count_val3~17" source=".input">
      <pin name="count_val3~17" type="output"/>
   </port>
   <port name="count_val3~16" source=".input">
      <pin name="count_val3~16" type="output"/>
   </port>
   <port name="count_val3~15" source=".input">
      <pin name="count_val3~15" type="output"/>
   </port>
   <port name="count_val3~14" source=".input">
      <pin name="count_val3~14" type="output"/>
   </port>
   <port name="count_val3~13" source=".input">
      <pin name="count_val3~13" type="output"/>
   </port>
   <port name="count_val3~12" source=".input">
      <pin name="count_val3~12" type="output"/>
   </port>
   <port name="count_val3~11" source=".input">
      <pin name="count_val3~11" type="output"/>
   </port>
   <port name="count_val3~10" source=".input">
      <pin name="count_val3~10" type="output"/>
   </port>
   <port name="count_val3~9" source=".input">
      <pin name="count_val3~9" type="output"/>
   </port>
   <port name="count_val3~8" source=".input">
      <pin name="count_val3~8" type="output"/>
   </port>
   <port name="count_val3~7" source=".input">
      <pin name="count_val3~7" type="output"/>
   </port>
   <port name="count_val3~6" source=".input">
      <pin name="count_val3~6" type="output"/>
   </port>
   <port name="count_val3~5" source=".input">
      <pin name="count_val3~5" type="output"/>
   </port>
   <port name="count_val3~4" source=".input">
      <pin name="count_val3~4" type="output"/>
   </port>
   <port name="count_val3~3" source=".input">
      <pin name="count_val3~3" type="output"/>
   </port>
   <port name="count_val3~2" source=".input">
      <pin name="count_val3~2" type="output"/>
   </port>
   <port name="count_val3~1" source=".input">
      <pin name="count_val3~1" type="output"/>
   </port>
   <port name="count_val3~0" source=".input">
      <pin name="count_val3~0" type="output"/>
   </port>
   <port name="count_pulse3~1" source=".input">
      <pin name="count_pulse3~1" type="output"/>
   </port>
   <port name="count_pulse3~0" source=".input">
      <pin name="count_pulse3~0" type="output"/>
   </port>
   <port name="Dutymsb3~15" source=".input">
      <pin name="Dutymsb3~15" type="output"/>
   </port>
   <port name="Dutymsb3~14" source=".input">
      <pin name="Dutymsb3~14" type="output"/>
   </port>
   <port name="Dutymsb3~13" source=".input">
      <pin name="Dutymsb3~13" type="output"/>
   </port>
   <port name="Dutymsb3~12" source=".input">
      <pin name="Dutymsb3~12" type="output"/>
   </port>
   <port name="Dutymsb3~11" source=".input">
      <pin name="Dutymsb3~11" type="output"/>
   </port>
   <port name="Dutymsb3~10" source=".input">
      <pin name="Dutymsb3~10" type="output"/>
   </port>
   <port name="Dutymsb3~9" source=".input">
      <pin name="Dutymsb3~9" type="output"/>
   </port>
   <port name="Dutymsb3~8" source=".input">
      <pin name="Dutymsb3~8" type="output"/>
   </port>
   <port name="Dutymsb3~7" source=".input">
      <pin name="Dutymsb3~7" type="output"/>
   </port>
   <port name="Dutymsb3~6" source=".input">
      <pin name="Dutymsb3~6" type="output"/>
   </port>
   <port name="Dutymsb3~5" source=".input">
      <pin name="Dutymsb3~5" type="output"/>
   </port>
   <port name="Dutymsb3~4" source=".input">
      <pin name="Dutymsb3~4" type="output"/>
   </port>
   <port name="Dutymsb3~3" source=".input">
      <pin name="Dutymsb3~3" type="output"/>
   </port>
   <port name="Dutymsb3~2" source=".input">
      <pin name="Dutymsb3~2" type="output"/>
   </port>
   <port name="Dutymsb3~1" source=".input">
      <pin name="Dutymsb3~1" type="output"/>
   </port>
   <port name="Dutymsb3~0" source=".input">
      <pin name="Dutymsb3~0" type="output"/>
   </port>
   <port name="Dutylsb3~3" source=".input">
      <pin name="Dutylsb3~3" type="output"/>
   </port>
   <port name="Dutylsb3~2" source=".input">
      <pin name="Dutylsb3~2" type="output"/>
   </port>
   <port name="Dutylsb3~1" source=".input">
      <pin name="Dutylsb3~1" type="output"/>
   </port>
   <port name="Dutylsb3~0" source=".input">
      <pin name="Dutylsb3~0" type="output"/>
   </port>
   <port name="useDb3" source=".input">
      <pin name="useDb3" type="output"/>
   </port>
   <port name="DbCfg3~3" source=".input">
      <pin name="DbCfg3~3" type="output"/>
   </port>
   <port name="DbCfg3~2" source=".input">
      <pin name="DbCfg3~2" type="output"/>
   </port>
   <port name="DbCfg3~1" source=".input">
      <pin name="DbCfg3~1" type="output"/>
   </port>
   <port name="DbCfg3~0" source=".input">
      <pin name="DbCfg3~0" type="output"/>
   </port>
   <port name="reDlyCnt3~9" source=".input">
      <pin name="reDlyCnt3~9" type="output"/>
   </port>
   <port name="reDlyCnt3~8" source=".input">
      <pin name="reDlyCnt3~8" type="output"/>
   </port>
   <port name="reDlyCnt3~7" source=".input">
      <pin name="reDlyCnt3~7" type="output"/>
   </port>
   <port name="reDlyCnt3~6" source=".input">
      <pin name="reDlyCnt3~6" type="output"/>
   </port>
   <port name="reDlyCnt3~5" source=".input">
      <pin name="reDlyCnt3~5" type="output"/>
   </port>
   <port name="reDlyCnt3~4" source=".input">
      <pin name="reDlyCnt3~4" type="output"/>
   </port>
   <port name="reDlyCnt3~3" source=".input">
      <pin name="reDlyCnt3~3" type="output"/>
   </port>
   <port name="reDlyCnt3~2" source=".input">
      <pin name="reDlyCnt3~2" type="output"/>
   </port>
   <port name="reDlyCnt3~1" source=".input">
      <pin name="reDlyCnt3~1" type="output"/>
   </port>
   <port name="reDlyCnt3~0" source=".input">
      <pin name="reDlyCnt3~0" type="output"/>
   </port>
   <port name="feDlyCnt3~9" source=".input">
      <pin name="feDlyCnt3~9" type="output"/>
   </port>
   <port name="feDlyCnt3~8" source=".input">
      <pin name="feDlyCnt3~8" type="output"/>
   </port>
   <port name="feDlyCnt3~7" source=".input">
      <pin name="feDlyCnt3~7" type="output"/>
   </port>
   <port name="feDlyCnt3~6" source=".input">
      <pin name="feDlyCnt3~6" type="output"/>
   </port>
   <port name="feDlyCnt3~5" source=".input">
      <pin name="feDlyCnt3~5" type="output"/>
   </port>
   <port name="feDlyCnt3~4" source=".input">
      <pin name="feDlyCnt3~4" type="output"/>
   </port>
   <port name="feDlyCnt3~3" source=".input">
      <pin name="feDlyCnt3~3" type="output"/>
   </port>
   <port name="feDlyCnt3~2" source=".input">
      <pin name="feDlyCnt3~2" type="output"/>
   </port>
   <port name="feDlyCnt3~1" source=".input">
      <pin name="feDlyCnt3~1" type="output"/>
   </port>
   <port name="feDlyCnt3~0" source=".input">
      <pin name="feDlyCnt3~0" type="output"/>
   </port>
   <port name="tripCfg3~1" source=".input">
      <pin name="tripCfg3~1" type="output"/>
   </port>
   <port name="tripCfg3~0" source=".input">
      <pin name="tripCfg3~0" type="output"/>
   </port>
   <port name="tripIn3" source=".input">
      <pin name="tripIn3" type="output"/>
   </port>
   <port name="Tielow3" source=".input">
      <pin name="Tielow3" type="output"/>
   </port>
   <port name="count_en0~1" source=".output">
      <pin name="count_en0~1" type="input"/>
   </port>
   <port name="count_clr0~1" source=".output">
      <pin name="count_clr0~1" type="input"/>
   </port>
   <port name="count_cmp0~15" source=".output">
      <pin name="count_cmp0~15" type="input"/>
   </port>
   <port name="count_cmp0~14" source=".output">
      <pin name="count_cmp0~14" type="input"/>
   </port>
   <port name="count_cmp0~13" source=".output">
      <pin name="count_cmp0~13" type="input"/>
   </port>
   <port name="count_cmp0~12" source=".output">
      <pin name="count_cmp0~12" type="input"/>
   </port>
   <port name="count_cmp0~11" source=".output">
      <pin name="count_cmp0~11" type="input"/>
   </port>
   <port name="count_cmp0~10" source=".output">
      <pin name="count_cmp0~10" type="input"/>
   </port>
   <port name="count_cmp0~9" source=".output">
      <pin name="count_cmp0~9" type="input"/>
   </port>
   <port name="count_cmp0~8" source=".output">
      <pin name="count_cmp0~8" type="input"/>
   </port>
   <port name="count_cmp0~7" source=".output">
      <pin name="count_cmp0~7" type="input"/>
   </port>
   <port name="count_cmp0~6" source=".output">
      <pin name="count_cmp0~6" type="input"/>
   </port>
   <port name="count_cmp0~5" source=".output">
      <pin name="count_cmp0~5" type="input"/>
   </port>
   <port name="count_cmp0~4" source=".output">
      <pin name="count_cmp0~4" type="input"/>
   </port>
   <port name="count_cmp0~3" source=".output">
      <pin name="count_cmp0~3" type="input"/>
   </port>
   <port name="count_cmp0~2" source=".output">
      <pin name="count_cmp0~2" type="input"/>
   </port>
   <port name="count_cmp0~1" source=".output">
      <pin name="count_cmp0~1" type="input"/>
   </port>
   <port name="count_cmp0~0" source=".output">
      <pin name="count_cmp0~0" type="input"/>
   </port>
   <port name="DPWM0" source=".output">
      <pin name="DPWM0" type="input"/>
   </port>
   <port name="DPWMOutA0" source=".output">
      <pin name="DPWMOutA0" type="input"/>
   </port>
   <port name="DPWMOutB0" source=".output">
      <pin name="DPWMOutB0" type="input"/>
   </port>
   <port name="count_en1~1" source=".output">
      <pin name="count_en1~1" type="input"/>
   </port>
   <port name="count_clr1~1" source=".output">
      <pin name="count_clr1~1" type="input"/>
   </port>
   <port name="count_cmp1~15" source=".output">
      <pin name="count_cmp1~15" type="input"/>
   </port>
   <port name="count_cmp1~14" source=".output">
      <pin name="count_cmp1~14" type="input"/>
   </port>
   <port name="count_cmp1~13" source=".output">
      <pin name="count_cmp1~13" type="input"/>
   </port>
   <port name="count_cmp1~12" source=".output">
      <pin name="count_cmp1~12" type="input"/>
   </port>
   <port name="count_cmp1~11" source=".output">
      <pin name="count_cmp1~11" type="input"/>
   </port>
   <port name="count_cmp1~10" source=".output">
      <pin name="count_cmp1~10" type="input"/>
   </port>
   <port name="count_cmp1~9" source=".output">
      <pin name="count_cmp1~9" type="input"/>
   </port>
   <port name="count_cmp1~8" source=".output">
      <pin name="count_cmp1~8" type="input"/>
   </port>
   <port name="count_cmp1~7" source=".output">
      <pin name="count_cmp1~7" type="input"/>
   </port>
   <port name="count_cmp1~6" source=".output">
      <pin name="count_cmp1~6" type="input"/>
   </port>
   <port name="count_cmp1~5" source=".output">
      <pin name="count_cmp1~5" type="input"/>
   </port>
   <port name="count_cmp1~4" source=".output">
      <pin name="count_cmp1~4" type="input"/>
   </port>
   <port name="count_cmp1~3" source=".output">
      <pin name="count_cmp1~3" type="input"/>
   </port>
   <port name="count_cmp1~2" source=".output">
      <pin name="count_cmp1~2" type="input"/>
   </port>
   <port name="count_cmp1~1" source=".output">
      <pin name="count_cmp1~1" type="input"/>
   </port>
   <port name="count_cmp1~0" source=".output">
      <pin name="count_cmp1~0" type="input"/>
   </port>
   <port name="DPWM1" source=".output">
      <pin name="DPWM1" type="input"/>
   </port>
   <port name="DPWMOutA1" source=".output">
      <pin name="DPWMOutA1" type="input"/>
   </port>
   <port name="DPWMOutB1" source=".output">
      <pin name="DPWMOutB1" type="input"/>
   </port>
   <port name="count_en2~1" source=".output">
      <pin name="count_en2~1" type="input"/>
   </port>
   <port name="count_clr2~1" source=".output">
      <pin name="count_clr2~1" type="input"/>
   </port>
   <port name="count_cmp2~15" source=".output">
      <pin name="count_cmp2~15" type="input"/>
   </port>
   <port name="count_cmp2~14" source=".output">
      <pin name="count_cmp2~14" type="input"/>
   </port>
   <port name="count_cmp2~13" source=".output">
      <pin name="count_cmp2~13" type="input"/>
   </port>
   <port name="count_cmp2~12" source=".output">
      <pin name="count_cmp2~12" type="input"/>
   </port>
   <port name="count_cmp2~11" source=".output">
      <pin name="count_cmp2~11" type="input"/>
   </port>
   <port name="count_cmp2~10" source=".output">
      <pin name="count_cmp2~10" type="input"/>
   </port>
   <port name="count_cmp2~9" source=".output">
      <pin name="count_cmp2~9" type="input"/>
   </port>
   <port name="count_cmp2~8" source=".output">
      <pin name="count_cmp2~8" type="input"/>
   </port>
   <port name="count_cmp2~7" source=".output">
      <pin name="count_cmp2~7" type="input"/>
   </port>
   <port name="count_cmp2~6" source=".output">
      <pin name="count_cmp2~6" type="input"/>
   </port>
   <port name="count_cmp2~5" source=".output">
      <pin name="count_cmp2~5" type="input"/>
   </port>
   <port name="count_cmp2~4" source=".output">
      <pin name="count_cmp2~4" type="input"/>
   </port>
   <port name="count_cmp2~3" source=".output">
      <pin name="count_cmp2~3" type="input"/>
   </port>
   <port name="count_cmp2~2" source=".output">
      <pin name="count_cmp2~2" type="input"/>
   </port>
   <port name="count_cmp2~1" source=".output">
      <pin name="count_cmp2~1" type="input"/>
   </port>
   <port name="count_cmp2~0" source=".output">
      <pin name="count_cmp2~0" type="input"/>
   </port>
   <port name="DPWM2" source=".output">
      <pin name="DPWM2" type="input"/>
   </port>
   <port name="DPWMOutA2" source=".output">
      <pin name="DPWMOutA2" type="input"/>
   </port>
   <port name="DPWMOutB2" source=".output">
      <pin name="DPWMOutB2" type="input"/>
   </port>
   <port name="count_en3~1" source=".output">
      <pin name="count_en3~1" type="input"/>
   </port>
   <port name="count_clr3~1" source=".output">
      <pin name="count_clr3~1" type="input"/>
   </port>
   <port name="count_cmp3~15" source=".output">
      <pin name="count_cmp3~15" type="input"/>
   </port>
   <port name="count_cmp3~14" source=".output">
      <pin name="count_cmp3~14" type="input"/>
   </port>
   <port name="count_cmp3~13" source=".output">
      <pin name="count_cmp3~13" type="input"/>
   </port>
   <port name="count_cmp3~12" source=".output">
      <pin name="count_cmp3~12" type="input"/>
   </port>
   <port name="count_cmp3~11" source=".output">
      <pin name="count_cmp3~11" type="input"/>
   </port>
   <port name="count_cmp3~10" source=".output">
      <pin name="count_cmp3~10" type="input"/>
   </port>
   <port name="count_cmp3~9" source=".output">
      <pin name="count_cmp3~9" type="input"/>
   </port>
   <port name="count_cmp3~8" source=".output">
      <pin name="count_cmp3~8" type="input"/>
   </port>
   <port name="count_cmp3~7" source=".output">
      <pin name="count_cmp3~7" type="input"/>
   </port>
   <port name="count_cmp3~6" source=".output">
      <pin name="count_cmp3~6" type="input"/>
   </port>
   <port name="count_cmp3~5" source=".output">
      <pin name="count_cmp3~5" type="input"/>
   </port>
   <port name="count_cmp3~4" source=".output">
      <pin name="count_cmp3~4" type="input"/>
   </port>
   <port name="count_cmp3~3" source=".output">
      <pin name="count_cmp3~3" type="input"/>
   </port>
   <port name="count_cmp3~2" source=".output">
      <pin name="count_cmp3~2" type="input"/>
   </port>
   <port name="count_cmp3~1" source=".output">
      <pin name="count_cmp3~1" type="input"/>
   </port>
   <port name="count_cmp3~0" source=".output">
      <pin name="count_cmp3~0" type="input"/>
   </port>
   <port name="DPWM3" source=".output">
      <pin name="DPWM3" type="input"/>
   </port>
   <port name="DPWMOutA3" source=".output">
      <pin name="DPWMOutA3" type="input"/>
   </port>
   <port name="DPWMOutB3" source=".output">
      <pin name="DPWMOutB3" type="input"/>
   </port>
   
   <inst name="U_PWM0_DPWMOutLatch" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1165" type="input"/>
      <pin name="U_PWM0_DPWMOutLatch" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_DbcFSM_last~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1152" type="input"/>
      <pin name="U_PWM0_DbcFSM_last~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_DbcFSM_last~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1156" type="input"/>
      <pin name="U_PWM0_DbcFSM_last~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_DbcFSM~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1143" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_DbcFSM~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1138" type="input"/>
      <pin name="U_PWM0_DbcFSM~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_FEDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1170" type="input"/>
      <pin name="U_PWM0_FEDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_REDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1148" type="input"/>
      <pin name="U_PWM0_REDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_S1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1160" type="input"/>
      <pin name="U_PWM0_S1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM0_tripActive" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1133" type="input"/>
      <pin name="U_PWM0_tripActive" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_DPWMOutLatch" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1291" type="input"/>
      <pin name="U_PWM1_DPWMOutLatch" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_DbcFSM_last~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1278" type="input"/>
      <pin name="U_PWM1_DbcFSM_last~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_DbcFSM_last~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1282" type="input"/>
      <pin name="U_PWM1_DbcFSM_last~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_DbcFSM~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1269" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_DbcFSM~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1264" type="input"/>
      <pin name="U_PWM1_DbcFSM~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_FEDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1296" type="input"/>
      <pin name="U_PWM1_FEDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_REDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1274" type="input"/>
      <pin name="U_PWM1_REDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_S1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1286" type="input"/>
      <pin name="U_PWM1_S1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM1_tripActive" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1259" type="input"/>
      <pin name="U_PWM1_tripActive" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_DPWMOutLatch" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1249" type="input"/>
      <pin name="U_PWM2_DPWMOutLatch" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_DbcFSM_last~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1236" type="input"/>
      <pin name="U_PWM2_DbcFSM_last~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_DbcFSM_last~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1240" type="input"/>
      <pin name="U_PWM2_DbcFSM_last~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_DbcFSM~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1227" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_DbcFSM~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1222" type="input"/>
      <pin name="U_PWM2_DbcFSM~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_FEDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1254" type="input"/>
      <pin name="U_PWM2_FEDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_REDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1232" type="input"/>
      <pin name="U_PWM2_REDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_S1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1244" type="input"/>
      <pin name="U_PWM2_S1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM2_tripActive" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1217" type="input"/>
      <pin name="U_PWM2_tripActive" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_DPWMOutLatch" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1207" type="input"/>
      <pin name="U_PWM3_DPWMOutLatch" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_DbcFSM_last~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1194" type="input"/>
      <pin name="U_PWM3_DbcFSM_last~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_DbcFSM_last~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1198" type="input"/>
      <pin name="U_PWM3_DbcFSM_last~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_DbcFSM~0" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1185" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_DbcFSM~1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1180" type="input"/>
      <pin name="U_PWM3_DbcFSM~1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_FEDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1212" type="input"/>
      <pin name="U_PWM3_FEDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_REDly" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1190" type="input"/>
      <pin name="U_PWM3_REDly" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_S1" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1202" type="input"/>
      <pin name="U_PWM3_S1" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="U_PWM3_tripActive" source=".latch">
      <clock type="re" state="0"/>
      <pin name="n1175" type="input"/>
      <pin name="U_PWM3_tripActive" type="output"/>
      <pin name="CLK62_5" type="clock"/>
   </inst>
   <inst name="DPWM0" source=".names">
      <pin name="n678" type="input"/>
      <pin name="n680" type="input"/>
      <pin name="n681" type="input"/>
      <pin name="U_PWM0_DPWMOutLatch" type="input"/>
      <pin name="DPWM0" type="output"/>
   </inst>
   <inst name="DPWM1" source=".names">
      <pin name="n690" type="input"/>
      <pin name="n692" type="input"/>
      <pin name="n693" type="input"/>
      <pin name="U_PWM1_DPWMOutLatch" type="input"/>
      <pin name="DPWM1" type="output"/>
   </inst>
   <inst name="DPWM2" source=".names">
      <pin name="n702" type="input"/>
      <pin name="n704" type="input"/>
      <pin name="n705" type="input"/>
      <pin name="U_PWM2_DPWMOutLatch" type="input"/>
      <pin name="DPWM2" type="output"/>
   </inst>
   <inst name="DPWM3" source=".names">
      <pin name="n714" type="input"/>
      <pin name="n716" type="input"/>
      <pin name="n717" type="input"/>
      <pin name="U_PWM3_DPWMOutLatch" type="input"/>
      <pin name="DPWM3" type="output"/>
   </inst>
   <inst name="DPWMOutA0" source=".names">
      <pin name="DPWM0" type="input"/>
      <pin name="n683" type="input"/>
      <pin name="n684" type="input"/>
      <pin name="DbCfg0~1" type="input"/>
      <pin name="tripCfg0~1" type="input"/>
      <pin name="DPWMOutA0" type="output"/>
   </inst>
   <inst name="DPWMOutA1" source=".names">
      <pin name="DPWM1" type="input"/>
      <pin name="n695" type="input"/>
      <pin name="n696" type="input"/>
      <pin name="DbCfg1~1" type="input"/>
      <pin name="tripCfg1~1" type="input"/>
      <pin name="DPWMOutA1" type="output"/>
   </inst>
   <inst name="DPWMOutA2" source=".names">
      <pin name="DPWM2" type="input"/>
      <pin name="n707" type="input"/>
      <pin name="n708" type="input"/>
      <pin name="DbCfg2~1" type="input"/>
      <pin name="tripCfg2~1" type="input"/>
      <pin name="DPWMOutA2" type="output"/>
   </inst>
   <inst name="DPWMOutA3" source=".names">
      <pin name="DPWM3" type="input"/>
      <pin name="n719" type="input"/>
      <pin name="n720" type="input"/>
      <pin name="DbCfg3~1" type="input"/>
      <pin name="tripCfg3~1" type="input"/>
      <pin name="DPWMOutA3" type="output"/>
   </inst>
   <inst name="DPWMOutB0" source=".names">
      <pin name="DPWM0" type="input"/>
      <pin name="n683" type="input"/>
      <pin name="n686" type="input"/>
      <pin name="DbCfg0~0" type="input"/>
      <pin name="tripCfg0~1" type="input"/>
      <pin name="DPWMOutB0" type="output"/>
   </inst>
   <inst name="DPWMOutB1" source=".names">
      <pin name="DPWM1" type="input"/>
      <pin name="n695" type="input"/>
      <pin name="n698" type="input"/>
      <pin name="DbCfg1~0" type="input"/>
      <pin name="tripCfg1~1" type="input"/>
      <pin name="DPWMOutB1" type="output"/>
   </inst>
   <inst name="DPWMOutB2" source=".names">
      <pin name="DPWM2" type="input"/>
      <pin name="n707" type="input"/>
      <pin name="n710" type="input"/>
      <pin name="DbCfg2~0" type="input"/>
      <pin name="tripCfg2~1" type="input"/>
      <pin name="DPWMOutB2" type="output"/>
   </inst>
   <inst name="DPWMOutB3" source=".names">
      <pin name="DPWM3" type="input"/>
      <pin name="n719" type="input"/>
      <pin name="n722" type="input"/>
      <pin name="DbCfg3~0" type="input"/>
      <pin name="tripCfg3~1" type="input"/>
      <pin name="DPWMOutB3" type="output"/>
   </inst>
   <inst name="count_clr0~1" source=".names">
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="U_PWM0_DbcFSM_last~0" type="input"/>
      <pin name="U_PWM0_DbcFSM_last~1" type="input"/>
      <pin name="count_clr0~1" type="output"/>
   </inst>
   <inst name="count_clr1~1" source=".names">
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="U_PWM1_DbcFSM_last~0" type="input"/>
      <pin name="U_PWM1_DbcFSM_last~1" type="input"/>
      <pin name="count_clr1~1" type="output"/>
   </inst>
   <inst name="count_clr2~1" source=".names">
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="U_PWM2_DbcFSM_last~0" type="input"/>
      <pin name="U_PWM2_DbcFSM_last~1" type="input"/>
      <pin name="count_clr2~1" type="output"/>
   </inst>
   <inst name="count_clr3~1" source=".names">
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="U_PWM3_DbcFSM_last~0" type="input"/>
      <pin name="U_PWM3_DbcFSM_last~1" type="input"/>
      <pin name="count_clr3~1" type="output"/>
   </inst>
   <inst name="count_cmp0~0" source=".names">
      <pin name="TermCnt0~0" type="input"/>
      <pin name="count_cmp0~0" type="output"/>
   </inst>
   <inst name="count_cmp0~1" source=".names">
      <pin name="TermCnt0~1" type="input"/>
      <pin name="count_cmp0~1" type="output"/>
   </inst>
   <inst name="count_cmp0~10" source=".names">
      <pin name="TermCnt0~10" type="input"/>
      <pin name="count_cmp0~10" type="output"/>
   </inst>
   <inst name="count_cmp0~11" source=".names">
      <pin name="TermCnt0~11" type="input"/>
      <pin name="count_cmp0~11" type="output"/>
   </inst>
   <inst name="count_cmp0~12" source=".names">
      <pin name="TermCnt0~12" type="input"/>
      <pin name="count_cmp0~12" type="output"/>
   </inst>
   <inst name="count_cmp0~13" source=".names">
      <pin name="TermCnt0~13" type="input"/>
      <pin name="count_cmp0~13" type="output"/>
   </inst>
   <inst name="count_cmp0~14" source=".names">
      <pin name="TermCnt0~14" type="input"/>
      <pin name="count_cmp0~14" type="output"/>
   </inst>
   <inst name="count_cmp0~15" source=".names">
      <pin name="TermCnt0~15" type="input"/>
      <pin name="count_cmp0~15" type="output"/>
   </inst>
   <inst name="count_cmp0~2" source=".names">
      <pin name="TermCnt0~2" type="input"/>
      <pin name="count_cmp0~2" type="output"/>
   </inst>
   <inst name="count_cmp0~3" source=".names">
      <pin name="TermCnt0~3" type="input"/>
      <pin name="count_cmp0~3" type="output"/>
   </inst>
   <inst name="count_cmp0~4" source=".names">
      <pin name="TermCnt0~4" type="input"/>
      <pin name="count_cmp0~4" type="output"/>
   </inst>
   <inst name="count_cmp0~5" source=".names">
      <pin name="TermCnt0~5" type="input"/>
      <pin name="count_cmp0~5" type="output"/>
   </inst>
   <inst name="count_cmp0~6" source=".names">
      <pin name="TermCnt0~6" type="input"/>
      <pin name="count_cmp0~6" type="output"/>
   </inst>
   <inst name="count_cmp0~7" source=".names">
      <pin name="TermCnt0~7" type="input"/>
      <pin name="count_cmp0~7" type="output"/>
   </inst>
   <inst name="count_cmp0~8" source=".names">
      <pin name="TermCnt0~8" type="input"/>
      <pin name="count_cmp0~8" type="output"/>
   </inst>
   <inst name="count_cmp0~9" source=".names">
      <pin name="TermCnt0~9" type="input"/>
      <pin name="count_cmp0~9" type="output"/>
   </inst>
   <inst name="count_cmp1~0" source=".names">
      <pin name="TermCnt1~0" type="input"/>
      <pin name="count_cmp1~0" type="output"/>
   </inst>
   <inst name="count_cmp1~1" source=".names">
      <pin name="TermCnt1~1" type="input"/>
      <pin name="count_cmp1~1" type="output"/>
   </inst>
   <inst name="count_cmp1~10" source=".names">
      <pin name="TermCnt1~10" type="input"/>
      <pin name="count_cmp1~10" type="output"/>
   </inst>
   <inst name="count_cmp1~11" source=".names">
      <pin name="TermCnt1~11" type="input"/>
      <pin name="count_cmp1~11" type="output"/>
   </inst>
   <inst name="count_cmp1~12" source=".names">
      <pin name="TermCnt1~12" type="input"/>
      <pin name="count_cmp1~12" type="output"/>
   </inst>
   <inst name="count_cmp1~13" source=".names">
      <pin name="TermCnt1~13" type="input"/>
      <pin name="count_cmp1~13" type="output"/>
   </inst>
   <inst name="count_cmp1~14" source=".names">
      <pin name="TermCnt1~14" type="input"/>
      <pin name="count_cmp1~14" type="output"/>
   </inst>
   <inst name="count_cmp1~15" source=".names">
      <pin name="TermCnt1~15" type="input"/>
      <pin name="count_cmp1~15" type="output"/>
   </inst>
   <inst name="count_cmp1~2" source=".names">
      <pin name="TermCnt1~2" type="input"/>
      <pin name="count_cmp1~2" type="output"/>
   </inst>
   <inst name="count_cmp1~3" source=".names">
      <pin name="TermCnt1~3" type="input"/>
      <pin name="count_cmp1~3" type="output"/>
   </inst>
   <inst name="count_cmp1~4" source=".names">
      <pin name="TermCnt1~4" type="input"/>
      <pin name="count_cmp1~4" type="output"/>
   </inst>
   <inst name="count_cmp1~5" source=".names">
      <pin name="TermCnt1~5" type="input"/>
      <pin name="count_cmp1~5" type="output"/>
   </inst>
   <inst name="count_cmp1~6" source=".names">
      <pin name="TermCnt1~6" type="input"/>
      <pin name="count_cmp1~6" type="output"/>
   </inst>
   <inst name="count_cmp1~7" source=".names">
      <pin name="TermCnt1~7" type="input"/>
      <pin name="count_cmp1~7" type="output"/>
   </inst>
   <inst name="count_cmp1~8" source=".names">
      <pin name="TermCnt1~8" type="input"/>
      <pin name="count_cmp1~8" type="output"/>
   </inst>
   <inst name="count_cmp1~9" source=".names">
      <pin name="TermCnt1~9" type="input"/>
      <pin name="count_cmp1~9" type="output"/>
   </inst>
   <inst name="count_cmp2~0" source=".names">
      <pin name="TermCnt2~0" type="input"/>
      <pin name="count_cmp2~0" type="output"/>
   </inst>
   <inst name="count_cmp2~1" source=".names">
      <pin name="TermCnt2~1" type="input"/>
      <pin name="count_cmp2~1" type="output"/>
   </inst>
   <inst name="count_cmp2~10" source=".names">
      <pin name="TermCnt2~10" type="input"/>
      <pin name="count_cmp2~10" type="output"/>
   </inst>
   <inst name="count_cmp2~11" source=".names">
      <pin name="TermCnt2~11" type="input"/>
      <pin name="count_cmp2~11" type="output"/>
   </inst>
   <inst name="count_cmp2~12" source=".names">
      <pin name="TermCnt2~12" type="input"/>
      <pin name="count_cmp2~12" type="output"/>
   </inst>
   <inst name="count_cmp2~13" source=".names">
      <pin name="TermCnt2~13" type="input"/>
      <pin name="count_cmp2~13" type="output"/>
   </inst>
   <inst name="count_cmp2~14" source=".names">
      <pin name="TermCnt2~14" type="input"/>
      <pin name="count_cmp2~14" type="output"/>
   </inst>
   <inst name="count_cmp2~15" source=".names">
      <pin name="TermCnt2~15" type="input"/>
      <pin name="count_cmp2~15" type="output"/>
   </inst>
   <inst name="count_cmp2~2" source=".names">
      <pin name="TermCnt2~2" type="input"/>
      <pin name="count_cmp2~2" type="output"/>
   </inst>
   <inst name="count_cmp2~3" source=".names">
      <pin name="TermCnt2~3" type="input"/>
      <pin name="count_cmp2~3" type="output"/>
   </inst>
   <inst name="count_cmp2~4" source=".names">
      <pin name="TermCnt2~4" type="input"/>
      <pin name="count_cmp2~4" type="output"/>
   </inst>
   <inst name="count_cmp2~5" source=".names">
      <pin name="TermCnt2~5" type="input"/>
      <pin name="count_cmp2~5" type="output"/>
   </inst>
   <inst name="count_cmp2~6" source=".names">
      <pin name="TermCnt2~6" type="input"/>
      <pin name="count_cmp2~6" type="output"/>
   </inst>
   <inst name="count_cmp2~7" source=".names">
      <pin name="TermCnt2~7" type="input"/>
      <pin name="count_cmp2~7" type="output"/>
   </inst>
   <inst name="count_cmp2~8" source=".names">
      <pin name="TermCnt2~8" type="input"/>
      <pin name="count_cmp2~8" type="output"/>
   </inst>
   <inst name="count_cmp2~9" source=".names">
      <pin name="TermCnt2~9" type="input"/>
      <pin name="count_cmp2~9" type="output"/>
   </inst>
   <inst name="count_cmp3~0" source=".names">
      <pin name="TermCnt3~0" type="input"/>
      <pin name="count_cmp3~0" type="output"/>
   </inst>
   <inst name="count_cmp3~1" source=".names">
      <pin name="TermCnt3~1" type="input"/>
      <pin name="count_cmp3~1" type="output"/>
   </inst>
   <inst name="count_cmp3~10" source=".names">
      <pin name="TermCnt3~10" type="input"/>
      <pin name="count_cmp3~10" type="output"/>
   </inst>
   <inst name="count_cmp3~11" source=".names">
      <pin name="TermCnt3~11" type="input"/>
      <pin name="count_cmp3~11" type="output"/>
   </inst>
   <inst name="count_cmp3~12" source=".names">
      <pin name="TermCnt3~12" type="input"/>
      <pin name="count_cmp3~12" type="output"/>
   </inst>
   <inst name="count_cmp3~13" source=".names">
      <pin name="TermCnt3~13" type="input"/>
      <pin name="count_cmp3~13" type="output"/>
   </inst>
   <inst name="count_cmp3~14" source=".names">
      <pin name="TermCnt3~14" type="input"/>
      <pin name="count_cmp3~14" type="output"/>
   </inst>
   <inst name="count_cmp3~15" source=".names">
      <pin name="TermCnt3~15" type="input"/>
      <pin name="count_cmp3~15" type="output"/>
   </inst>
   <inst name="count_cmp3~2" source=".names">
      <pin name="TermCnt3~2" type="input"/>
      <pin name="count_cmp3~2" type="output"/>
   </inst>
   <inst name="count_cmp3~3" source=".names">
      <pin name="TermCnt3~3" type="input"/>
      <pin name="count_cmp3~3" type="output"/>
   </inst>
   <inst name="count_cmp3~4" source=".names">
      <pin name="TermCnt3~4" type="input"/>
      <pin name="count_cmp3~4" type="output"/>
   </inst>
   <inst name="count_cmp3~5" source=".names">
      <pin name="TermCnt3~5" type="input"/>
      <pin name="count_cmp3~5" type="output"/>
   </inst>
   <inst name="count_cmp3~6" source=".names">
      <pin name="TermCnt3~6" type="input"/>
      <pin name="count_cmp3~6" type="output"/>
   </inst>
   <inst name="count_cmp3~7" source=".names">
      <pin name="TermCnt3~7" type="input"/>
      <pin name="count_cmp3~7" type="output"/>
   </inst>
   <inst name="count_cmp3~8" source=".names">
      <pin name="TermCnt3~8" type="input"/>
      <pin name="count_cmp3~8" type="output"/>
   </inst>
   <inst name="count_cmp3~9" source=".names">
      <pin name="TermCnt3~9" type="input"/>
      <pin name="count_cmp3~9" type="output"/>
   </inst>
   <inst name="count_en0~1" source=".names">
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="count_en0~1" type="output"/>
   </inst>
   <inst name="count_en1~1" source=".names">
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="count_en1~1" type="output"/>
   </inst>
   <inst name="count_en2~1" source=".names">
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="count_en2~1" type="output"/>
   </inst>
   <inst name="count_en3~1" source=".names">
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="count_en3~1" type="output"/>
   </inst>
   <inst name="n1133" source=".names">
      <pin name="count_pulse0~0" type="input"/>
      <pin name="tripIn0" type="input"/>
      <pin name="U_PWM0_tripActive" type="input"/>
      <pin name="n1133" type="output"/>
   </inst>
   <inst name="n1138" source=".names">
      <pin name="n725" type="input"/>
      <pin name="n737" type="input"/>
      <pin name="n747" type="input"/>
      <pin name="useDb0" type="input"/>
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="n1138" type="output"/>
   </inst>
   <inst name="n1143" source=".names">
      <pin name="n749" type="input"/>
      <pin name="count_pulse0~0" type="input"/>
      <pin name="useDb0" type="input"/>
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="n1143" type="output"/>
   </inst>
   <inst name="n1148" source=".names">
      <pin name="n725" type="input"/>
      <pin name="n749" type="input"/>
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="U_PWM0_REDly" type="input"/>
      <pin name="n1148" type="output"/>
   </inst>
   <inst name="n1152" source=".names">
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="n1152" type="output"/>
   </inst>
   <inst name="n1156" source=".names">
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="n1156" type="output"/>
   </inst>
   <inst name="n1160" source=".names">
      <pin name="count_pulse0~0" type="input"/>
      <pin name="n1160" type="output"/>
   </inst>
   <inst name="n1165" source=".names">
      <pin name="n725" type="input"/>
      <pin name="U_PWM0_S1" type="input"/>
      <pin name="U_PWM0_DPWMOutLatch" type="input"/>
      <pin name="n1165" type="output"/>
   </inst>
   <inst name="n1170" source=".names">
      <pin name="n737" type="input"/>
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="U_PWM0_S1" type="input"/>
      <pin name="U_PWM0_FEDly" type="input"/>
      <pin name="n1170" type="output"/>
   </inst>
   <inst name="n1175" source=".names">
      <pin name="count_pulse3~0" type="input"/>
      <pin name="tripIn3" type="input"/>
      <pin name="U_PWM3_tripActive" type="input"/>
      <pin name="n1175" type="output"/>
   </inst>
   <inst name="n1180" source=".names">
      <pin name="n760" type="input"/>
      <pin name="n772" type="input"/>
      <pin name="n782" type="input"/>
      <pin name="useDb3" type="input"/>
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="n1180" type="output"/>
   </inst>
   <inst name="n1185" source=".names">
      <pin name="n784" type="input"/>
      <pin name="count_pulse3~0" type="input"/>
      <pin name="useDb3" type="input"/>
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="n1185" type="output"/>
   </inst>
   <inst name="n1190" source=".names">
      <pin name="n760" type="input"/>
      <pin name="n784" type="input"/>
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="U_PWM3_REDly" type="input"/>
      <pin name="n1190" type="output"/>
   </inst>
   <inst name="n1194" source=".names">
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="n1194" type="output"/>
   </inst>
   <inst name="n1198" source=".names">
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="n1198" type="output"/>
   </inst>
   <inst name="n1202" source=".names">
      <pin name="count_pulse3~0" type="input"/>
      <pin name="n1202" type="output"/>
   </inst>
   <inst name="n1207" source=".names">
      <pin name="n760" type="input"/>
      <pin name="U_PWM3_S1" type="input"/>
      <pin name="U_PWM3_DPWMOutLatch" type="input"/>
      <pin name="n1207" type="output"/>
   </inst>
   <inst name="n1212" source=".names">
      <pin name="n772" type="input"/>
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="U_PWM3_S1" type="input"/>
      <pin name="U_PWM3_FEDly" type="input"/>
      <pin name="n1212" type="output"/>
   </inst>
   <inst name="n1217" source=".names">
      <pin name="count_pulse2~0" type="input"/>
      <pin name="tripIn2" type="input"/>
      <pin name="U_PWM2_tripActive" type="input"/>
      <pin name="n1217" type="output"/>
   </inst>
   <inst name="n1222" source=".names">
      <pin name="n795" type="input"/>
      <pin name="n807" type="input"/>
      <pin name="n817" type="input"/>
      <pin name="useDb2" type="input"/>
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="n1222" type="output"/>
   </inst>
   <inst name="n1227" source=".names">
      <pin name="n819" type="input"/>
      <pin name="count_pulse2~0" type="input"/>
      <pin name="useDb2" type="input"/>
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="n1227" type="output"/>
   </inst>
   <inst name="n1232" source=".names">
      <pin name="n795" type="input"/>
      <pin name="n819" type="input"/>
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="U_PWM2_REDly" type="input"/>
      <pin name="n1232" type="output"/>
   </inst>
   <inst name="n1236" source=".names">
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="n1236" type="output"/>
   </inst>
   <inst name="n1240" source=".names">
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="n1240" type="output"/>
   </inst>
   <inst name="n1244" source=".names">
      <pin name="count_pulse2~0" type="input"/>
      <pin name="n1244" type="output"/>
   </inst>
   <inst name="n1249" source=".names">
      <pin name="n795" type="input"/>
      <pin name="U_PWM2_S1" type="input"/>
      <pin name="U_PWM2_DPWMOutLatch" type="input"/>
      <pin name="n1249" type="output"/>
   </inst>
   <inst name="n1254" source=".names">
      <pin name="n807" type="input"/>
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="U_PWM2_S1" type="input"/>
      <pin name="U_PWM2_FEDly" type="input"/>
      <pin name="n1254" type="output"/>
   </inst>
   <inst name="n1259" source=".names">
      <pin name="count_pulse1~0" type="input"/>
      <pin name="tripIn1" type="input"/>
      <pin name="U_PWM1_tripActive" type="input"/>
      <pin name="n1259" type="output"/>
   </inst>
   <inst name="n1264" source=".names">
      <pin name="n830" type="input"/>
      <pin name="n842" type="input"/>
      <pin name="n852" type="input"/>
      <pin name="useDb1" type="input"/>
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="n1264" type="output"/>
   </inst>
   <inst name="n1269" source=".names">
      <pin name="n854" type="input"/>
      <pin name="count_pulse1~0" type="input"/>
      <pin name="useDb1" type="input"/>
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="n1269" type="output"/>
   </inst>
   <inst name="n1274" source=".names">
      <pin name="n830" type="input"/>
      <pin name="n854" type="input"/>
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="U_PWM1_REDly" type="input"/>
      <pin name="n1274" type="output"/>
   </inst>
   <inst name="n1278" source=".names">
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="n1278" type="output"/>
   </inst>
   <inst name="n1282" source=".names">
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="n1282" type="output"/>
   </inst>
   <inst name="n1286" source=".names">
      <pin name="count_pulse1~0" type="input"/>
      <pin name="n1286" type="output"/>
   </inst>
   <inst name="n1291" source=".names">
      <pin name="n830" type="input"/>
      <pin name="U_PWM1_S1" type="input"/>
      <pin name="U_PWM1_DPWMOutLatch" type="input"/>
      <pin name="n1291" type="output"/>
   </inst>
   <inst name="n1296" source=".names">
      <pin name="n842" type="input"/>
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="U_PWM1_S1" type="input"/>
      <pin name="U_PWM1_FEDly" type="input"/>
      <pin name="n1296" type="output"/>
   </inst>
   <inst name="n678" source=".names">
      <pin name="n679" type="input"/>
      <pin name="Dutymsb0~14" type="input"/>
      <pin name="Dutymsb0~11" type="input"/>
      <pin name="Dutymsb0~8" type="input"/>
      <pin name="Dutymsb0~4" type="input"/>
      <pin name="n678" type="output"/>
   </inst>
   <inst name="n679" source=".names">
      <pin name="Dutymsb0~13" type="input"/>
      <pin name="Dutymsb0~7" type="input"/>
      <pin name="Dutymsb0~5" type="input"/>
      <pin name="Dutymsb0~1" type="input"/>
      <pin name="n679" type="output"/>
   </inst>
   <inst name="n680" source=".names">
      <pin name="Dutymsb0~12" type="input"/>
      <pin name="Dutymsb0~10" type="input"/>
      <pin name="Dutymsb0~9" type="input"/>
      <pin name="Dutymsb0~6" type="input"/>
      <pin name="n680" type="output"/>
   </inst>
   <inst name="n681" source=".names">
      <pin name="Dutymsb0~15" type="input"/>
      <pin name="Dutymsb0~3" type="input"/>
      <pin name="Dutymsb0~2" type="input"/>
      <pin name="Dutymsb0~0" type="input"/>
      <pin name="n681" type="output"/>
   </inst>
   <inst name="n683" source=".names">
      <pin name="tripCfg0~0" type="input"/>
      <pin name="U_PWM0_tripActive" type="input"/>
      <pin name="n683" type="output"/>
   </inst>
   <inst name="n684" source=".names">
      <pin name="DbCfg0~2" type="input"/>
      <pin name="DbCfg0~1" type="input"/>
      <pin name="U_PWM0_REDly" type="input"/>
      <pin name="n684" type="output"/>
   </inst>
   <inst name="n686" source=".names">
      <pin name="DbCfg0~3" type="input"/>
      <pin name="DbCfg0~0" type="input"/>
      <pin name="U_PWM0_FEDly" type="input"/>
      <pin name="n686" type="output"/>
   </inst>
   <inst name="n690" source=".names">
      <pin name="n691" type="input"/>
      <pin name="Dutymsb1~14" type="input"/>
      <pin name="Dutymsb1~11" type="input"/>
      <pin name="Dutymsb1~8" type="input"/>
      <pin name="Dutymsb1~4" type="input"/>
      <pin name="n690" type="output"/>
   </inst>
   <inst name="n691" source=".names">
      <pin name="Dutymsb1~13" type="input"/>
      <pin name="Dutymsb1~7" type="input"/>
      <pin name="Dutymsb1~5" type="input"/>
      <pin name="Dutymsb1~1" type="input"/>
      <pin name="n691" type="output"/>
   </inst>
   <inst name="n692" source=".names">
      <pin name="Dutymsb1~12" type="input"/>
      <pin name="Dutymsb1~10" type="input"/>
      <pin name="Dutymsb1~9" type="input"/>
      <pin name="Dutymsb1~6" type="input"/>
      <pin name="n692" type="output"/>
   </inst>
   <inst name="n693" source=".names">
      <pin name="Dutymsb1~15" type="input"/>
      <pin name="Dutymsb1~3" type="input"/>
      <pin name="Dutymsb1~2" type="input"/>
      <pin name="Dutymsb1~0" type="input"/>
      <pin name="n693" type="output"/>
   </inst>
   <inst name="n695" source=".names">
      <pin name="tripCfg1~0" type="input"/>
      <pin name="U_PWM1_tripActive" type="input"/>
      <pin name="n695" type="output"/>
   </inst>
   <inst name="n696" source=".names">
      <pin name="DbCfg1~2" type="input"/>
      <pin name="DbCfg1~1" type="input"/>
      <pin name="U_PWM1_REDly" type="input"/>
      <pin name="n696" type="output"/>
   </inst>
   <inst name="n698" source=".names">
      <pin name="DbCfg1~3" type="input"/>
      <pin name="DbCfg1~0" type="input"/>
      <pin name="U_PWM1_FEDly" type="input"/>
      <pin name="n698" type="output"/>
   </inst>
   <inst name="n702" source=".names">
      <pin name="n703" type="input"/>
      <pin name="Dutymsb2~14" type="input"/>
      <pin name="Dutymsb2~11" type="input"/>
      <pin name="Dutymsb2~8" type="input"/>
      <pin name="Dutymsb2~4" type="input"/>
      <pin name="n702" type="output"/>
   </inst>
   <inst name="n703" source=".names">
      <pin name="Dutymsb2~13" type="input"/>
      <pin name="Dutymsb2~7" type="input"/>
      <pin name="Dutymsb2~5" type="input"/>
      <pin name="Dutymsb2~1" type="input"/>
      <pin name="n703" type="output"/>
   </inst>
   <inst name="n704" source=".names">
      <pin name="Dutymsb2~12" type="input"/>
      <pin name="Dutymsb2~10" type="input"/>
      <pin name="Dutymsb2~9" type="input"/>
      <pin name="Dutymsb2~6" type="input"/>
      <pin name="n704" type="output"/>
   </inst>
   <inst name="n705" source=".names">
      <pin name="Dutymsb2~15" type="input"/>
      <pin name="Dutymsb2~3" type="input"/>
      <pin name="Dutymsb2~2" type="input"/>
      <pin name="Dutymsb2~0" type="input"/>
      <pin name="n705" type="output"/>
   </inst>
   <inst name="n707" source=".names">
      <pin name="tripCfg2~0" type="input"/>
      <pin name="U_PWM2_tripActive" type="input"/>
      <pin name="n707" type="output"/>
   </inst>
   <inst name="n708" source=".names">
      <pin name="DbCfg2~2" type="input"/>
      <pin name="DbCfg2~1" type="input"/>
      <pin name="U_PWM2_REDly" type="input"/>
      <pin name="n708" type="output"/>
   </inst>
   <inst name="n710" source=".names">
      <pin name="DbCfg2~3" type="input"/>
      <pin name="DbCfg2~0" type="input"/>
      <pin name="U_PWM2_FEDly" type="input"/>
      <pin name="n710" type="output"/>
   </inst>
   <inst name="n714" source=".names">
      <pin name="n715" type="input"/>
      <pin name="Dutymsb3~14" type="input"/>
      <pin name="Dutymsb3~11" type="input"/>
      <pin name="Dutymsb3~8" type="input"/>
      <pin name="Dutymsb3~4" type="input"/>
      <pin name="n714" type="output"/>
   </inst>
   <inst name="n715" source=".names">
      <pin name="Dutymsb3~13" type="input"/>
      <pin name="Dutymsb3~7" type="input"/>
      <pin name="Dutymsb3~5" type="input"/>
      <pin name="Dutymsb3~1" type="input"/>
      <pin name="n715" type="output"/>
   </inst>
   <inst name="n716" source=".names">
      <pin name="Dutymsb3~12" type="input"/>
      <pin name="Dutymsb3~10" type="input"/>
      <pin name="Dutymsb3~9" type="input"/>
      <pin name="Dutymsb3~6" type="input"/>
      <pin name="n716" type="output"/>
   </inst>
   <inst name="n717" source=".names">
      <pin name="Dutymsb3~15" type="input"/>
      <pin name="Dutymsb3~3" type="input"/>
      <pin name="Dutymsb3~2" type="input"/>
      <pin name="Dutymsb3~0" type="input"/>
      <pin name="n717" type="output"/>
   </inst>
   <inst name="n719" source=".names">
      <pin name="tripCfg3~0" type="input"/>
      <pin name="U_PWM3_tripActive" type="input"/>
      <pin name="n719" type="output"/>
   </inst>
   <inst name="n720" source=".names">
      <pin name="DbCfg3~2" type="input"/>
      <pin name="DbCfg3~1" type="input"/>
      <pin name="U_PWM3_REDly" type="input"/>
      <pin name="n720" type="output"/>
   </inst>
   <inst name="n722" source=".names">
      <pin name="DbCfg3~3" type="input"/>
      <pin name="DbCfg3~0" type="input"/>
      <pin name="U_PWM3_FEDly" type="input"/>
      <pin name="n722" type="output"/>
   </inst>
   <inst name="n725" source=".names">
      <pin name="n726" type="input"/>
      <pin name="n730" type="input"/>
      <pin name="n732" type="input"/>
      <pin name="n734" type="input"/>
      <pin name="n736" type="input"/>
      <pin name="n725" type="output"/>
   </inst>
   <inst name="n726" source=".names">
      <pin name="n727" type="input"/>
      <pin name="n728" type="input"/>
      <pin name="n729" type="input"/>
      <pin name="count_val0~14" type="input"/>
      <pin name="Dutymsb0~14" type="input"/>
      <pin name="n726" type="output"/>
   </inst>
   <inst name="n727" source=".names">
      <pin name="count_val0~13" type="input"/>
      <pin name="Dutymsb0~13" type="input"/>
      <pin name="n727" type="output"/>
   </inst>
   <inst name="n728" source=".names">
      <pin name="count_val0~9" type="input"/>
      <pin name="count_val0~2" type="input"/>
      <pin name="Dutymsb0~9" type="input"/>
      <pin name="Dutymsb0~2" type="input"/>
      <pin name="n728" type="output"/>
   </inst>
   <inst name="n729" source=".names">
      <pin name="count_val0~9" type="input"/>
      <pin name="count_val0~4" type="input"/>
      <pin name="Dutymsb0~9" type="input"/>
      <pin name="Dutymsb0~4" type="input"/>
      <pin name="n729" type="output"/>
   </inst>
   <inst name="n730" source=".names">
      <pin name="n731" type="input"/>
      <pin name="count_val0~6" type="input"/>
      <pin name="count_val0~2" type="input"/>
      <pin name="Dutymsb0~6" type="input"/>
      <pin name="Dutymsb0~2" type="input"/>
      <pin name="n730" type="output"/>
   </inst>
   <inst name="n731" source=".names">
      <pin name="count_val0~4" type="input"/>
      <pin name="Dutymsb0~4" type="input"/>
      <pin name="n731" type="output"/>
   </inst>
   <inst name="n732" source=".names">
      <pin name="n733" type="input"/>
      <pin name="count_val0~7" type="input"/>
      <pin name="count_val0~3" type="input"/>
      <pin name="Dutymsb0~7" type="input"/>
      <pin name="Dutymsb0~3" type="input"/>
      <pin name="n732" type="output"/>
   </inst>
   <inst name="n733" source=".names">
      <pin name="count_val0~11" type="input"/>
      <pin name="count_val0~0" type="input"/>
      <pin name="Dutymsb0~11" type="input"/>
      <pin name="Dutymsb0~0" type="input"/>
      <pin name="n733" type="output"/>
   </inst>
   <inst name="n734" source=".names">
      <pin name="n735" type="input"/>
      <pin name="count_val0~12" type="input"/>
      <pin name="count_val0~5" type="input"/>
      <pin name="Dutymsb0~12" type="input"/>
      <pin name="Dutymsb0~5" type="input"/>
      <pin name="n734" type="output"/>
   </inst>
   <inst name="n735" source=".names">
      <pin name="count_val0~8" type="input"/>
      <pin name="count_val0~1" type="input"/>
      <pin name="Dutymsb0~8" type="input"/>
      <pin name="Dutymsb0~1" type="input"/>
      <pin name="n735" type="output"/>
   </inst>
   <inst name="n736" source=".names">
      <pin name="count_val0~15" type="input"/>
      <pin name="count_val0~10" type="input"/>
      <pin name="Dutymsb0~15" type="input"/>
      <pin name="Dutymsb0~10" type="input"/>
      <pin name="n736" type="output"/>
   </inst>
   <inst name="n737" source=".names">
      <pin name="n738" type="input"/>
      <pin name="n740" type="input"/>
      <pin name="n742" type="input"/>
      <pin name="n746" type="input"/>
      <pin name="n737" type="output"/>
   </inst>
   <inst name="n738" source=".names">
      <pin name="n739" type="input"/>
      <pin name="count_val0~24" type="input"/>
      <pin name="count_val0~16" type="input"/>
      <pin name="feDlyCnt0~8" type="input"/>
      <pin name="feDlyCnt0~0" type="input"/>
      <pin name="n738" type="output"/>
   </inst>
   <inst name="n739" source=".names">
      <pin name="count_val0~22" type="input"/>
      <pin name="feDlyCnt0~6" type="input"/>
      <pin name="n739" type="output"/>
   </inst>
   <inst name="n740" source=".names">
      <pin name="n741" type="input"/>
      <pin name="count_val0~25" type="input"/>
      <pin name="count_val0~19" type="input"/>
      <pin name="feDlyCnt0~9" type="input"/>
      <pin name="feDlyCnt0~3" type="input"/>
      <pin name="n740" type="output"/>
   </inst>
   <inst name="n741" source=".names">
      <pin name="count_val0~17" type="input"/>
      <pin name="feDlyCnt0~1" type="input"/>
      <pin name="n741" type="output"/>
   </inst>
   <inst name="n742" source=".names">
      <pin name="n743" type="input"/>
      <pin name="n744" type="input"/>
      <pin name="n745" type="input"/>
      <pin name="count_val0~19" type="input"/>
      <pin name="feDlyCnt0~3" type="input"/>
      <pin name="n742" type="output"/>
   </inst>
   <inst name="n743" source=".names">
      <pin name="count_val0~20" type="input"/>
      <pin name="count_val0~17" type="input"/>
      <pin name="feDlyCnt0~4" type="input"/>
      <pin name="feDlyCnt0~1" type="input"/>
      <pin name="n743" type="output"/>
   </inst>
   <inst name="n744" source=".names">
      <pin name="count_val0~18" type="input"/>
      <pin name="feDlyCnt0~2" type="input"/>
      <pin name="n744" type="output"/>
   </inst>
   <inst name="n745" source=".names">
      <pin name="count_val0~21" type="input"/>
      <pin name="count_val0~20" type="input"/>
      <pin name="feDlyCnt0~5" type="input"/>
      <pin name="feDlyCnt0~4" type="input"/>
      <pin name="n745" type="output"/>
   </inst>
   <inst name="n746" source=".names">
      <pin name="count_val0~23" type="input"/>
      <pin name="count_val0~21" type="input"/>
      <pin name="feDlyCnt0~7" type="input"/>
      <pin name="feDlyCnt0~5" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="n746" type="output"/>
   </inst>
   <inst name="n747" source=".names">
      <pin name="count_pulse0~0" type="input"/>
      <pin name="useDb0" type="input"/>
      <pin name="U_PWM0_DbcFSM~1" type="input"/>
      <pin name="U_PWM0_DbcFSM~0" type="input"/>
      <pin name="n747" type="output"/>
   </inst>
   <inst name="n749" source=".names">
      <pin name="n750" type="input"/>
      <pin name="n752" type="input"/>
      <pin name="n754" type="input"/>
      <pin name="count_val0~19" type="input"/>
      <pin name="reDlyCnt0~3" type="input"/>
      <pin name="n749" type="output"/>
   </inst>
   <inst name="n750" source=".names">
      <pin name="n751" type="input"/>
      <pin name="count_val0~23" type="input"/>
      <pin name="count_val0~21" type="input"/>
      <pin name="reDlyCnt0~7" type="input"/>
      <pin name="reDlyCnt0~5" type="input"/>
      <pin name="n750" type="output"/>
   </inst>
   <inst name="n751" source=".names">
      <pin name="count_val0~20" type="input"/>
      <pin name="count_val0~18" type="input"/>
      <pin name="reDlyCnt0~4" type="input"/>
      <pin name="reDlyCnt0~2" type="input"/>
      <pin name="n751" type="output"/>
   </inst>
   <inst name="n752" source=".names">
      <pin name="n753" type="input"/>
      <pin name="count_val0~22" type="input"/>
      <pin name="count_val0~17" type="input"/>
      <pin name="reDlyCnt0~6" type="input"/>
      <pin name="reDlyCnt0~1" type="input"/>
      <pin name="n752" type="output"/>
   </inst>
   <inst name="n753" source=".names">
      <pin name="count_val0~25" type="input"/>
      <pin name="count_val0~24" type="input"/>
      <pin name="reDlyCnt0~9" type="input"/>
      <pin name="reDlyCnt0~8" type="input"/>
      <pin name="n753" type="output"/>
   </inst>
   <inst name="n754" source=".names">
      <pin name="count_val0~16" type="input"/>
      <pin name="reDlyCnt0~0" type="input"/>
      <pin name="n754" type="output"/>
   </inst>
   <inst name="n760" source=".names">
      <pin name="n761" type="input"/>
      <pin name="n765" type="input"/>
      <pin name="n767" type="input"/>
      <pin name="n769" type="input"/>
      <pin name="n771" type="input"/>
      <pin name="n760" type="output"/>
   </inst>
   <inst name="n761" source=".names">
      <pin name="n762" type="input"/>
      <pin name="n763" type="input"/>
      <pin name="n764" type="input"/>
      <pin name="count_val3~14" type="input"/>
      <pin name="Dutymsb3~14" type="input"/>
      <pin name="n761" type="output"/>
   </inst>
   <inst name="n762" source=".names">
      <pin name="count_val3~13" type="input"/>
      <pin name="Dutymsb3~13" type="input"/>
      <pin name="n762" type="output"/>
   </inst>
   <inst name="n763" source=".names">
      <pin name="count_val3~9" type="input"/>
      <pin name="count_val3~2" type="input"/>
      <pin name="Dutymsb3~9" type="input"/>
      <pin name="Dutymsb3~2" type="input"/>
      <pin name="n763" type="output"/>
   </inst>
   <inst name="n764" source=".names">
      <pin name="count_val3~9" type="input"/>
      <pin name="count_val3~4" type="input"/>
      <pin name="Dutymsb3~9" type="input"/>
      <pin name="Dutymsb3~4" type="input"/>
      <pin name="n764" type="output"/>
   </inst>
   <inst name="n765" source=".names">
      <pin name="n766" type="input"/>
      <pin name="count_val3~6" type="input"/>
      <pin name="count_val3~2" type="input"/>
      <pin name="Dutymsb3~6" type="input"/>
      <pin name="Dutymsb3~2" type="input"/>
      <pin name="n765" type="output"/>
   </inst>
   <inst name="n766" source=".names">
      <pin name="count_val3~4" type="input"/>
      <pin name="Dutymsb3~4" type="input"/>
      <pin name="n766" type="output"/>
   </inst>
   <inst name="n767" source=".names">
      <pin name="n768" type="input"/>
      <pin name="count_val3~7" type="input"/>
      <pin name="count_val3~3" type="input"/>
      <pin name="Dutymsb3~7" type="input"/>
      <pin name="Dutymsb3~3" type="input"/>
      <pin name="n767" type="output"/>
   </inst>
   <inst name="n768" source=".names">
      <pin name="count_val3~11" type="input"/>
      <pin name="count_val3~0" type="input"/>
      <pin name="Dutymsb3~11" type="input"/>
      <pin name="Dutymsb3~0" type="input"/>
      <pin name="n768" type="output"/>
   </inst>
   <inst name="n769" source=".names">
      <pin name="n770" type="input"/>
      <pin name="count_val3~12" type="input"/>
      <pin name="count_val3~5" type="input"/>
      <pin name="Dutymsb3~12" type="input"/>
      <pin name="Dutymsb3~5" type="input"/>
      <pin name="n769" type="output"/>
   </inst>
   <inst name="n770" source=".names">
      <pin name="count_val3~8" type="input"/>
      <pin name="count_val3~1" type="input"/>
      <pin name="Dutymsb3~8" type="input"/>
      <pin name="Dutymsb3~1" type="input"/>
      <pin name="n770" type="output"/>
   </inst>
   <inst name="n771" source=".names">
      <pin name="count_val3~15" type="input"/>
      <pin name="count_val3~10" type="input"/>
      <pin name="Dutymsb3~15" type="input"/>
      <pin name="Dutymsb3~10" type="input"/>
      <pin name="n771" type="output"/>
   </inst>
   <inst name="n772" source=".names">
      <pin name="n773" type="input"/>
      <pin name="n775" type="input"/>
      <pin name="n777" type="input"/>
      <pin name="n781" type="input"/>
      <pin name="n772" type="output"/>
   </inst>
   <inst name="n773" source=".names">
      <pin name="n774" type="input"/>
      <pin name="count_val3~24" type="input"/>
      <pin name="count_val3~16" type="input"/>
      <pin name="feDlyCnt3~8" type="input"/>
      <pin name="feDlyCnt3~0" type="input"/>
      <pin name="n773" type="output"/>
   </inst>
   <inst name="n774" source=".names">
      <pin name="count_val3~22" type="input"/>
      <pin name="feDlyCnt3~6" type="input"/>
      <pin name="n774" type="output"/>
   </inst>
   <inst name="n775" source=".names">
      <pin name="n776" type="input"/>
      <pin name="count_val3~25" type="input"/>
      <pin name="count_val3~19" type="input"/>
      <pin name="feDlyCnt3~9" type="input"/>
      <pin name="feDlyCnt3~3" type="input"/>
      <pin name="n775" type="output"/>
   </inst>
   <inst name="n776" source=".names">
      <pin name="count_val3~17" type="input"/>
      <pin name="feDlyCnt3~1" type="input"/>
      <pin name="n776" type="output"/>
   </inst>
   <inst name="n777" source=".names">
      <pin name="n778" type="input"/>
      <pin name="n779" type="input"/>
      <pin name="n780" type="input"/>
      <pin name="count_val3~19" type="input"/>
      <pin name="feDlyCnt3~3" type="input"/>
      <pin name="n777" type="output"/>
   </inst>
   <inst name="n778" source=".names">
      <pin name="count_val3~20" type="input"/>
      <pin name="count_val3~17" type="input"/>
      <pin name="feDlyCnt3~4" type="input"/>
      <pin name="feDlyCnt3~1" type="input"/>
      <pin name="n778" type="output"/>
   </inst>
   <inst name="n779" source=".names">
      <pin name="count_val3~18" type="input"/>
      <pin name="feDlyCnt3~2" type="input"/>
      <pin name="n779" type="output"/>
   </inst>
   <inst name="n780" source=".names">
      <pin name="count_val3~21" type="input"/>
      <pin name="count_val3~20" type="input"/>
      <pin name="feDlyCnt3~5" type="input"/>
      <pin name="feDlyCnt3~4" type="input"/>
      <pin name="n780" type="output"/>
   </inst>
   <inst name="n781" source=".names">
      <pin name="count_val3~23" type="input"/>
      <pin name="count_val3~21" type="input"/>
      <pin name="feDlyCnt3~7" type="input"/>
      <pin name="feDlyCnt3~5" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="n781" type="output"/>
   </inst>
   <inst name="n782" source=".names">
      <pin name="count_pulse3~0" type="input"/>
      <pin name="useDb3" type="input"/>
      <pin name="U_PWM3_DbcFSM~1" type="input"/>
      <pin name="U_PWM3_DbcFSM~0" type="input"/>
      <pin name="n782" type="output"/>
   </inst>
   <inst name="n784" source=".names">
      <pin name="n785" type="input"/>
      <pin name="n787" type="input"/>
      <pin name="n789" type="input"/>
      <pin name="count_val3~19" type="input"/>
      <pin name="reDlyCnt3~3" type="input"/>
      <pin name="n784" type="output"/>
   </inst>
   <inst name="n785" source=".names">
      <pin name="n786" type="input"/>
      <pin name="count_val3~23" type="input"/>
      <pin name="count_val3~21" type="input"/>
      <pin name="reDlyCnt3~7" type="input"/>
      <pin name="reDlyCnt3~5" type="input"/>
      <pin name="n785" type="output"/>
   </inst>
   <inst name="n786" source=".names">
      <pin name="count_val3~20" type="input"/>
      <pin name="count_val3~18" type="input"/>
      <pin name="reDlyCnt3~4" type="input"/>
      <pin name="reDlyCnt3~2" type="input"/>
      <pin name="n786" type="output"/>
   </inst>
   <inst name="n787" source=".names">
      <pin name="n788" type="input"/>
      <pin name="count_val3~22" type="input"/>
      <pin name="count_val3~17" type="input"/>
      <pin name="reDlyCnt3~6" type="input"/>
      <pin name="reDlyCnt3~1" type="input"/>
      <pin name="n787" type="output"/>
   </inst>
   <inst name="n788" source=".names">
      <pin name="count_val3~25" type="input"/>
      <pin name="count_val3~24" type="input"/>
      <pin name="reDlyCnt3~9" type="input"/>
      <pin name="reDlyCnt3~8" type="input"/>
      <pin name="n788" type="output"/>
   </inst>
   <inst name="n789" source=".names">
      <pin name="count_val3~16" type="input"/>
      <pin name="reDlyCnt3~0" type="input"/>
      <pin name="n789" type="output"/>
   </inst>
   <inst name="n795" source=".names">
      <pin name="n796" type="input"/>
      <pin name="n800" type="input"/>
      <pin name="n802" type="input"/>
      <pin name="n804" type="input"/>
      <pin name="n806" type="input"/>
      <pin name="n795" type="output"/>
   </inst>
   <inst name="n796" source=".names">
      <pin name="n797" type="input"/>
      <pin name="n798" type="input"/>
      <pin name="n799" type="input"/>
      <pin name="count_val2~14" type="input"/>
      <pin name="Dutymsb2~14" type="input"/>
      <pin name="n796" type="output"/>
   </inst>
   <inst name="n797" source=".names">
      <pin name="count_val2~13" type="input"/>
      <pin name="Dutymsb2~13" type="input"/>
      <pin name="n797" type="output"/>
   </inst>
   <inst name="n798" source=".names">
      <pin name="count_val2~9" type="input"/>
      <pin name="count_val2~2" type="input"/>
      <pin name="Dutymsb2~9" type="input"/>
      <pin name="Dutymsb2~2" type="input"/>
      <pin name="n798" type="output"/>
   </inst>
   <inst name="n799" source=".names">
      <pin name="count_val2~9" type="input"/>
      <pin name="count_val2~4" type="input"/>
      <pin name="Dutymsb2~9" type="input"/>
      <pin name="Dutymsb2~4" type="input"/>
      <pin name="n799" type="output"/>
   </inst>
   <inst name="n800" source=".names">
      <pin name="n801" type="input"/>
      <pin name="count_val2~6" type="input"/>
      <pin name="count_val2~2" type="input"/>
      <pin name="Dutymsb2~6" type="input"/>
      <pin name="Dutymsb2~2" type="input"/>
      <pin name="n800" type="output"/>
   </inst>
   <inst name="n801" source=".names">
      <pin name="count_val2~4" type="input"/>
      <pin name="Dutymsb2~4" type="input"/>
      <pin name="n801" type="output"/>
   </inst>
   <inst name="n802" source=".names">
      <pin name="n803" type="input"/>
      <pin name="count_val2~7" type="input"/>
      <pin name="count_val2~3" type="input"/>
      <pin name="Dutymsb2~7" type="input"/>
      <pin name="Dutymsb2~3" type="input"/>
      <pin name="n802" type="output"/>
   </inst>
   <inst name="n803" source=".names">
      <pin name="count_val2~11" type="input"/>
      <pin name="count_val2~0" type="input"/>
      <pin name="Dutymsb2~11" type="input"/>
      <pin name="Dutymsb2~0" type="input"/>
      <pin name="n803" type="output"/>
   </inst>
   <inst name="n804" source=".names">
      <pin name="n805" type="input"/>
      <pin name="count_val2~12" type="input"/>
      <pin name="count_val2~5" type="input"/>
      <pin name="Dutymsb2~12" type="input"/>
      <pin name="Dutymsb2~5" type="input"/>
      <pin name="n804" type="output"/>
   </inst>
   <inst name="n805" source=".names">
      <pin name="count_val2~8" type="input"/>
      <pin name="count_val2~1" type="input"/>
      <pin name="Dutymsb2~8" type="input"/>
      <pin name="Dutymsb2~1" type="input"/>
      <pin name="n805" type="output"/>
   </inst>
   <inst name="n806" source=".names">
      <pin name="count_val2~15" type="input"/>
      <pin name="count_val2~10" type="input"/>
      <pin name="Dutymsb2~15" type="input"/>
      <pin name="Dutymsb2~10" type="input"/>
      <pin name="n806" type="output"/>
   </inst>
   <inst name="n807" source=".names">
      <pin name="n808" type="input"/>
      <pin name="n810" type="input"/>
      <pin name="n812" type="input"/>
      <pin name="n816" type="input"/>
      <pin name="n807" type="output"/>
   </inst>
   <inst name="n808" source=".names">
      <pin name="n809" type="input"/>
      <pin name="count_val2~24" type="input"/>
      <pin name="count_val2~16" type="input"/>
      <pin name="feDlyCnt2~8" type="input"/>
      <pin name="feDlyCnt2~0" type="input"/>
      <pin name="n808" type="output"/>
   </inst>
   <inst name="n809" source=".names">
      <pin name="count_val2~22" type="input"/>
      <pin name="feDlyCnt2~6" type="input"/>
      <pin name="n809" type="output"/>
   </inst>
   <inst name="n810" source=".names">
      <pin name="n811" type="input"/>
      <pin name="count_val2~25" type="input"/>
      <pin name="count_val2~19" type="input"/>
      <pin name="feDlyCnt2~9" type="input"/>
      <pin name="feDlyCnt2~3" type="input"/>
      <pin name="n810" type="output"/>
   </inst>
   <inst name="n811" source=".names">
      <pin name="count_val2~17" type="input"/>
      <pin name="feDlyCnt2~1" type="input"/>
      <pin name="n811" type="output"/>
   </inst>
   <inst name="n812" source=".names">
      <pin name="n813" type="input"/>
      <pin name="n814" type="input"/>
      <pin name="n815" type="input"/>
      <pin name="count_val2~19" type="input"/>
      <pin name="feDlyCnt2~3" type="input"/>
      <pin name="n812" type="output"/>
   </inst>
   <inst name="n813" source=".names">
      <pin name="count_val2~20" type="input"/>
      <pin name="count_val2~17" type="input"/>
      <pin name="feDlyCnt2~4" type="input"/>
      <pin name="feDlyCnt2~1" type="input"/>
      <pin name="n813" type="output"/>
   </inst>
   <inst name="n814" source=".names">
      <pin name="count_val2~18" type="input"/>
      <pin name="feDlyCnt2~2" type="input"/>
      <pin name="n814" type="output"/>
   </inst>
   <inst name="n815" source=".names">
      <pin name="count_val2~21" type="input"/>
      <pin name="count_val2~20" type="input"/>
      <pin name="feDlyCnt2~5" type="input"/>
      <pin name="feDlyCnt2~4" type="input"/>
      <pin name="n815" type="output"/>
   </inst>
   <inst name="n816" source=".names">
      <pin name="count_val2~23" type="input"/>
      <pin name="count_val2~21" type="input"/>
      <pin name="feDlyCnt2~7" type="input"/>
      <pin name="feDlyCnt2~5" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="n816" type="output"/>
   </inst>
   <inst name="n817" source=".names">
      <pin name="count_pulse2~0" type="input"/>
      <pin name="useDb2" type="input"/>
      <pin name="U_PWM2_DbcFSM~1" type="input"/>
      <pin name="U_PWM2_DbcFSM~0" type="input"/>
      <pin name="n817" type="output"/>
   </inst>
   <inst name="n819" source=".names">
      <pin name="n820" type="input"/>
      <pin name="n822" type="input"/>
      <pin name="n824" type="input"/>
      <pin name="count_val2~19" type="input"/>
      <pin name="reDlyCnt2~3" type="input"/>
      <pin name="n819" type="output"/>
   </inst>
   <inst name="n820" source=".names">
      <pin name="n821" type="input"/>
      <pin name="count_val2~23" type="input"/>
      <pin name="count_val2~21" type="input"/>
      <pin name="reDlyCnt2~7" type="input"/>
      <pin name="reDlyCnt2~5" type="input"/>
      <pin name="n820" type="output"/>
   </inst>
   <inst name="n821" source=".names">
      <pin name="count_val2~20" type="input"/>
      <pin name="count_val2~18" type="input"/>
      <pin name="reDlyCnt2~4" type="input"/>
      <pin name="reDlyCnt2~2" type="input"/>
      <pin name="n821" type="output"/>
   </inst>
   <inst name="n822" source=".names">
      <pin name="n823" type="input"/>
      <pin name="count_val2~22" type="input"/>
      <pin name="count_val2~17" type="input"/>
      <pin name="reDlyCnt2~6" type="input"/>
      <pin name="reDlyCnt2~1" type="input"/>
      <pin name="n822" type="output"/>
   </inst>
   <inst name="n823" source=".names">
      <pin name="count_val2~25" type="input"/>
      <pin name="count_val2~24" type="input"/>
      <pin name="reDlyCnt2~9" type="input"/>
      <pin name="reDlyCnt2~8" type="input"/>
      <pin name="n823" type="output"/>
   </inst>
   <inst name="n824" source=".names">
      <pin name="count_val2~16" type="input"/>
      <pin name="reDlyCnt2~0" type="input"/>
      <pin name="n824" type="output"/>
   </inst>
   <inst name="n830" source=".names">
      <pin name="n831" type="input"/>
      <pin name="n835" type="input"/>
      <pin name="n837" type="input"/>
      <pin name="n839" type="input"/>
      <pin name="n841" type="input"/>
      <pin name="n830" type="output"/>
   </inst>
   <inst name="n831" source=".names">
      <pin name="n832" type="input"/>
      <pin name="n833" type="input"/>
      <pin name="n834" type="input"/>
      <pin name="count_val1~14" type="input"/>
      <pin name="Dutymsb1~14" type="input"/>
      <pin name="n831" type="output"/>
   </inst>
   <inst name="n832" source=".names">
      <pin name="count_val1~13" type="input"/>
      <pin name="Dutymsb1~13" type="input"/>
      <pin name="n832" type="output"/>
   </inst>
   <inst name="n833" source=".names">
      <pin name="count_val1~9" type="input"/>
      <pin name="count_val1~2" type="input"/>
      <pin name="Dutymsb1~9" type="input"/>
      <pin name="Dutymsb1~2" type="input"/>
      <pin name="n833" type="output"/>
   </inst>
   <inst name="n834" source=".names">
      <pin name="count_val1~9" type="input"/>
      <pin name="count_val1~4" type="input"/>
      <pin name="Dutymsb1~9" type="input"/>
      <pin name="Dutymsb1~4" type="input"/>
      <pin name="n834" type="output"/>
   </inst>
   <inst name="n835" source=".names">
      <pin name="n836" type="input"/>
      <pin name="count_val1~6" type="input"/>
      <pin name="count_val1~2" type="input"/>
      <pin name="Dutymsb1~6" type="input"/>
      <pin name="Dutymsb1~2" type="input"/>
      <pin name="n835" type="output"/>
   </inst>
   <inst name="n836" source=".names">
      <pin name="count_val1~4" type="input"/>
      <pin name="Dutymsb1~4" type="input"/>
      <pin name="n836" type="output"/>
   </inst>
   <inst name="n837" source=".names">
      <pin name="n838" type="input"/>
      <pin name="count_val1~7" type="input"/>
      <pin name="count_val1~3" type="input"/>
      <pin name="Dutymsb1~7" type="input"/>
      <pin name="Dutymsb1~3" type="input"/>
      <pin name="n837" type="output"/>
   </inst>
   <inst name="n838" source=".names">
      <pin name="count_val1~11" type="input"/>
      <pin name="count_val1~0" type="input"/>
      <pin name="Dutymsb1~11" type="input"/>
      <pin name="Dutymsb1~0" type="input"/>
      <pin name="n838" type="output"/>
   </inst>
   <inst name="n839" source=".names">
      <pin name="n840" type="input"/>
      <pin name="count_val1~12" type="input"/>
      <pin name="count_val1~5" type="input"/>
      <pin name="Dutymsb1~12" type="input"/>
      <pin name="Dutymsb1~5" type="input"/>
      <pin name="n839" type="output"/>
   </inst>
   <inst name="n840" source=".names">
      <pin name="count_val1~8" type="input"/>
      <pin name="count_val1~1" type="input"/>
      <pin name="Dutymsb1~8" type="input"/>
      <pin name="Dutymsb1~1" type="input"/>
      <pin name="n840" type="output"/>
   </inst>
   <inst name="n841" source=".names">
      <pin name="count_val1~15" type="input"/>
      <pin name="count_val1~10" type="input"/>
      <pin name="Dutymsb1~15" type="input"/>
      <pin name="Dutymsb1~10" type="input"/>
      <pin name="n841" type="output"/>
   </inst>
   <inst name="n842" source=".names">
      <pin name="n843" type="input"/>
      <pin name="n845" type="input"/>
      <pin name="n847" type="input"/>
      <pin name="n851" type="input"/>
      <pin name="n842" type="output"/>
   </inst>
   <inst name="n843" source=".names">
      <pin name="n844" type="input"/>
      <pin name="count_val1~24" type="input"/>
      <pin name="count_val1~16" type="input"/>
      <pin name="feDlyCnt1~8" type="input"/>
      <pin name="feDlyCnt1~0" type="input"/>
      <pin name="n843" type="output"/>
   </inst>
   <inst name="n844" source=".names">
      <pin name="count_val1~22" type="input"/>
      <pin name="feDlyCnt1~6" type="input"/>
      <pin name="n844" type="output"/>
   </inst>
   <inst name="n845" source=".names">
      <pin name="n846" type="input"/>
      <pin name="count_val1~25" type="input"/>
      <pin name="count_val1~19" type="input"/>
      <pin name="feDlyCnt1~9" type="input"/>
      <pin name="feDlyCnt1~3" type="input"/>
      <pin name="n845" type="output"/>
   </inst>
   <inst name="n846" source=".names">
      <pin name="count_val1~17" type="input"/>
      <pin name="feDlyCnt1~1" type="input"/>
      <pin name="n846" type="output"/>
   </inst>
   <inst name="n847" source=".names">
      <pin name="n848" type="input"/>
      <pin name="n849" type="input"/>
      <pin name="n850" type="input"/>
      <pin name="count_val1~19" type="input"/>
      <pin name="feDlyCnt1~3" type="input"/>
      <pin name="n847" type="output"/>
   </inst>
   <inst name="n848" source=".names">
      <pin name="count_val1~20" type="input"/>
      <pin name="count_val1~17" type="input"/>
      <pin name="feDlyCnt1~4" type="input"/>
      <pin name="feDlyCnt1~1" type="input"/>
      <pin name="n848" type="output"/>
   </inst>
   <inst name="n849" source=".names">
      <pin name="count_val1~18" type="input"/>
      <pin name="feDlyCnt1~2" type="input"/>
      <pin name="n849" type="output"/>
   </inst>
   <inst name="n850" source=".names">
      <pin name="count_val1~21" type="input"/>
      <pin name="count_val1~20" type="input"/>
      <pin name="feDlyCnt1~5" type="input"/>
      <pin name="feDlyCnt1~4" type="input"/>
      <pin name="n850" type="output"/>
   </inst>
   <inst name="n851" source=".names">
      <pin name="count_val1~23" type="input"/>
      <pin name="count_val1~21" type="input"/>
      <pin name="feDlyCnt1~7" type="input"/>
      <pin name="feDlyCnt1~5" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="n851" type="output"/>
   </inst>
   <inst name="n852" source=".names">
      <pin name="count_pulse1~0" type="input"/>
      <pin name="useDb1" type="input"/>
      <pin name="U_PWM1_DbcFSM~1" type="input"/>
      <pin name="U_PWM1_DbcFSM~0" type="input"/>
      <pin name="n852" type="output"/>
   </inst>
   <inst name="n854" source=".names">
      <pin name="n855" type="input"/>
      <pin name="n857" type="input"/>
      <pin name="n859" type="input"/>
      <pin name="count_val1~19" type="input"/>
      <pin name="reDlyCnt1~3" type="input"/>
      <pin name="n854" type="output"/>
   </inst>
   <inst name="n855" source=".names">
      <pin name="n856" type="input"/>
      <pin name="count_val1~23" type="input"/>
      <pin name="count_val1~21" type="input"/>
      <pin name="reDlyCnt1~7" type="input"/>
      <pin name="reDlyCnt1~5" type="input"/>
      <pin name="n855" type="output"/>
   </inst>
   <inst name="n856" source=".names">
      <pin name="count_val1~20" type="input"/>
      <pin name="count_val1~18" type="input"/>
      <pin name="reDlyCnt1~4" type="input"/>
      <pin name="reDlyCnt1~2" type="input"/>
      <pin name="n856" type="output"/>
   </inst>
   <inst name="n857" source=".names">
      <pin name="n858" type="input"/>
      <pin name="count_val1~22" type="input"/>
      <pin name="count_val1~17" type="input"/>
      <pin name="reDlyCnt1~6" type="input"/>
      <pin name="reDlyCnt1~1" type="input"/>
      <pin name="n857" type="output"/>
   </inst>
   <inst name="n858" source=".names">
      <pin name="count_val1~25" type="input"/>
      <pin name="count_val1~24" type="input"/>
      <pin name="reDlyCnt1~9" type="input"/>
      <pin name="reDlyCnt1~8" type="input"/>
      <pin name="n858" type="output"/>
   </inst>
   <inst name="n859" source=".names">
      <pin name="count_val1~16" type="input"/>
      <pin name="reDlyCnt1~0" type="input"/>
      <pin name="n859" type="output"/>
   </inst>
   
   <net name="CLK62_5" routable="false">
      <pin inst="CLK62_5" pin="inpad" type="output"/>
      <pin inst="U_PWM0_DPWMOutLatch" pin="clk" type="clock"/>
      <pin inst="U_PWM0_DbcFSM_last~0" pin="clk" type="clock"/>
      <pin inst="U_PWM0_DbcFSM_last~1" pin="clk" type="clock"/>
      <pin inst="U_PWM0_DbcFSM~0" pin="clk" type="clock"/>
      <pin inst="U_PWM0_DbcFSM~1" pin="clk" type="clock"/>
      <pin inst="U_PWM0_FEDly" pin="clk" type="clock"/>
      <pin inst="U_PWM0_REDly" pin="clk" type="clock"/>
      <pin inst="U_PWM0_S1" pin="clk" type="clock"/>
      <pin inst="U_PWM0_tripActive" pin="clk" type="clock"/>
      <pin inst="U_PWM1_DPWMOutLatch" pin="clk" type="clock"/>
      <pin inst="U_PWM1_DbcFSM_last~0" pin="clk" type="clock"/>
      <pin inst="U_PWM1_DbcFSM_last~1" pin="clk" type="clock"/>
      <pin inst="U_PWM1_DbcFSM~0" pin="clk" type="clock"/>
      <pin inst="U_PWM1_DbcFSM~1" pin="clk" type="clock"/>
      <pin inst="U_PWM1_FEDly" pin="clk" type="clock"/>
      <pin inst="U_PWM1_REDly" pin="clk" type="clock"/>
      <pin inst="U_PWM1_S1" pin="clk" type="clock"/>
      <pin inst="U_PWM1_tripActive" pin="clk" type="clock"/>
      <pin inst="U_PWM2_DPWMOutLatch" pin="clk" type="clock"/>
      <pin inst="U_PWM2_DbcFSM_last~0" pin="clk" type="clock"/>
      <pin inst="U_PWM2_DbcFSM_last~1" pin="clk" type="clock"/>
      <pin inst="U_PWM2_DbcFSM~0" pin="clk" type="clock"/>
      <pin inst="U_PWM2_DbcFSM~1" pin="clk" type="clock"/>
      <pin inst="U_PWM2_FEDly" pin="clk" type="clock"/>
      <pin inst="U_PWM2_REDly" pin="clk" type="clock"/>
      <pin inst="U_PWM2_S1" pin="clk" type="clock"/>
      <pin inst="U_PWM2_tripActive" pin="clk" type="clock"/>
      <pin inst="U_PWM3_DPWMOutLatch" pin="clk" type="clock"/>
      <pin inst="U_PWM3_DbcFSM_last~0" pin="clk" type="clock"/>
      <pin inst="U_PWM3_DbcFSM_last~1" pin="clk" type="clock"/>
      <pin inst="U_PWM3_DbcFSM~0" pin="clk" type="clock"/>
      <pin inst="U_PWM3_DbcFSM~1" pin="clk" type="clock"/>
      <pin inst="U_PWM3_FEDly" pin="clk" type="clock"/>
      <pin inst="U_PWM3_REDly" pin="clk" type="clock"/>
      <pin inst="U_PWM3_S1" pin="clk" type="clock"/>
      <pin inst="U_PWM3_tripActive" pin="clk" type="clock"/>
   </net>
   <net name="DPWM0" status="routed">
      <pin inst="DPWM0" pin="out" type="output"/>
      <pin inst="DPWMOutA0" pin="in" type="input"/>
      <pin inst="DPWMOutB0" pin="in" type="input"/>
      <pin inst="out:DPWM0" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="O[5]"/>
         <segment name="sv[1].52" orient="vert" track="52"> <channel> 1.000 6.000 1.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> lower 52 left 61 </sides> </sb>
         <segment name="sh[9].61" orient="horz" track="61"> <channel> 1.000 9.000 1.000 9.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> right 61 lower 51 </sides> </sb>
         <segment name="sv[0].51" orient="vert" track="51"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <pin inst="out:DPWM0" port="io[5]" pin="outpad[0]"/>
         <pin inst="out:DPWM0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWM1" status="routed">
      <pin inst="DPWM1" pin="out" type="output"/>
      <pin inst="DPWMOutA1" pin="in" type="input"/>
      <pin inst="DPWMOutB1" pin="in" type="input"/>
      <pin inst="out:DPWM1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="O[4]"/>
         <segment name="sh[10].45" orient="horz" track="45"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="out:DPWM1" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:DPWM1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWM2" status="routed">
      <pin inst="DPWM2" pin="out" type="output"/>
      <pin inst="DPWMOutA2" pin="in" type="input"/>
      <pin inst="DPWMOutB2" pin="in" type="input"/>
      <pin inst="out:DPWM2" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="O[1]"/>
         <segment name="sv[10].1" orient="vert" track="1"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <pin inst="out:DPWM2" port="io[8]" pin="outpad[0]"/>
         <pin inst="out:DPWM2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWM3" status="routed">
      <pin inst="DPWM3" pin="out" type="output"/>
      <pin inst="DPWMOutA3" pin="in" type="input"/>
      <pin inst="DPWMOutB3" pin="in" type="input"/>
      <pin inst="out:DPWM3" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="O[5]"/>
         <segment name="sv[10].51" orient="vert" track="51"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="out:DPWM3" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:DPWM3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutA0" status="routed">
      <pin inst="DPWMOutA0" pin="out" type="output"/>
      <pin inst="out:DPWMOutA0" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="O[0]"/>
         <segment name="sh[6].7" orient="horz" track="7"> <channel> 1.000 6.000 1.000 6.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> right 7 upper 28 </sides> </sb>
         <segment name="sv[0].28" orient="vert" track="28"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <pin inst="out:DPWMOutA0" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutA0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutA1" status="routed">
      <pin inst="DPWMOutA1" pin="out" type="output"/>
      <pin inst="out:DPWMOutA1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="O[2]"/>
         <segment name="sh[9].40" orient="horz" track="40"> <channel> 4.000 9.000 7.000 9.000 </channel> </segment>
         <sb name="sb[6][9]"> <sides> left 40 upper 62 </sides> </sb>
         <segment name="sv[6].62" orient="vert" track="62"> <channel> 6.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[6][10]"> <sides> lower 62 left 57 </sides> </sb>
         <segment name="sh[10].57" orient="horz" track="57"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="out:DPWMOutA1" port="io[9]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutA1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutA2" status="routed">
      <pin inst="DPWMOutA2" pin="out" type="output"/>
      <pin inst="out:DPWMOutA2" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="O[5]"/>
         <segment name="sv[10].41" orient="vert" track="41"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <pin inst="out:DPWMOutA2" port="io[11]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutA2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutA3" status="routed">
      <pin inst="DPWMOutA3" pin="out" type="output"/>
      <pin inst="out:DPWMOutA3" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="O[9]"/>
         <segment name="sv[10].3" orient="vert" track="3"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="out:DPWMOutA3" port="io[4]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutA3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutB0" status="routed">
      <pin inst="DPWMOutB0" pin="out" type="output"/>
      <pin inst="out:DPWMOutB0" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="O[6]"/>
         <segment name="sh[5].38" orient="horz" track="38"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <sb name="sb[2][5]"> <sides> left 38 upper 38 </sides> </sb>
         <segment name="sv[2].38" orient="vert" track="38"> <channel> 2.000 6.000 2.000 9.000 </channel> </segment>
         <sb name="sb[2][8]"> <sides> lower 38 left 53 </sides> </sb>
         <segment name="sh[8].53" orient="horz" track="53"> <channel> 1.000 8.000 2.000 8.000 </channel> </segment>
         <sb name="sb[0][8]"> <sides> right 53 lower 17 </sides> </sb>
         <segment name="sv[0].17" orient="vert" track="17"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <pin inst="out:DPWMOutB0" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutB0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutB1" status="routed">
      <pin inst="DPWMOutB1" pin="out" type="output"/>
      <pin inst="out:DPWMOutB1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="O[8]"/>
         <segment name="sh[10].29" orient="horz" track="29"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="out:DPWMOutB1" port="io[6]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutB1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutB2" status="routed">
      <pin inst="DPWMOutB2" pin="out" type="output"/>
      <pin inst="out:DPWMOutB2" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="O[9]"/>
         <segment name="sv[10].22" orient="vert" track="22"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="out:DPWMOutB2" port="io[9]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutB2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DPWMOutB3" status="routed">
      <pin inst="DPWMOutB3" pin="out" type="output"/>
      <pin inst="out:DPWMOutB3" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="O[1]"/>
         <segment name="sv[10].11" orient="vert" track="11"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="out:DPWMOutB3" port="io[13]" pin="outpad[0]"/>
         <pin inst="out:DPWMOutB3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="DbCfg0~0" status="routed">
      <pin inst="DbCfg0~0" pin="inpad" type="output"/>
      <pin inst="DPWMOutB0" pin="in" type="input"/>
      <pin inst="n686" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg0~0" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].45" orient="vert" track="45"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[2]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="DbCfg0~0" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].45" orient="vert" track="45"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="DbCfg0~1" status="routed">
      <pin inst="DbCfg0~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA0" pin="in" type="input"/>
      <pin inst="n684" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg0~1" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[0].34" orient="vert" track="34"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][7]"> <sides> lower 34 right 8 </sides> </sb>
         <segment name="sh[7].8" orient="horz" track="8"> <channel> 1.000 7.000 1.000 7.000 </channel> </segment>
         <sb name="sb[1][7]"> <sides> left 8 lower 1 </sides> </sb>
         <segment name="sv[1].1" orient="vert" track="1"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <sb name="sb[1][5]"> <sides> upper 1 left 5 </sides> </sb>
         <segment name="sh[5].5" orient="horz" track="5"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="DbCfg0~1" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[0].34" orient="vert" track="34"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][7]"> <sides> lower 34 right 8 </sides> </sb>
         <segment name="sh[7].8" orient="horz" track="8"> <channel> 1.000 7.000 1.000 7.000 </channel> </segment>
         <sb name="sb[1][7]"> <sides> left 8 lower 1 </sides> </sb>
         <segment name="sv[1].1" orient="vert" track="1"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <sb name="sb[1][5]"> <sides> upper 1 left 5 </sides> </sb>
         <segment name="sh[5].5" orient="horz" track="5"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="DbCfg0~2" status="routed">
      <pin inst="DbCfg0~2" pin="inpad" type="output"/>
      <pin inst="n684" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg0~2" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[0].50" orient="vert" track="50"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 50 right 32 </sides> </sb>
         <segment name="sh[6].32" orient="horz" track="32"> <channel> 1.000 6.000 2.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg0~3" status="routed">
      <pin inst="DbCfg0~3" pin="inpad" type="output"/>
      <pin inst="n686" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg0~3" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].26" orient="vert" track="26"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg1~0" status="routed">
      <pin inst="DbCfg1~0" pin="inpad" type="output"/>
      <pin inst="DPWMOutB1" pin="in" type="input"/>
      <pin inst="n698" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg1~0" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].5" orient="horz" track="5"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 5 lower 13 </sides> </sb>
         <segment name="sv[3].13" orient="vert" track="13"> <channel> 3.000 8.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="DbCfg1~0" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].5" orient="horz" track="5"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 5 lower 13 </sides> </sb>
         <segment name="sv[3].13" orient="vert" track="13"> <channel> 3.000 8.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="DbCfg1~1" status="routed">
      <pin inst="DbCfg1~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA1" pin="in" type="input"/>
      <pin inst="n696" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg1~1" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].26" orient="horz" track="26"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 26 lower 3 </sides> </sb>
         <segment name="sv[4].3" orient="vert" track="3"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[2]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="DbCfg1~1" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].26" orient="horz" track="26"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 26 lower 3 </sides> </sb>
         <segment name="sv[4].3" orient="vert" track="3"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="DbCfg1~2" status="routed">
      <pin inst="DbCfg1~2" pin="inpad" type="output"/>
      <pin inst="n696" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg1~2" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].34" orient="horz" track="34"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 34 lower 15 </sides> </sb>
         <segment name="sv[4].15" orient="vert" track="15"> <channel> 4.000 8.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg1~3" status="routed">
      <pin inst="DbCfg1~3" pin="inpad" type="output"/>
      <pin inst="n698" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg1~3" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].50" orient="horz" track="50"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 50 lower 39 </sides> </sb>
         <segment name="sv[4].39" orient="vert" track="39"> <channel> 4.000 8.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg2~0" status="routed">
      <pin inst="DbCfg2~0" pin="inpad" type="output"/>
      <pin inst="DPWMOutB2" pin="in" type="input"/>
      <pin inst="n710" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg2~0" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].57" orient="vert" track="57"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 57 left 47 </sides> </sb>
         <segment name="sh[1].47" orient="horz" track="47"> <channel> 7.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[2]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="DbCfg2~0" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].57" orient="vert" track="57"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 57 left 47 </sides> </sb>
         <segment name="sh[1].47" orient="horz" track="47"> <channel> 7.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg2~1" status="routed">
      <pin inst="DbCfg2~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA2" pin="in" type="input"/>
      <pin inst="n708" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg2~1" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].38" orient="vert" track="38"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 38 left 21 </sides> </sb>
         <segment name="sh[2].21" orient="horz" track="21"> <channel> 9.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="DbCfg2~1" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].38" orient="vert" track="38"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 38 left 21 </sides> </sb>
         <segment name="sh[2].21" orient="horz" track="21"> <channel> 9.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg2~2" status="routed">
      <pin inst="DbCfg2~2" pin="inpad" type="output"/>
      <pin inst="n708" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg2~2" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].9" orient="vert" track="9"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 9 left 25 </sides> </sb>
         <segment name="sh[1].25" orient="horz" track="25"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="DbCfg2~3" status="routed">
      <pin inst="DbCfg2~3" pin="inpad" type="output"/>
      <pin inst="n710" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg2~3" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].62" orient="vert" track="62"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 62 left 61 </sides> </sb>
         <segment name="sh[2].61" orient="horz" track="61"> <channel> 9.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[16]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg3~0" status="routed">
      <pin inst="DbCfg3~0" pin="inpad" type="output"/>
      <pin inst="DPWMOutB3" pin="in" type="input"/>
      <pin inst="n722" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg3~0" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].43" orient="vert" track="43"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> upper 43 left 27 </sides> </sb>
         <segment name="sh[6].27" orient="horz" track="27"> <channel> 8.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[1]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="DbCfg3~0" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].43" orient="vert" track="43"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> upper 43 left 27 </sides> </sb>
         <segment name="sh[6].27" orient="horz" track="27"> <channel> 8.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="DbCfg3~1" status="routed">
      <pin inst="DbCfg3~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA3" pin="in" type="input"/>
      <pin inst="n720" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg3~1" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].24" orient="vert" track="24"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 24 left 63 </sides> </sb>
         <segment name="sh[7].63" orient="horz" track="63"> <channel> 9.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="DbCfg3~1" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].24" orient="vert" track="24"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 24 left 63 </sides> </sb>
         <segment name="sh[7].63" orient="horz" track="63"> <channel> 9.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="DbCfg3~2" status="routed">
      <pin inst="DbCfg3~2" pin="inpad" type="output"/>
      <pin inst="n720" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg3~2" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].35" orient="vert" track="35"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="DbCfg3~3" status="routed">
      <pin inst="DbCfg3~3" pin="inpad" type="output"/>
      <pin inst="n722" pin="in" type="input"/>
      <route>
         <pin inst="DbCfg3~3" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].16" orient="vert" track="16"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[2]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb0~0" status="routed">
      <pin inst="Dutymsb0~0" pin="inpad" type="output"/>
      <pin inst="n681" pin="in" type="input"/>
      <pin inst="n733" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~0" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].43" orient="vert" track="43"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 43 right 20 </sides> </sb>
         <segment name="sh[4].20" orient="horz" track="20"> <channel> 1.000 4.000 2.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[18]"/>
         <pin inst="n726" port="ble[0]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~0" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].43" orient="vert" track="43"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 43 right 20 </sides> </sb>
         <segment name="sh[4].20" orient="horz" track="20"> <channel> 1.000 4.000 2.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[18]"/>
         <pin inst="n726" port="ble[3]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb0~1" status="routed">
      <pin inst="Dutymsb0~1" pin="inpad" type="output"/>
      <pin inst="n679" pin="in" type="input"/>
      <pin inst="n735" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~1" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].58" orient="vert" track="58"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 58 left 49 </sides> </sb>
         <segment name="sh[4].49" orient="horz" track="49"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[0]"/>
         <pin inst="n734" port="ble[2]" pin="in[3]"/>
         <pin inst="n734" port="lut5[0]" pin="in[3]"/>
         <pin inst="n734" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~1" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].58" orient="vert" track="58"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 58 left 49 </sides> </sb>
         <segment name="sh[5].49" orient="horz" track="49"> <channel> 8.000 5.000 10.000 5.000 </channel> </segment>
         <sb name="sb[7][5]"> <sides> right 49 left 49 </sides> </sb>
         <segment name="sh[5].49" orient="horz" track="49"> <channel> 4.000 5.000 7.000 5.000 </channel> </segment>
         <sb name="sb[3][5]"> <sides> right 49 left 49 </sides> </sb>
         <segment name="sh[5].49" orient="horz" track="49"> <channel> 1.000 5.000 3.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb0~2" status="routed">
      <pin inst="Dutymsb0~2" pin="inpad" type="output"/>
      <pin inst="n681" pin="in" type="input"/>
      <pin inst="n728" pin="in" type="input"/>
      <pin inst="n730" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~2" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].24" orient="vert" track="24"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 24 right 60 </sides> </sb>
         <segment name="sh[5].60" orient="horz" track="60"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[24]"/>
         <pin inst="n726" port="ble[0]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~2" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].24" orient="vert" track="24"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 24 right 60 </sides> </sb>
         <segment name="sh[5].60" orient="horz" track="60"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[24]"/>
         <pin inst="n726" port="ble[2]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~2" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].24" orient="vert" track="24"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 24 right 60 </sides> </sb>
         <segment name="sh[5].60" orient="horz" track="60"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[24]"/>
         <pin inst="n726" port="ble[7]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb0~3" status="routed">
      <pin inst="Dutymsb0~3" pin="inpad" type="output"/>
      <pin inst="n681" pin="in" type="input"/>
      <pin inst="n732" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~3" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].56" orient="vert" track="56"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 56 right 42 </sides> </sb>
         <segment name="sh[5].42" orient="horz" track="42"> <channel> 1.000 5.000 4.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[16]"/>
         <pin inst="n726" port="ble[0]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~3" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].56" orient="vert" track="56"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 56 right 42 </sides> </sb>
         <segment name="sh[5].42" orient="horz" track="42"> <channel> 1.000 5.000 4.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[16]"/>
         <pin inst="n726" port="ble[10]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb0~4" status="routed">
      <pin inst="Dutymsb0~4" pin="inpad" type="output"/>
      <pin inst="n678" pin="in" type="input"/>
      <pin inst="n729" pin="in" type="input"/>
      <pin inst="n731" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~4" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].13" orient="vert" track="13"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[27]"/>
         <pin inst="n726" port="ble[4]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~4" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].13" orient="vert" track="13"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[27]"/>
         <pin inst="n726" port="ble[5]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~4" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].13" orient="vert" track="13"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 13 right 40 </sides> </sb>
         <segment name="sh[2].40" orient="horz" track="40"> <channel> 1.000 2.000 2.000 2.000 </channel> </segment>
         <sb name="sb[1][2]"> <sides> left 40 upper 62 </sides> </sb>
         <segment name="sv[1].62" orient="vert" track="62"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb0~5" status="routed">
      <pin inst="Dutymsb0~5" pin="inpad" type="output"/>
      <pin inst="n679" pin="in" type="input"/>
      <pin inst="n734" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~5" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].58" orient="vert" track="58"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 58 right 44 </sides> </sb>
         <segment name="sh[6].44" orient="horz" track="44"> <channel> 1.000 6.000 4.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~5" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].58" orient="vert" track="58"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][7]"> <sides> lower 58 right 44 </sides> </sb>
         <segment name="sh[7].44" orient="horz" track="44"> <channel> 1.000 7.000 3.000 7.000 </channel> </segment>
         <sb name="sb[3][7]"> <sides> left 44 right 44 </sides> </sb>
         <segment name="sh[7].44" orient="horz" track="44"> <channel> 4.000 7.000 7.000 7.000 </channel> </segment>
         <sb name="sb[7][7]"> <sides> left 44 right 44 </sides> </sb>
         <segment name="sh[7].44" orient="horz" track="44"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> left 44 lower 1 </sides> </sb>
         <segment name="sv[9].1" orient="vert" track="1"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[3]"/>
         <pin inst="n734" port="ble[8]" pin="in[4]"/>
         <pin inst="n734" port="lut5[0]" pin="in[4]"/>
         <pin inst="n734" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb0~6" status="routed">
      <pin inst="Dutymsb0~6" pin="inpad" type="output"/>
      <pin inst="n680" pin="in" type="input"/>
      <pin inst="n730" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~6" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[0].61" orient="vert" track="61"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> upper 61 right 52 </sides> </sb>
         <segment name="sh[5].52" orient="horz" track="52"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[8]"/>
         <pin inst="n726" port="ble[2]" pin="in[4]"/>
         <pin inst="n726" port="lut5[0]" pin="in[4]"/>
         <pin inst="n726" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~6" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[0].61" orient="vert" track="61"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[7]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb0~7" status="routed">
      <pin inst="Dutymsb0~7" pin="inpad" type="output"/>
      <pin inst="n679" pin="in" type="input"/>
      <pin inst="n732" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~7" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].29" orient="vert" track="29"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~7" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].29" orient="vert" track="29"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 29 right 0 </sides> </sb>
         <segment name="sh[4].0" orient="horz" track="0"> <channel> 1.000 4.000 4.000 4.000 </channel> </segment>
         <sb name="sb[1][4]"> <sides> left 0 upper 2 </sides> </sb>
         <segment name="sv[1].2" orient="vert" track="2"> <channel> 1.000 5.000 1.000 8.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[9]"/>
         <pin inst="n726" port="ble[10]" pin="in[4]"/>
         <pin inst="n726" port="lut5[0]" pin="in[4]"/>
         <pin inst="n726" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb0~8" status="routed">
      <pin inst="Dutymsb0~8" pin="inpad" type="output"/>
      <pin inst="n678" pin="in" type="input"/>
      <pin inst="n735" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~8" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].21" orient="vert" track="21"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[21]"/>
         <pin inst="n734" port="ble[2]" pin="in[2]"/>
         <pin inst="n734" port="lut5[0]" pin="in[2]"/>
         <pin inst="n734" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~8" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].21" orient="vert" track="21"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> upper 21 left 57 </sides> </sb>
         <segment name="sh[2].57" orient="horz" track="57"> <channel> 7.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[6][2]"> <sides> right 57 left 57 </sides> </sb>
         <segment name="sh[2].57" orient="horz" track="57"> <channel> 3.000 2.000 6.000 2.000 </channel> </segment>
         <sb name="sb[4][2]"> <sides> right 57 upper 44 </sides> </sb>
         <segment name="sv[4].44" orient="vert" track="44"> <channel> 4.000 3.000 4.000 6.000 </channel> </segment>
         <sb name="sb[4][5]"> <sides> lower 44 left 3 </sides> </sb>
         <segment name="sh[5].3" orient="horz" track="3"> <channel> 1.000 5.000 4.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb0~9" status="routed">
      <pin inst="Dutymsb0~9" pin="inpad" type="output"/>
      <pin inst="n680" pin="in" type="input"/>
      <pin inst="n728" pin="in" type="input"/>
      <pin inst="n729" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~9" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].37" orient="vert" track="37"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 37 right 12 </sides> </sb>
         <segment name="sh[4].12" orient="horz" track="12"> <channel> 1.000 4.000 2.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[2]"/>
         <pin inst="n726" port="ble[5]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~9" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].37" orient="vert" track="37"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 37 right 12 </sides> </sb>
         <segment name="sh[4].12" orient="horz" track="12"> <channel> 1.000 4.000 2.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[2]"/>
         <pin inst="n726" port="ble[7]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~9" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].37" orient="vert" track="37"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[7]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb0~10" status="routed">
      <pin inst="Dutymsb0~10" pin="inpad" type="output"/>
      <pin inst="n680" pin="in" type="input"/>
      <pin inst="n736" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~10" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].18" orient="vert" track="18"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][8]"> <sides> lower 18 right 50 </sides> </sb>
         <segment name="sh[8].50" orient="horz" track="50"> <channel> 1.000 8.000 1.000 8.000 </channel> </segment>
         <sb name="sb[1][8]"> <sides> left 50 lower 43 </sides> </sb>
         <segment name="sv[1].43" orient="vert" track="43"> <channel> 1.000 5.000 1.000 8.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[13]"/>
         <pin inst="n726" port="ble[1]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~10" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].18" orient="vert" track="18"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 18 right 50 </sides> </sb>
         <segment name="sh[6].50" orient="horz" track="50"> <channel> 1.000 6.000 3.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb0~11" status="routed">
      <pin inst="Dutymsb0~11" pin="inpad" type="output"/>
      <pin inst="n678" pin="in" type="input"/>
      <pin inst="n733" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~11" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[0].21" orient="vert" track="21"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 21 right 54 </sides> </sb>
         <segment name="sh[4].54" orient="horz" track="54"> <channel> 1.000 4.000 3.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[10]"/>
         <pin inst="n726" port="ble[3]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~11" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[0].21" orient="vert" track="21"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb0~12" status="routed">
      <pin inst="Dutymsb0~12" pin="inpad" type="output"/>
      <pin inst="n680" pin="in" type="input"/>
      <pin inst="n734" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~12" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].5" orient="vert" track="5"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 5 left 13 </sides> </sb>
         <segment name="sh[3].13" orient="horz" track="13"> <channel> 8.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[7][3]"> <sides> right 13 left 13 </sides> </sb>
         <segment name="sh[3].13" orient="horz" track="13"> <channel> 4.000 3.000 7.000 3.000 </channel> </segment>
         <sb name="sb[3][3]"> <sides> right 13 left 13 </sides> </sb>
         <segment name="sh[3].13" orient="horz" track="13"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <sb name="sb[1][3]"> <sides> right 13 upper 32 </sides> </sb>
         <segment name="sv[1].32" orient="vert" track="32"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~12" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].5" orient="vert" track="5"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 5 left 13 </sides> </sb>
         <segment name="sh[3].13" orient="horz" track="13"> <channel> 8.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[2]"/>
         <pin inst="n734" port="ble[8]" pin="in[3]"/>
         <pin inst="n734" port="lut5[0]" pin="in[3]"/>
         <pin inst="n734" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb0~13" status="routed">
      <pin inst="Dutymsb0~13" pin="inpad" type="output"/>
      <pin inst="n679" pin="in" type="input"/>
      <pin inst="n727" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~13" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].5" orient="vert" track="5"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[11]"/>
         <pin inst="n726" port="ble[8]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~13" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].5" orient="vert" track="5"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb0~14" status="routed">
      <pin inst="Dutymsb0~14" pin="inpad" type="output"/>
      <pin inst="n678" pin="in" type="input"/>
      <pin inst="n726" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~14" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].42" orient="vert" track="42"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][7]"> <sides> lower 42 right 20 </sides> </sb>
         <segment name="sh[7].20" orient="horz" track="20"> <channel> 1.000 7.000 3.000 7.000 </channel> </segment>
         <sb name="sb[1][7]"> <sides> left 20 lower 57 </sides> </sb>
         <segment name="sv[1].57" orient="vert" track="57"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~14" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].42" orient="vert" track="42"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][7]"> <sides> lower 42 right 20 </sides> </sb>
         <segment name="sh[7].20" orient="horz" track="20"> <channel> 1.000 7.000 3.000 7.000 </channel> </segment>
         <sb name="sb[1][7]"> <sides> left 20 lower 57 </sides> </sb>
         <segment name="sv[1].57" orient="vert" track="57"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[17]"/>
         <pin inst="n726" port="ble[6]" pin="in[4]"/>
         <pin inst="n726" port="lut5[0]" pin="in[4]"/>
         <pin inst="n726" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb0~15" status="routed">
      <pin inst="Dutymsb0~15" pin="inpad" type="output"/>
      <pin inst="n681" pin="in" type="input"/>
      <pin inst="n736" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb0~15" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].19" orient="vert" track="19"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 19 right 50 </sides> </sb>
         <segment name="sh[4].50" orient="horz" track="50"> <channel> 1.000 4.000 1.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[26]"/>
         <pin inst="n726" port="ble[0]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="Dutymsb0~15" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].19" orient="vert" track="19"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 19 right 50 </sides> </sb>
         <segment name="sh[4].50" orient="horz" track="50"> <channel> 1.000 4.000 1.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[26]"/>
         <pin inst="n726" port="ble[1]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb1~0" status="routed">
      <pin inst="Dutymsb1~0" pin="inpad" type="output"/>
      <pin inst="n693" pin="in" type="input"/>
      <pin inst="n838" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~0" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].11" orient="horz" track="11"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[24]"/>
         <pin inst="n831" port="ble[0]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~0" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].11" orient="horz" track="11"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[24]"/>
         <pin inst="n831" port="ble[9]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb1~1" status="routed">
      <pin inst="Dutymsb1~1" pin="inpad" type="output"/>
      <pin inst="n691" pin="in" type="input"/>
      <pin inst="n840" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~1" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].39" orient="horz" track="39"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[16]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~1" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].39" orient="horz" track="39"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[20]"/>
         <pin inst="n839" port="ble[0]" pin="in[3]"/>
         <pin inst="n839" port="lut5[0]" pin="in[3]"/>
         <pin inst="n839" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb1~2" status="routed">
      <pin inst="Dutymsb1~2" pin="inpad" type="output"/>
      <pin inst="n693" pin="in" type="input"/>
      <pin inst="n833" pin="in" type="input"/>
      <pin inst="n835" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~2" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].32" orient="horz" track="32"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 32 lower 11 </sides> </sb>
         <segment name="sv[3].11" orient="vert" track="11"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[25]"/>
         <pin inst="n831" port="ble[3]" pin="in[4]"/>
         <pin inst="n831" port="lut5[0]" pin="in[4]"/>
         <pin inst="n831" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~2" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].32" orient="horz" track="32"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 32 lower 11 </sides> </sb>
         <segment name="sv[3].11" orient="vert" track="11"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[25]"/>
         <pin inst="n831" port="ble[4]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~2" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].32" orient="horz" track="32"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 32 lower 11 </sides> </sb>
         <segment name="sv[3].11" orient="vert" track="11"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[25]"/>
         <pin inst="n831" port="ble[9]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb1~3" status="routed">
      <pin inst="Dutymsb1~3" pin="inpad" type="output"/>
      <pin inst="n693" pin="in" type="input"/>
      <pin inst="n837" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~3" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].24" orient="horz" track="24"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[6][10]"> <sides> left 24 lower 63 </sides> </sb>
         <segment name="sv[6].63" orient="vert" track="63"> <channel> 6.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[6][9]"> <sides> upper 63 left 15 </sides> </sb>
         <segment name="sh[9].15" orient="horz" track="15"> <channel> 3.000 9.000 6.000 9.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[2]"/>
         <pin inst="n831" port="ble[6]" pin="in[4]"/>
         <pin inst="n831" port="lut5[0]" pin="in[4]"/>
         <pin inst="n831" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~3" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].24" orient="horz" track="24"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[6][10]"> <sides> left 24 lower 63 </sides> </sb>
         <segment name="sv[6].63" orient="vert" track="63"> <channel> 6.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[6][9]"> <sides> upper 63 left 15 </sides> </sb>
         <segment name="sh[9].15" orient="horz" track="15"> <channel> 3.000 9.000 6.000 9.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[2]"/>
         <pin inst="n831" port="ble[9]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb1~4" status="routed">
      <pin inst="Dutymsb1~4" pin="inpad" type="output"/>
      <pin inst="n690" pin="in" type="input"/>
      <pin inst="n834" pin="in" type="input"/>
      <pin inst="n836" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~4" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[10].0" orient="horz" track="0"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[0]"/>
         <pin inst="n831" port="ble[1]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~4" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[10].0" orient="horz" track="0"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[0]"/>
         <pin inst="n831" port="ble[2]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~4" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[10].0" orient="horz" track="0"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb1~5" status="routed">
      <pin inst="Dutymsb1~5" pin="inpad" type="output"/>
      <pin inst="n691" pin="in" type="input"/>
      <pin inst="n839" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~5" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].31" orient="horz" track="31"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~5" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].28" orient="horz" track="28"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <sb name="sb[5][10]"> <sides> left 28 lower 5 </sides> </sb>
         <segment name="sv[5].5" orient="vert" track="5"> <channel> 5.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[1]"/>
         <pin inst="n839" port="ble[2]" pin="in[4]"/>
         <pin inst="n839" port="lut5[0]" pin="in[4]"/>
         <pin inst="n839" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb1~6" status="routed">
      <pin inst="Dutymsb1~6" pin="inpad" type="output"/>
      <pin inst="n692" pin="in" type="input"/>
      <pin inst="n835" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~6" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].53" orient="horz" track="53"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 53 lower 41 </sides> </sb>
         <segment name="sv[3].41" orient="vert" track="41"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[5]"/>
         <pin inst="n831" port="ble[3]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~6" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].53" orient="horz" track="53"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 53 lower 41 </sides> </sb>
         <segment name="sv[3].41" orient="vert" track="41"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb1~7" status="routed">
      <pin inst="Dutymsb1~7" pin="inpad" type="output"/>
      <pin inst="n691" pin="in" type="input"/>
      <pin inst="n837" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~7" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].58" orient="horz" track="58"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~7" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].61" orient="horz" track="61"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> right 61 lower 55 </sides> </sb>
         <segment name="sv[2].55" orient="vert" track="55"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[2][9]"> <sides> upper 55 right 62 </sides> </sb>
         <segment name="sh[9].62" orient="horz" track="62"> <channel> 3.000 9.000 6.000 9.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[22]"/>
         <pin inst="n831" port="ble[6]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb1~8" status="routed">
      <pin inst="Dutymsb1~8" pin="inpad" type="output"/>
      <pin inst="n690" pin="in" type="input"/>
      <pin inst="n840" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~8" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].23" orient="horz" track="23"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[12]"/>
         <pin inst="n839" port="ble[0]" pin="in[2]"/>
         <pin inst="n839" port="lut5[0]" pin="in[2]"/>
         <pin inst="n839" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~8" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].23" orient="horz" track="23"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> right 23 lower 59 </sides> </sb>
         <segment name="sv[4].59" orient="vert" track="59"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[4][9]"> <sides> upper 59 left 11 </sides> </sb>
         <segment name="sh[9].11" orient="horz" track="11"> <channel> 1.000 9.000 4.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb1~9" status="routed">
      <pin inst="Dutymsb1~9" pin="inpad" type="output"/>
      <pin inst="n692" pin="in" type="input"/>
      <pin inst="n833" pin="in" type="input"/>
      <pin inst="n834" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~9" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].16" orient="horz" track="16"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 16 lower 51 </sides> </sb>
         <segment name="sv[3].51" orient="vert" track="51"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[1]"/>
         <pin inst="n831" port="ble[2]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~9" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].16" orient="horz" track="16"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 16 lower 51 </sides> </sb>
         <segment name="sv[3].51" orient="vert" track="51"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[1]"/>
         <pin inst="n831" port="ble[4]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~9" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].16" orient="horz" track="16"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb1~10" status="routed">
      <pin inst="Dutymsb1~10" pin="inpad" type="output"/>
      <pin inst="n692" pin="in" type="input"/>
      <pin inst="n841" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~10" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].13" orient="horz" track="13"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> right 13 lower 37 </sides> </sb>
         <segment name="sv[1].37" orient="vert" track="37"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> upper 37 right 44 </sides> </sb>
         <segment name="sh[9].44" orient="horz" track="44"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[10]"/>
         <pin inst="n831" port="ble[11]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~10" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].13" orient="horz" track="13"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 13 lower 37 </sides> </sb>
         <segment name="sv[3].37" orient="vert" track="37"> <channel> 3.000 8.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb1~11" status="routed">
      <pin inst="Dutymsb1~11" pin="inpad" type="output"/>
      <pin inst="n690" pin="in" type="input"/>
      <pin inst="n838" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~11" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].37" orient="horz" track="37"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 37 lower 17 </sides> </sb>
         <segment name="sv[3].17" orient="vert" track="17"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[9]"/>
         <pin inst="n831" port="ble[0]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~11" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].37" orient="horz" track="37"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> right 37 lower 17 </sides> </sb>
         <segment name="sv[3].17" orient="vert" track="17"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb1~12" status="routed">
      <pin inst="Dutymsb1~12" pin="inpad" type="output"/>
      <pin inst="n692" pin="in" type="input"/>
      <pin inst="n839" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~12" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].7" orient="horz" track="7"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~12" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].4" orient="horz" track="4"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[4]"/>
         <pin inst="n839" port="ble[2]" pin="in[3]"/>
         <pin inst="n839" port="lut5[0]" pin="in[3]"/>
         <pin inst="n839" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb1~13" status="routed">
      <pin inst="Dutymsb1~13" pin="inpad" type="output"/>
      <pin inst="n691" pin="in" type="input"/>
      <pin inst="n832" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~13" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].21" orient="horz" track="21"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[16]"/>
         <pin inst="n831" port="ble[5]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~13" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].21" orient="horz" track="21"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb1~14" status="routed">
      <pin inst="Dutymsb1~14" pin="inpad" type="output"/>
      <pin inst="n690" pin="in" type="input"/>
      <pin inst="n831" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~14" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].18" orient="horz" track="18"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 18 lower 53 </sides> </sb>
         <segment name="sv[4].53" orient="vert" track="53"> <channel> 4.000 7.000 4.000 10.000 </channel> </segment>
         <sb name="sb[4][9]"> <sides> upper 53 left 27 </sides> </sb>
         <segment name="sh[9].27" orient="horz" track="27"> <channel> 1.000 9.000 4.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~14" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].18" orient="horz" track="18"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 18 lower 53 </sides> </sb>
         <segment name="sv[4].53" orient="vert" track="53"> <channel> 4.000 7.000 4.000 10.000 </channel> </segment>
         <sb name="sb[4][9]"> <sides> upper 53 left 27 </sides> </sb>
         <segment name="sh[9].27" orient="horz" track="27"> <channel> 1.000 9.000 4.000 9.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[26]"/>
         <pin inst="n831" port="ble[7]" pin="in[4]"/>
         <pin inst="n831" port="lut5[0]" pin="in[4]"/>
         <pin inst="n831" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb1~15" status="routed">
      <pin inst="Dutymsb1~15" pin="inpad" type="output"/>
      <pin inst="n693" pin="in" type="input"/>
      <pin inst="n841" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb1~15" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].48" orient="horz" track="48"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 48 lower 35 </sides> </sb>
         <segment name="sv[3].35" orient="vert" track="35"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[21]"/>
         <pin inst="n831" port="ble[9]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb1~15" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].48" orient="horz" track="48"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 48 lower 35 </sides> </sb>
         <segment name="sv[3].35" orient="vert" track="35"> <channel> 3.000 7.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[21]"/>
         <pin inst="n831" port="ble[11]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb2~0" status="routed">
      <pin inst="Dutymsb2~0" pin="inpad" type="output"/>
      <pin inst="n705" pin="in" type="input"/>
      <pin inst="n803" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~0" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].50" orient="vert" track="50"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[9]"/>
         <pin inst="n796" port="ble[1]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~0" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].50" orient="vert" track="50"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[9]"/>
         <pin inst="n796" port="ble[8]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb2~1" status="routed">
      <pin inst="Dutymsb2~1" pin="inpad" type="output"/>
      <pin inst="n703" pin="in" type="input"/>
      <pin inst="n805" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~1" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].54" orient="vert" track="54"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[25]"/>
         <pin inst="n734" port="ble[0]" pin="in[3]"/>
         <pin inst="n734" port="lut5[0]" pin="in[3]"/>
         <pin inst="n734" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~1" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].54" orient="vert" track="54"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb2~2" status="routed">
      <pin inst="Dutymsb2~2" pin="inpad" type="output"/>
      <pin inst="n705" pin="in" type="input"/>
      <pin inst="n798" pin="in" type="input"/>
      <pin inst="n800" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~2" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].7" orient="vert" track="7"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[5]"/>
         <pin inst="n796" port="ble[3]" pin="in[4]"/>
         <pin inst="n796" port="lut5[0]" pin="in[4]"/>
         <pin inst="n796" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~2" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].7" orient="vert" track="7"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[5]"/>
         <pin inst="n796" port="ble[5]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~2" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].7" orient="vert" track="7"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[5]"/>
         <pin inst="n796" port="ble[8]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb2~3" status="routed">
      <pin inst="Dutymsb2~3" pin="inpad" type="output"/>
      <pin inst="n705" pin="in" type="input"/>
      <pin inst="n802" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].20" orient="vert" track="20"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 20 left 57 </sides> </sb>
         <segment name="sh[1].57" orient="horz" track="57"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[20]"/>
         <pin inst="n796" port="ble[0]" pin="in[4]"/>
         <pin inst="n796" port="lut5[0]" pin="in[4]"/>
         <pin inst="n796" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].20" orient="vert" track="20"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 20 left 57 </sides> </sb>
         <segment name="sh[1].57" orient="horz" track="57"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[20]"/>
         <pin inst="n796" port="ble[8]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb2~4" status="routed">
      <pin inst="Dutymsb2~4" pin="inpad" type="output"/>
      <pin inst="n702" pin="in" type="input"/>
      <pin inst="n799" pin="in" type="input"/>
      <pin inst="n801" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[17]"/>
         <pin inst="n796" port="ble[2]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[17]"/>
         <pin inst="n796" port="ble[4]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].44" orient="vert" track="44"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 44 left 29 </sides> </sb>
         <segment name="sh[1].29" orient="horz" track="29"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb2~5" status="routed">
      <pin inst="Dutymsb2~5" pin="inpad" type="output"/>
      <pin inst="n703" pin="in" type="input"/>
      <pin inst="n804" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~5" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].46" orient="vert" track="46"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~5" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].46" orient="vert" track="46"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> lower 46 left 33 </sides> </sb>
         <segment name="sh[3].33" orient="horz" track="33"> <channel> 10.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[14]"/>
         <pin inst="n734" port="ble[7]" pin="in[4]"/>
         <pin inst="n734" port="lut5[0]" pin="in[4]"/>
         <pin inst="n734" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb2~6" status="routed">
      <pin inst="Dutymsb2~6" pin="inpad" type="output"/>
      <pin inst="n704" pin="in" type="input"/>
      <pin inst="n800" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~6" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].38" orient="vert" track="38"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 38 left 21 </sides> </sb>
         <segment name="sh[1].21" orient="horz" track="21"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[8]"/>
         <pin inst="n796" port="ble[3]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~6" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].34" orient="vert" track="34"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb2~7" status="routed">
      <pin inst="Dutymsb2~7" pin="inpad" type="output"/>
      <pin inst="n703" pin="in" type="input"/>
      <pin inst="n802" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~7" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].49" orient="vert" track="49"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~7" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].49" orient="vert" track="49"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 49 left 35 </sides> </sb>
         <segment name="sh[1].35" orient="horz" track="35"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[0]"/>
         <pin inst="n796" port="ble[0]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb2~8" status="routed">
      <pin inst="Dutymsb2~8" pin="inpad" type="output"/>
      <pin inst="n702" pin="in" type="input"/>
      <pin inst="n805" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~8" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].30" orient="vert" track="30"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> lower 30 left 9 </sides> </sb>
         <segment name="sh[3].9" orient="horz" track="9"> <channel> 10.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[18]"/>
         <pin inst="n734" port="ble[0]" pin="in[2]"/>
         <pin inst="n734" port="lut5[0]" pin="in[2]"/>
         <pin inst="n734" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~8" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].30" orient="vert" track="30"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 30 left 9 </sides> </sb>
         <segment name="sh[2].9" orient="horz" track="9"> <channel> 7.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb2~9" status="routed">
      <pin inst="Dutymsb2~9" pin="inpad" type="output"/>
      <pin inst="n704" pin="in" type="input"/>
      <pin inst="n798" pin="in" type="input"/>
      <pin inst="n799" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~9" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].23" orient="vert" track="23"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[13]"/>
         <pin inst="n796" port="ble[4]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~9" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].23" orient="vert" track="23"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[13]"/>
         <pin inst="n796" port="ble[5]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~9" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].4" orient="vert" track="4"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 4 left 13 </sides> </sb>
         <segment name="sh[2].13" orient="horz" track="13"> <channel> 9.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb2~10" status="routed">
      <pin inst="Dutymsb2~10" pin="inpad" type="output"/>
      <pin inst="n704" pin="in" type="input"/>
      <pin inst="n806" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~10" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].12" orient="vert" track="12"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 12 left 37 </sides> </sb>
         <segment name="sh[1].37" orient="horz" track="37"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[16]"/>
         <pin inst="n796" port="ble[11]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~10" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].10" orient="vert" track="10"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb2~11" status="routed">
      <pin inst="Dutymsb2~11" pin="inpad" type="output"/>
      <pin inst="n702" pin="in" type="input"/>
      <pin inst="n803" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~11" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].46" orient="vert" track="46"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 46 left 33 </sides> </sb>
         <segment name="sh[1].33" orient="horz" track="33"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[24]"/>
         <pin inst="n796" port="ble[1]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~11" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].42" orient="vert" track="42"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 42 left 27 </sides> </sb>
         <segment name="sh[2].27" orient="horz" track="27"> <channel> 8.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb2~12" status="routed">
      <pin inst="Dutymsb2~12" pin="inpad" type="output"/>
      <pin inst="n704" pin="in" type="input"/>
      <pin inst="n804" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~12" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].6" orient="vert" track="6"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 6 left 19 </sides> </sb>
         <segment name="sh[4].19" orient="horz" track="19"> <channel> 10.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[16]"/>
         <pin inst="n734" port="ble[7]" pin="in[3]"/>
         <pin inst="n734" port="lut5[0]" pin="in[3]"/>
         <pin inst="n734" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~12" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].6" orient="vert" track="6"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 6 left 19 </sides> </sb>
         <segment name="sh[2].19" orient="horz" track="19"> <channel> 8.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb2~13" status="routed">
      <pin inst="Dutymsb2~13" pin="inpad" type="output"/>
      <pin inst="n703" pin="in" type="input"/>
      <pin inst="n797" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~13" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].52" orient="vert" track="52"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[21]"/>
         <pin inst="n796" port="ble[6]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~13" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].52" orient="vert" track="52"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb2~14" status="routed">
      <pin inst="Dutymsb2~14" pin="inpad" type="output"/>
      <pin inst="n702" pin="in" type="input"/>
      <pin inst="n796" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~14" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].62" orient="vert" track="62"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 62 left 61 </sides> </sb>
         <segment name="sh[1].61" orient="horz" track="61"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[12]"/>
         <pin inst="n796" port="ble[7]" pin="in[4]"/>
         <pin inst="n796" port="lut5[0]" pin="in[4]"/>
         <pin inst="n796" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~14" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].56" orient="vert" track="56"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb2~15" status="routed">
      <pin inst="Dutymsb2~15" pin="inpad" type="output"/>
      <pin inst="n705" pin="in" type="input"/>
      <pin inst="n806" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb2~15" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[0].2" orient="horz" track="2"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[10]"/>
         <pin inst="n796" port="ble[8]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb2~15" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[0].2" orient="horz" track="2"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[10]"/>
         <pin inst="n796" port="ble[11]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb3~0" status="routed">
      <pin inst="Dutymsb3~0" pin="inpad" type="output"/>
      <pin inst="n717" pin="in" type="input"/>
      <pin inst="n768" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~0" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].34" orient="vert" track="34"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 34 left 15 </sides> </sb>
         <segment name="sh[8].15" orient="horz" track="15"> <channel> 8.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[20]"/>
         <pin inst="n761" port="ble[0]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~0" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].34" orient="vert" track="34"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 34 left 15 </sides> </sb>
         <segment name="sh[8].15" orient="horz" track="15"> <channel> 8.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[20]"/>
         <pin inst="n761" port="ble[10]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb3~1" status="routed">
      <pin inst="Dutymsb3~1" pin="inpad" type="output"/>
      <pin inst="n715" pin="in" type="input"/>
      <pin inst="n770" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~1" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].10" orient="vert" track="10"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 10 left 31 </sides> </sb>
         <segment name="sh[7].31" orient="horz" track="31"> <channel> 9.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 31 lower 25 </sides> </sb>
         <segment name="sv[9].25" orient="vert" track="25"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[27]"/>
         <pin inst="n734" port="ble[1]" pin="in[3]"/>
         <pin inst="n734" port="lut5[0]" pin="in[3]"/>
         <pin inst="n734" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~1" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].10" orient="vert" track="10"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb3~2" status="routed">
      <pin inst="Dutymsb3~2" pin="inpad" type="output"/>
      <pin inst="n717" pin="in" type="input"/>
      <pin inst="n763" pin="in" type="input"/>
      <pin inst="n765" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~2" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].2" orient="vert" track="2"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[13]"/>
         <pin inst="n761" port="ble[3]" pin="in[4]"/>
         <pin inst="n761" port="lut5[0]" pin="in[4]"/>
         <pin inst="n761" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~2" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].2" orient="vert" track="2"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[13]"/>
         <pin inst="n761" port="ble[5]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~2" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].2" orient="vert" track="2"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[13]"/>
         <pin inst="n761" port="ble[10]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb3~3" status="routed">
      <pin inst="Dutymsb3~3" pin="inpad" type="output"/>
      <pin inst="n717" pin="in" type="input"/>
      <pin inst="n767" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].13" orient="vert" track="13"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 13 left 37 </sides> </sb>
         <segment name="sh[7].37" orient="horz" track="37"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[26]"/>
         <pin inst="n761" port="ble[7]" pin="in[4]"/>
         <pin inst="n761" port="lut5[0]" pin="in[4]"/>
         <pin inst="n761" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].13" orient="vert" track="13"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 13 left 37 </sides> </sb>
         <segment name="sh[7].37" orient="horz" track="37"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[26]"/>
         <pin inst="n761" port="ble[10]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb3~4" status="routed">
      <pin inst="Dutymsb3~4" pin="inpad" type="output"/>
      <pin inst="n714" pin="in" type="input"/>
      <pin inst="n764" pin="in" type="input"/>
      <pin inst="n766" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].61" orient="vert" track="61"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[25]"/>
         <pin inst="n761" port="ble[1]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].61" orient="vert" track="61"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[25]"/>
         <pin inst="n761" port="ble[2]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].61" orient="vert" track="61"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> upper 61 left 55 </sides> </sb>
         <segment name="sh[6].55" orient="horz" track="55"> <channel> 10.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb3~5" status="routed">
      <pin inst="Dutymsb3~5" pin="inpad" type="output"/>
      <pin inst="n715" pin="in" type="input"/>
      <pin inst="n769" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~5" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].26" orient="vert" track="26"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~5" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].26" orient="vert" track="26"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[9]"/>
         <pin inst="n734" port="ble[10]" pin="in[4]"/>
         <pin inst="n734" port="lut5[0]" pin="in[4]"/>
         <pin inst="n734" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="Dutymsb3~6" status="routed">
      <pin inst="Dutymsb3~6" pin="inpad" type="output"/>
      <pin inst="n716" pin="in" type="input"/>
      <pin inst="n765" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~6" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].19" orient="vert" track="19"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> upper 19 left 53 </sides> </sb>
         <segment name="sh[5].53" orient="horz" track="53"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> right 53 upper 44 </sides> </sb>
         <segment name="sv[9].44" orient="vert" track="44"> <channel> 9.000 6.000 9.000 9.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[15]"/>
         <pin inst="n761" port="ble[3]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~6" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].19" orient="vert" track="19"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> upper 19 left 53 </sides> </sb>
         <segment name="sh[6].53" orient="horz" track="53"> <channel> 9.000 6.000 10.000 6.000 </channel> </segment>
         <sb name="sb[9][6]"> <sides> right 53 upper 38 </sides> </sb>
         <segment name="sv[9].38" orient="vert" track="38"> <channel> 9.000 7.000 9.000 10.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb3~7" status="routed">
      <pin inst="Dutymsb3~7" pin="inpad" type="output"/>
      <pin inst="n715" pin="in" type="input"/>
      <pin inst="n767" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~7" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].56" orient="vert" track="56"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~7" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].56" orient="vert" track="56"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 56 left 47 </sides> </sb>
         <segment name="sh[8].47" orient="horz" track="47"> <channel> 8.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[4]"/>
         <pin inst="n761" port="ble[7]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb3~8" status="routed">
      <pin inst="Dutymsb3~8" pin="inpad" type="output"/>
      <pin inst="n714" pin="in" type="input"/>
      <pin inst="n770" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~8" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].53" orient="vert" track="53"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 53 left 41 </sides> </sb>
         <segment name="sh[3].41" orient="horz" track="41"> <channel> 10.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[6]"/>
         <pin inst="n734" port="ble[1]" pin="in[2]"/>
         <pin inst="n734" port="lut5[0]" pin="in[2]"/>
         <pin inst="n734" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~8" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].53" orient="vert" track="53"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> upper 53 left 41 </sides> </sb>
         <segment name="sh[2].41" orient="horz" track="41"> <channel> 7.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[9][2]"> <sides> right 41 upper 62 </sides> </sb>
         <segment name="sv[9].62" orient="vert" track="62"> <channel> 9.000 3.000 9.000 6.000 </channel> </segment>
         <sb name="sb[9][6]"> <sides> lower 62 right 62 </sides> </sb>
         <segment name="sh[6].62" orient="horz" track="62"> <channel> 10.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="Dutymsb3~9" status="routed">
      <pin inst="Dutymsb3~9" pin="inpad" type="output"/>
      <pin inst="n716" pin="in" type="input"/>
      <pin inst="n763" pin="in" type="input"/>
      <pin inst="n764" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~9" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].37" orient="vert" track="37"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 37 left 17 </sides> </sb>
         <segment name="sh[7].17" orient="horz" track="17"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[10]"/>
         <pin inst="n761" port="ble[2]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~9" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].37" orient="vert" track="37"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 37 left 17 </sides> </sb>
         <segment name="sh[7].17" orient="horz" track="17"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[10]"/>
         <pin inst="n761" port="ble[5]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~9" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].37" orient="vert" track="37"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 37 left 17 </sides> </sb>
         <segment name="sh[7].17" orient="horz" track="17"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb3~10" status="routed">
      <pin inst="Dutymsb3~10" pin="inpad" type="output"/>
      <pin inst="n716" pin="in" type="input"/>
      <pin inst="n771" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~10" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 63 left 61 </sides> </sb>
         <segment name="sh[7].61" orient="horz" track="61"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 61 upper 48 </sides> </sb>
         <segment name="sv[9].48" orient="vert" track="48"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[23]"/>
         <pin inst="n761" port="ble[4]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~10" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 63 left 61 </sides> </sb>
         <segment name="sh[7].61" orient="horz" track="61"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb3~11" status="routed">
      <pin inst="Dutymsb3~11" pin="inpad" type="output"/>
      <pin inst="n714" pin="in" type="input"/>
      <pin inst="n768" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~11" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].40" orient="vert" track="40"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 40 left 23 </sides> </sb>
         <segment name="sh[7].23" orient="horz" track="23"> <channel> 9.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[22]"/>
         <pin inst="n761" port="ble[0]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~11" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].32" orient="vert" track="32"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][10]"> <sides> lower 32 left 35 </sides> </sb>
         <segment name="sh[10].35" orient="horz" track="35"> <channel> 8.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[9][10]"> <sides> right 35 lower 15 </sides> </sb>
         <segment name="sv[9].15" orient="vert" track="15"> <channel> 9.000 7.000 9.000 10.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="Dutymsb3~12" status="routed">
      <pin inst="Dutymsb3~12" pin="inpad" type="output"/>
      <pin inst="n716" pin="in" type="input"/>
      <pin inst="n769" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~12" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].59" orient="vert" track="59"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 59 left 49 </sides> </sb>
         <segment name="sh[3].49" orient="horz" track="49"> <channel> 10.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[22]"/>
         <pin inst="n734" port="ble[10]" pin="in[3]"/>
         <pin inst="n734" port="lut5[0]" pin="in[3]"/>
         <pin inst="n734" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~12" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].59" orient="vert" track="59"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb3~13" status="routed">
      <pin inst="Dutymsb3~13" pin="inpad" type="output"/>
      <pin inst="n715" pin="in" type="input"/>
      <pin inst="n762" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~13" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].53" orient="vert" track="53"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[9]"/>
         <pin inst="n761" port="ble[6]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~13" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].53" orient="vert" track="53"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="Dutymsb3~14" status="routed">
      <pin inst="Dutymsb3~14" pin="inpad" type="output"/>
      <pin inst="n714" pin="in" type="input"/>
      <pin inst="n761" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~14" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].48" orient="vert" track="48"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 48 left 35 </sides> </sb>
         <segment name="sh[8].35" orient="horz" track="35"> <channel> 10.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[24]"/>
         <pin inst="n761" port="ble[11]" pin="in[4]"/>
         <pin inst="n761" port="lut5[0]" pin="in[4]"/>
         <pin inst="n761" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~14" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].48" orient="vert" track="48"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 48 left 35 </sides> </sb>
         <segment name="sh[7].35" orient="horz" track="35"> <channel> 7.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 35 lower 33 </sides> </sb>
         <segment name="sv[9].33" orient="vert" track="33"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="Dutymsb3~15" status="routed">
      <pin inst="Dutymsb3~15" pin="inpad" type="output"/>
      <pin inst="n717" pin="in" type="input"/>
      <pin inst="n771" pin="in" type="input"/>
      <route>
         <pin inst="Dutymsb3~15" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].5" orient="vert" track="5"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 5 left 13 </sides> </sb>
         <segment name="sh[7].13" orient="horz" track="13"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[2]"/>
         <pin inst="n761" port="ble[4]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="Dutymsb3~15" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].5" orient="vert" track="5"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 5 left 13 </sides> </sb>
         <segment name="sh[7].13" orient="horz" track="13"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[2]"/>
         <pin inst="n761" port="ble[10]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="TermCnt0~0" status="routed">
      <pin inst="TermCnt0~0" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~0" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~0" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].60" orient="horz" track="60"> <channel> 7.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp0~0" port="io[7]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~1" status="routed">
      <pin inst="TermCnt0~1" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~1" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~1" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].31" orient="horz" track="31"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp0~1" port="io[4]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~2" status="routed">
      <pin inst="TermCnt0~2" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~2" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~2" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].54" orient="horz" track="54"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp0~2" port="io[1]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~3" status="routed">
      <pin inst="TermCnt0~3" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~3" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~3" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].54" orient="vert" track="54"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][10]"> <sides> lower 54 left 57 </sides> </sb>
         <segment name="sh[10].57" orient="horz" track="57"> <channel> 7.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp0~3" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~4" status="routed">
      <pin inst="TermCnt0~4" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~4" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~4" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].59" orient="vert" track="59"> <channel> 0.000 1.000 0.000 1.000 </channel> </segment>
         <pin inst="out:count_cmp0~4" port="io[9]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~4" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~5" status="routed">
      <pin inst="TermCnt0~5" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~5" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~5" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].7" orient="vert" track="7"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <pin inst="out:count_cmp0~5" port="io[3]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~5" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~6" status="routed">
      <pin inst="TermCnt0~6" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~6" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~6" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[0].19" orient="horz" track="19"> <channel> 1.000 0.000 1.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp0~6" port="io[8]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~6" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~7" status="routed">
      <pin inst="TermCnt0~7" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~7" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~7" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].19" orient="vert" track="19"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="out:count_cmp0~7" port="io[7]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~7" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~8" status="routed">
      <pin inst="TermCnt0~8" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~8" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~8" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].62" orient="horz" track="62"> <channel> 4.000 0.000 7.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp0~8" port="io[12]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~8" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~9" status="routed">
      <pin inst="TermCnt0~9" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~9" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~9" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[0].26" orient="horz" track="26"> <channel> 2.000 0.000 5.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp0~9" port="io[5]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~9" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~10" status="routed">
      <pin inst="TermCnt0~10" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~10" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~10" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].51" orient="horz" track="51"> <channel> 1.000 0.000 1.000 0.000 </channel> </segment>
         <sb name="sb[0][0]"> <sides> right 51 upper 48 </sides> </sb>
         <segment name="sv[0].48" orient="vert" track="48"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <pin inst="out:count_cmp0~10" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~10" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~11" status="routed">
      <pin inst="TermCnt0~11" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~11" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~11" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[0].61" orient="horz" track="61"> <channel> 1.000 0.000 2.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp0~11" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~11" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~12" status="routed">
      <pin inst="TermCnt0~12" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~12" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~12" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].53" orient="horz" track="53"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp0~12" port="io[3]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~12" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~13" status="routed">
      <pin inst="TermCnt0~13" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~13" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~13" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[10].36" orient="horz" track="36"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp0~13" port="io[9]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~13" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~14" status="routed">
      <pin inst="TermCnt0~14" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~14" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~14" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].11" orient="vert" track="11"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="out:count_cmp0~14" port="io[13]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~14" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt0~15" status="routed">
      <pin inst="TermCnt0~15" pin="inpad" type="output"/>
      <pin inst="out:count_cmp0~15" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt0~15" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].50" orient="horz" track="50"> <channel> 2.000 0.000 5.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp0~15" port="io[3]" pin="outpad[0]"/>
         <pin inst="out:count_cmp0~15" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~0" status="routed">
      <pin inst="TermCnt1~0" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~0" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~0" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].9" orient="vert" track="9"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp1~0" port="io[3]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~1" status="routed">
      <pin inst="TermCnt1~1" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~1" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~1" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].5" orient="horz" track="5"> <channel> 1.000 0.000 2.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~1" port="io[8]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~2" status="routed">
      <pin inst="TermCnt1~2" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~2" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~2" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].12" orient="horz" track="12"> <channel> 7.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~2" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~3" status="routed">
      <pin inst="TermCnt1~3" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~3" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~3" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].54" orient="horz" track="54"> <channel> 4.000 0.000 7.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~3" port="io[1]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~4" status="routed">
      <pin inst="TermCnt1~4" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~4" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~4" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].30" orient="vert" track="30"> <channel> 0.000 8.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp1~4" port="io[5]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~4" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~5" status="routed">
      <pin inst="TermCnt1~5" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~5" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~5" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[0].39" orient="horz" track="39"> <channel> 1.000 0.000 3.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~5" port="io[12]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~5" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~6" status="routed">
      <pin inst="TermCnt1~6" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~6" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~6" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].29" orient="horz" track="29"> <channel> 3.000 0.000 6.000 0.000 </channel> </segment>
         <sb name="sb[3][0]"> <sides> right 29 upper 0 </sides> </sb>
         <segment name="sv[3].0" orient="vert" track="0"> <channel> 3.000 1.000 3.000 1.000 </channel> </segment>
         <sb name="sb[3][1]"> <sides> lower 0 right 48 </sides> </sb>
         <segment name="sh[1].48" orient="horz" track="48"> <channel> 4.000 1.000 7.000 1.000 </channel> </segment>
         <sb name="sb[4][1]"> <sides> left 48 lower 19 </sides> </sb>
         <segment name="sv[4].19" orient="vert" track="19"> <channel> 4.000 1.000 4.000 1.000 </channel> </segment>
         <sb name="sb[4][0]"> <sides> upper 19 right 8 </sides> </sb>
         <segment name="sh[0].8" orient="horz" track="8"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~6" port="io[13]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~6" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~7" status="routed">
      <pin inst="TermCnt1~7" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~7" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~7" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[0].20" orient="horz" track="20"> <channel> 7.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~7" port="io[5]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~7" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~8" status="routed">
      <pin inst="TermCnt1~8" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~8" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~8" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[0].63" orient="horz" track="63"> <channel> 1.000 0.000 3.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~8" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~8" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~9" status="routed">
      <pin inst="TermCnt1~9" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~9" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~9" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].22" orient="horz" track="22"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp1~9" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~9" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~10" status="routed">
      <pin inst="TermCnt1~10" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~10" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~10" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].35" orient="vert" track="35"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <pin inst="out:count_cmp1~10" port="io[12]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~10" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~11" status="routed">
      <pin inst="TermCnt1~11" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~11" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~11" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].24" orient="vert" track="24"> <channel> 0.000 9.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp1~11" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~11" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~12" status="routed">
      <pin inst="TermCnt1~12" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~12" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~12" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].38" orient="horz" track="38"> <channel> 4.000 0.000 7.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~12" port="io[13]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~12" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~13" status="routed">
      <pin inst="TermCnt1~13" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~13" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~13" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].6" orient="horz" track="6"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp1~13" port="io[6]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~13" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~14" status="routed">
      <pin inst="TermCnt1~14" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~14" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~14" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[0].1" orient="horz" track="1"> <channel> 1.000 0.000 4.000 0.000 </channel> </segment>
         <sb name="sb[1][0]"> <sides> right 1 upper 4 </sides> </sb>
         <segment name="sv[1].4" orient="vert" track="4"> <channel> 1.000 1.000 1.000 1.000 </channel> </segment>
         <sb name="sb[1][1]"> <sides> lower 4 right 52 </sides> </sb>
         <segment name="sh[1].52" orient="horz" track="52"> <channel> 2.000 1.000 5.000 1.000 </channel> </segment>
         <sb name="sb[5][1]"> <sides> left 52 lower 45 </sides> </sb>
         <segment name="sv[5].45" orient="vert" track="45"> <channel> 5.000 1.000 5.000 1.000 </channel> </segment>
         <sb name="sb[5][0]"> <sides> upper 45 left 51 </sides> </sb>
         <segment name="sh[0].51" orient="horz" track="51"> <channel> 2.000 0.000 5.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp1~14" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~14" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt1~15" status="routed">
      <pin inst="TermCnt1~15" pin="inpad" type="output"/>
      <pin inst="out:count_cmp1~15" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt1~15" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].22" orient="horz" track="22"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp1~15" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:count_cmp1~15" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~0" status="routed">
      <pin inst="TermCnt2~0" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~0" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~0" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].32" orient="vert" track="32"> <channel> 0.000 9.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> lower 32 right 6 </sides> </sb>
         <segment name="sh[9].6" orient="horz" track="6"> <channel> 1.000 9.000 2.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> left 6 upper 20 </sides> </sb>
         <segment name="sv[1].20" orient="vert" track="20"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> lower 20 left 23 </sides> </sb>
         <segment name="sh[10].23" orient="horz" track="23"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[0][10]"> <sides> right 23 lower 39 </sides> </sb>
         <segment name="sv[0].39" orient="vert" track="39"> <channel> 0.000 8.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~0" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~1" status="routed">
      <pin inst="TermCnt2~1" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~1" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~1" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].51" orient="vert" track="51"> <channel> 0.000 1.000 0.000 1.000 </channel> </segment>
         <pin inst="out:count_cmp2~1" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~2" status="routed">
      <pin inst="TermCnt2~2" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~2" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~2" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].62" orient="horz" track="62"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][10]"> <sides> left 62 lower 61 </sides> </sb>
         <segment name="sv[10].61" orient="vert" track="61"> <channel> 10.000 9.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~2" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~3" status="routed">
      <pin inst="TermCnt2~3" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~3" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~3" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[0].21" orient="horz" track="21"> <channel> 3.000 0.000 6.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp2~3" port="io[12]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~4" status="routed">
      <pin inst="TermCnt2~4" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~4" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~4" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].14" orient="vert" track="14"> <channel> 0.000 8.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~4" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~4" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~5" status="routed">
      <pin inst="TermCnt2~5" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~5" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~5" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].36" orient="vert" track="36"> <channel> 10.000 9.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~5" port="io[8]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~5" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~6" status="routed">
      <pin inst="TermCnt2~6" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~6" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~6" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[0].47" orient="horz" track="47"> <channel> 1.000 0.000 3.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp2~6" port="io[6]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~6" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~7" status="routed">
      <pin inst="TermCnt2~7" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~7" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~7" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[0].38" orient="horz" track="38"> <channel> 1.000 0.000 3.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp2~7" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~7" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~8" status="routed">
      <pin inst="TermCnt2~8" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~8" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~8" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].48" orient="vert" track="48"> <channel> 0.000 9.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~8" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~8" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~9" status="routed">
      <pin inst="TermCnt2~9" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~9" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~9" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].53" orient="vert" track="53"> <channel> 0.000 1.000 0.000 2.000 </channel> </segment>
         <pin inst="out:count_cmp2~9" port="io[4]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~9" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~10" status="routed">
      <pin inst="TermCnt2~10" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~10" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~10" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].17" orient="horz" track="17"> <channel> 7.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~10" port="io[12]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~10" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~11" status="routed">
      <pin inst="TermCnt2~11" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~11" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~11" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[0].44" orient="vert" track="44"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~11" port="io[4]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~11" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~12" status="routed">
      <pin inst="TermCnt2~12" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~12" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~12" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].31" orient="vert" track="31"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> upper 31 left 35 </sides> </sb>
         <segment name="sh[0].35" orient="horz" track="35"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp2~12" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~12" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~13" status="routed">
      <pin inst="TermCnt2~13" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~13" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~13" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].4" orient="horz" track="4"> <channel> 9.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~13" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~13" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~14" status="routed">
      <pin inst="TermCnt2~14" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~14" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~14" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].16" orient="horz" track="16"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp2~14" port="io[6]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~14" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt2~15" status="routed">
      <pin inst="TermCnt2~15" pin="inpad" type="output"/>
      <pin inst="out:count_cmp2~15" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt2~15" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].51" orient="horz" track="51"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[6][10]"> <sides> right 51 lower 39 </sides> </sb>
         <segment name="sv[6].39" orient="vert" track="39"> <channel> 6.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[6][9]"> <sides> upper 39 right 46 </sides> </sb>
         <segment name="sh[9].46" orient="horz" track="46"> <channel> 7.000 9.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][9]"> <sides> left 46 upper 62 </sides> </sb>
         <segment name="sv[10].62" orient="vert" track="62"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][10]"> <sides> lower 62 left 1 </sides> </sb>
         <segment name="sh[10].1" orient="horz" track="1"> <channel> 7.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp2~15" port="io[1]" pin="outpad[0]"/>
         <pin inst="out:count_cmp2~15" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~0" status="routed">
      <pin inst="TermCnt3~0" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~0" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~0" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[0].3" orient="horz" track="3"> <channel> 2.000 0.000 5.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp3~0" port="io[3]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~0" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~1" status="routed">
      <pin inst="TermCnt3~1" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~1" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~1" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].59" orient="horz" track="59"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~1" port="io[10]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~2" status="routed">
      <pin inst="TermCnt3~2" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~2" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~2" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[0].35" orient="horz" track="35"> <channel> 2.000 0.000 5.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp3~2" port="io[11]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~2" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~3" status="routed">
      <pin inst="TermCnt3~3" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~3" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~3" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].21" orient="horz" track="21"> <channel> 1.000 0.000 2.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp3~3" port="io[13]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~3" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~4" status="routed">
      <pin inst="TermCnt3~4" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~4" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~4" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[0].59" orient="horz" track="59"> <channel> 2.000 0.000 5.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp3~4" port="io[9]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~4" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~5" status="routed">
      <pin inst="TermCnt3~5" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~5" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~5" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[0].28" orient="vert" track="28"> <channel> 0.000 1.000 0.000 2.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> lower 28 right 0 </sides> </sb>
         <segment name="sh[2].0" orient="horz" track="0"> <channel> 1.000 2.000 2.000 2.000 </channel> </segment>
         <sb name="sb[1][2]"> <sides> left 0 lower 7 </sides> </sb>
         <segment name="sv[1].7" orient="vert" track="7"> <channel> 1.000 1.000 1.000 2.000 </channel> </segment>
         <sb name="sb[1][0]"> <sides> upper 7 left 27 </sides> </sb>
         <segment name="sh[0].27" orient="horz" track="27"> <channel> 1.000 0.000 1.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp3~5" port="io[2]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~5" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~6" status="routed">
      <pin inst="TermCnt3~6" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~6" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~6" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].61" orient="horz" track="61"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~6" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~6" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~7" status="routed">
      <pin inst="TermCnt3~7" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~7" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~7" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].27" orient="vert" track="27"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> upper 27 left 3 </sides> </sb>
         <segment name="sh[2].3" orient="horz" track="3"> <channel> 8.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[8][2]"> <sides> right 3 upper 12 </sides> </sb>
         <segment name="sv[8].12" orient="vert" track="12"> <channel> 8.000 3.000 8.000 6.000 </channel> </segment>
         <sb name="sb[8][3]"> <sides> lower 12 right 46 </sides> </sb>
         <segment name="sh[3].46" orient="horz" track="46"> <channel> 9.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> left 46 lower 59 </sides> </sb>
         <segment name="sv[10].59" orient="vert" track="59"> <channel> 10.000 1.000 10.000 3.000 </channel> </segment>
         <pin inst="out:count_cmp3~7" port="io[8]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~7" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~8" status="routed">
      <pin inst="TermCnt3~8" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~8" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~8" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].47" orient="vert" track="47"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <pin inst="out:count_cmp3~8" port="io[5]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~8" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~9" status="routed">
      <pin inst="TermCnt3~9" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~9" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~9" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].4" orient="vert" track="4"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~9" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~9" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~10" status="routed">
      <pin inst="TermCnt3~10" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~10" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~10" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].15" orient="horz" track="15"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~10" port="io[12]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~10" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~11" status="routed">
      <pin inst="TermCnt3~11" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~11" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~11" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].29" orient="horz" track="29"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~11" port="io[7]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~11" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~12" status="routed">
      <pin inst="TermCnt3~12" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~12" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~12" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].50" orient="horz" track="50"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <pin inst="out:count_cmp3~12" port="io[3]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~12" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~13" status="routed">
      <pin inst="TermCnt3~13" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~13" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~13" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].45" orient="horz" track="45"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <sb name="sb[7][10]"> <sides> right 45 lower 29 </sides> </sb>
         <segment name="sv[7].29" orient="vert" track="29"> <channel> 7.000 8.000 7.000 10.000 </channel> </segment>
         <sb name="sb[7][9]"> <sides> upper 29 right 16 </sides> </sb>
         <segment name="sh[9].16" orient="horz" track="16"> <channel> 8.000 9.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][9]"> <sides> left 16 upper 6 </sides> </sb>
         <segment name="sv[10].6" orient="vert" track="6"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][10]"> <sides> lower 6 left 9 </sides> </sb>
         <segment name="sh[10].9" orient="horz" track="9"> <channel> 7.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~13" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~13" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~14" status="routed">
      <pin inst="TermCnt3~14" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~14" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~14" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].62" orient="vert" track="62"> <channel> 0.000 8.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][8]"> <sides> lower 62 right 58 </sides> </sb>
         <segment name="sh[8].58" orient="horz" track="58"> <channel> 1.000 8.000 1.000 8.000 </channel> </segment>
         <sb name="sb[1][8]"> <sides> left 58 upper 10 </sides> </sb>
         <segment name="sv[1].10" orient="vert" track="10"> <channel> 1.000 9.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> lower 10 left 37 </sides> </sb>
         <segment name="sh[9].37" orient="horz" track="37"> <channel> 1.000 9.000 1.000 9.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> right 37 lower 19 </sides> </sb>
         <segment name="sv[0].19" orient="vert" track="19"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <pin inst="out:count_cmp3~14" port="io[6]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~14" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="TermCnt3~15" status="routed">
      <pin inst="TermCnt3~15" pin="inpad" type="output"/>
      <pin inst="out:count_cmp3~15" pin="outpad" type="input"/>
      <route>
         <pin inst="TermCnt3~15" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].14" orient="vert" track="14"> <channel> 10.000 10.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_cmp3~15" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_cmp3~15" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="U_PWM0_DPWMOutLatch" status="routed">
      <pin inst="U_PWM0_DPWMOutLatch" pin="Q" type="output"/>
      <pin inst="DPWM0" pin="in" type="input"/>
      <pin inst="n1165" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM0_DbcFSM_last~0" status="routed">
      <pin inst="U_PWM0_DbcFSM_last~0" pin="Q" type="output"/>
      <pin inst="count_clr0~1" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="ble[2]" pin="out[0]"/>
         <pin inst="n737" port="ble[10]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM0_DbcFSM_last~1" status="routed">
      <pin inst="U_PWM0_DbcFSM_last~1" pin="Q" type="output"/>
      <pin inst="count_clr0~1" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[10]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[10]"/>
         <segment name="sh[9].53" orient="horz" track="53"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> right 53 lower 5 </sides> </sb>
         <segment name="sv[1].5" orient="vert" track="5"> <channel> 1.000 6.000 1.000 9.000 </channel> </segment>
         <sb name="sb[1][5]"> <sides> upper 5 lower 5 </sides> </sb>
         <segment name="sv[1].5" orient="vert" track="5"> <channel> 1.000 2.000 1.000 5.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[5]"/>
         <pin inst="n737" port="ble[10]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="U_PWM0_DbcFSM~0" status="routed">
      <pin inst="U_PWM0_DbcFSM~0" pin="Q" type="output"/>
      <pin inst="U_PWM0_DbcFSM_last~0" pin="D" type="input"/>
      <pin inst="count_clr0~1" pin="in" type="input"/>
      <pin inst="count_en0~1" pin="in" type="input"/>
      <pin inst="n746" pin="in" type="input"/>
      <pin inst="n747" pin="in" type="input"/>
      <pin inst="n1143" pin="in" type="input"/>
      <pin inst="n1148" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[2]"/>
         <segment name="sh[3].24" orient="horz" track="24"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[12]"/>
         <pin inst="n737" port="ble[0]" pin="in[4]"/>
         <pin inst="n737" port="lut5[0]" pin="in[4]"/>
         <pin inst="n737" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[2]"/>
         <segment name="sh[3].24" orient="horz" track="24"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[12]"/>
         <pin inst="n737" port="ble[2]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[2]"/>
         <segment name="sh[3].24" orient="horz" track="24"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[12]"/>
         <pin inst="n737" port="ble[10]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM0_DbcFSM~1" status="routed">
      <pin inst="U_PWM0_DbcFSM~1" pin="Q" type="output"/>
      <pin inst="U_PWM0_DbcFSM_last~1" pin="D" type="input"/>
      <pin inst="count_clr0~1" pin="in" type="input"/>
      <pin inst="count_en0~1" pin="in" type="input"/>
      <pin inst="n747" pin="in" type="input"/>
      <pin inst="n1138" pin="in" type="input"/>
      <pin inst="n1143" pin="in" type="input"/>
      <pin inst="n1148" pin="in" type="input"/>
      <pin inst="n1170" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[6]"/>
         <segment name="sh[3].1" orient="horz" track="1"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[16]"/>
         <pin inst="n737" port="ble[10]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[6]"/>
         <segment name="sh[3].38" orient="horz" track="38"> <channel> 1.000 3.000 4.000 3.000 </channel> </segment>
         <sb name="sb[4][3]"> <sides> left 38 upper 38 </sides> </sb>
         <segment name="sv[4].38" orient="vert" track="38"> <channel> 4.000 4.000 4.000 7.000 </channel> </segment>
         <sb name="sb[4][7]"> <sides> lower 38 upper 38 </sides> </sb>
         <segment name="sv[4].38" orient="vert" track="38"> <channel> 4.000 8.000 4.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[15]"/>
         <pin inst="n839" port="ble[10]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[6]"/>
         <segment name="sh[3].38" orient="horz" track="38"> <channel> 1.000 3.000 4.000 3.000 </channel> </segment>
         <sb name="sb[2][3]"> <sides> left 38 upper 50 </sides> </sb>
         <segment name="sv[2].50" orient="vert" track="50"> <channel> 2.000 4.000 2.000 7.000 </channel> </segment>
         <sb name="sb[2][6]"> <sides> lower 50 left 17 </sides> </sb>
         <segment name="sh[6].17" orient="horz" track="17"> <channel> 1.000 6.000 2.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM0_FEDly" status="routed">
      <pin inst="U_PWM0_FEDly" pin="Q" type="output"/>
      <pin inst="n686" pin="in" type="input"/>
      <pin inst="n1170" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[1]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM0_REDly" status="routed">
      <pin inst="U_PWM0_REDly" pin="Q" type="output"/>
      <pin inst="n684" pin="in" type="input"/>
      <pin inst="n1148" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[9]"/>
         <segment name="sv[1].8" orient="vert" track="8"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="U_PWM0_S1" status="routed">
      <pin inst="U_PWM0_S1" pin="Q" type="output"/>
      <pin inst="n1165" pin="in" type="input"/>
      <pin inst="n1170" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[6]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[6]"/>
         <segment name="sh[9].13" orient="horz" track="13"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> right 13 lower 45 </sides> </sb>
         <segment name="sv[1].45" orient="vert" track="45"> <channel> 1.000 6.000 1.000 9.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="n839" port="ble[6]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[6]"/>
         <segment name="sh[9].13" orient="horz" track="13"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> right 13 lower 45 </sides> </sb>
         <segment name="sv[1].45" orient="vert" track="45"> <channel> 1.000 6.000 1.000 9.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM0_tripActive" status="routed">
      <pin inst="U_PWM0_tripActive" pin="Q" type="output"/>
      <pin inst="n683" pin="in" type="input"/>
      <pin inst="n1133" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM1_DPWMOutLatch" status="routed">
      <pin inst="U_PWM1_DPWMOutLatch" pin="Q" type="output"/>
      <pin inst="DPWM1" pin="in" type="input"/>
      <pin inst="n1291" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM1_DbcFSM_last~0" status="routed">
      <pin inst="U_PWM1_DbcFSM_last~0" pin="Q" type="output"/>
      <pin inst="count_clr1~1" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="ble[2]" pin="out[0]"/>
         <pin inst="n842" port="ble[0]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="U_PWM1_DbcFSM_last~1" status="routed">
      <pin inst="U_PWM1_DbcFSM_last~1" pin="Q" type="output"/>
      <pin inst="count_clr1~1" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[7]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[7]"/>
         <segment name="sv[4].35" orient="vert" track="35"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[4][9]"> <sides> upper 35 left 35 </sides> </sb>
         <segment name="sh[9].35" orient="horz" track="35"> <channel> 1.000 9.000 4.000 9.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[26]"/>
         <pin inst="n842" port="ble[0]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="U_PWM1_DbcFSM~0" status="routed">
      <pin inst="U_PWM1_DbcFSM~0" pin="Q" type="output"/>
      <pin inst="U_PWM1_DbcFSM_last~0" pin="D" type="input"/>
      <pin inst="count_clr1~1" pin="in" type="input"/>
      <pin inst="count_en1~1" pin="in" type="input"/>
      <pin inst="n851" pin="in" type="input"/>
      <pin inst="n852" pin="in" type="input"/>
      <pin inst="n1269" pin="in" type="input"/>
      <pin inst="n1274" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[3]"/>
         <segment name="sv[1].36" orient="vert" track="36"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[17]"/>
         <pin inst="n842" port="ble[0]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[3]"/>
         <segment name="sv[1].36" orient="vert" track="36"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[17]"/>
         <pin inst="n842" port="ble[1]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[3]"/>
         <segment name="sv[1].36" orient="vert" track="36"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[17]"/>
         <pin inst="n842" port="ble[2]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="U_PWM1_DbcFSM~1" status="routed">
      <pin inst="U_PWM1_DbcFSM~1" pin="Q" type="output"/>
      <pin inst="U_PWM1_DbcFSM_last~1" pin="D" type="input"/>
      <pin inst="count_clr1~1" pin="in" type="input"/>
      <pin inst="count_en1~1" pin="in" type="input"/>
      <pin inst="n852" pin="in" type="input"/>
      <pin inst="n1264" pin="in" type="input"/>
      <pin inst="n1269" pin="in" type="input"/>
      <pin inst="n1274" pin="in" type="input"/>
      <pin inst="n1296" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[2]"/>
         <segment name="sh[9].63" orient="horz" track="63"> <channel> 1.000 9.000 2.000 9.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[14]"/>
         <pin inst="n842" port="ble[0]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[2]"/>
         <segment name="sh[9].52" orient="horz" track="52"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[10]"/>
         <pin inst="n839" port="ble[7]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[2]"/>
         <segment name="sh[9].52" orient="horz" track="52"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM1_FEDly" status="routed">
      <pin inst="U_PWM1_FEDly" pin="Q" type="output"/>
      <pin inst="n698" pin="in" type="input"/>
      <pin inst="n1296" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM1_REDly" status="routed">
      <pin inst="U_PWM1_REDly" pin="Q" type="output"/>
      <pin inst="n696" pin="in" type="input"/>
      <pin inst="n1274" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[10]"/>
         <segment name="sh[9].60" orient="horz" track="60"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="U_PWM1_S1" status="routed">
      <pin inst="U_PWM1_S1" pin="Q" type="output"/>
      <pin inst="n1291" pin="in" type="input"/>
      <pin inst="n1296" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[3]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[3]"/>
         <segment name="sv[4].50" orient="vert" track="50"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="n839" port="ble[3]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[3]"/>
         <segment name="sv[4].50" orient="vert" track="50"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM1_tripActive" status="routed">
      <pin inst="U_PWM1_tripActive" pin="Q" type="output"/>
      <pin inst="n695" pin="in" type="input"/>
      <pin inst="n1259" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM2_DPWMOutLatch" status="routed">
      <pin inst="U_PWM2_DPWMOutLatch" pin="Q" type="output"/>
      <pin inst="DPWM2" pin="in" type="input"/>
      <pin inst="n1249" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM2_DbcFSM_last~0" status="routed">
      <pin inst="U_PWM2_DbcFSM_last~0" pin="Q" type="output"/>
      <pin inst="count_clr2~1" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="ble[1]" pin="out[0]"/>
         <pin inst="n807" port="ble[6]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM2_DbcFSM_last~1" status="routed">
      <pin inst="U_PWM2_DbcFSM_last~1" pin="Q" type="output"/>
      <pin inst="count_clr2~1" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[11]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[11]"/>
         <segment name="sv[4].43" orient="vert" track="43"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[4][9]"> <sides> upper 43 lower 43 </sides> </sb>
         <segment name="sv[4].43" orient="vert" track="43"> <channel> 4.000 6.000 4.000 9.000 </channel> </segment>
         <sb name="sb[4][5]"> <sides> upper 43 lower 43 </sides> </sb>
         <segment name="sv[4].43" orient="vert" track="43"> <channel> 4.000 2.000 4.000 5.000 </channel> </segment>
         <sb name="sb[4][1]"> <sides> upper 43 right 50 </sides> </sb>
         <segment name="sh[1].50" orient="horz" track="50"> <channel> 5.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[0]"/>
         <pin inst="n807" port="ble[6]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="U_PWM2_DbcFSM~0" status="routed">
      <pin inst="U_PWM2_DbcFSM~0" pin="Q" type="output"/>
      <pin inst="U_PWM2_DbcFSM_last~0" pin="D" type="input"/>
      <pin inst="count_clr2~1" pin="in" type="input"/>
      <pin inst="count_en2~1" pin="in" type="input"/>
      <pin inst="n816" pin="in" type="input"/>
      <pin inst="n817" pin="in" type="input"/>
      <pin inst="n1227" pin="in" type="input"/>
      <pin inst="n1232" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[7]"/>
         <segment name="sv[8].11" orient="vert" track="11"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[25]"/>
         <pin inst="n807" port="ble[0]" pin="in[4]"/>
         <pin inst="n807" port="lut5[0]" pin="in[4]"/>
         <pin inst="n807" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[7]"/>
         <segment name="sv[8].11" orient="vert" track="11"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[25]"/>
         <pin inst="n807" port="ble[1]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[7]"/>
         <segment name="sv[8].11" orient="vert" track="11"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[25]"/>
         <pin inst="n807" port="ble[6]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM2_DbcFSM~1" status="routed">
      <pin inst="U_PWM2_DbcFSM~1" pin="Q" type="output"/>
      <pin inst="U_PWM2_DbcFSM_last~1" pin="D" type="input"/>
      <pin inst="count_clr2~1" pin="in" type="input"/>
      <pin inst="count_en2~1" pin="in" type="input"/>
      <pin inst="n817" pin="in" type="input"/>
      <pin inst="n1222" pin="in" type="input"/>
      <pin inst="n1227" pin="in" type="input"/>
      <pin inst="n1232" pin="in" type="input"/>
      <pin inst="n1254" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[3]"/>
         <segment name="sv[8].26" orient="vert" track="26"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <sb name="sb[8][1]"> <sides> lower 26 upper 26 </sides> </sb>
         <segment name="sv[8].26" orient="vert" track="26"> <channel> 8.000 2.000 8.000 5.000 </channel> </segment>
         <sb name="sb[8][5]"> <sides> lower 26 upper 26 </sides> </sb>
         <segment name="sv[8].26" orient="vert" track="26"> <channel> 8.000 6.000 8.000 9.000 </channel> </segment>
         <sb name="sb[8][9]"> <sides> lower 26 left 35 </sides> </sb>
         <segment name="sh[9].35" orient="horz" track="35"> <channel> 5.000 9.000 8.000 9.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[26]"/>
         <pin inst="n839" port="ble[11]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[3]"/>
         <segment name="sv[8].26" orient="vert" track="26"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <sb name="sb[8][1]"> <sides> lower 26 right 26 </sides> </sb>
         <segment name="sh[1].26" orient="horz" track="26"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> left 26 upper 20 </sides> </sb>
         <segment name="sv[9].20" orient="vert" track="20"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[3]"/>
         <segment name="sv[8].43" orient="vert" track="43"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[9]"/>
         <pin inst="n807" port="ble[6]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="U_PWM2_FEDly" status="routed">
      <pin inst="U_PWM2_FEDly" pin="Q" type="output"/>
      <pin inst="n710" pin="in" type="input"/>
      <pin inst="n1254" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM2_REDly" status="routed">
      <pin inst="U_PWM2_REDly" pin="Q" type="output"/>
      <pin inst="n708" pin="in" type="input"/>
      <pin inst="n1232" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[1]"/>
         <segment name="sv[9].6" orient="vert" track="6"> <channel> 9.000 1.000 9.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="U_PWM2_S1" status="routed">
      <pin inst="U_PWM2_S1" pin="Q" type="output"/>
      <pin inst="n1249" pin="in" type="input"/>
      <pin inst="n1254" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[5]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[5]"/>
         <segment name="sv[5].15" orient="vert" track="15"> <channel> 5.000 7.000 5.000 10.000 </channel> </segment>
         <sb name="sb[5][6]"> <sides> upper 15 lower 15 </sides> </sb>
         <segment name="sv[5].15" orient="vert" track="15"> <channel> 5.000 3.000 5.000 6.000 </channel> </segment>
         <sb name="sb[5][2]"> <sides> upper 15 right 22 </sides> </sb>
         <segment name="sh[2].22" orient="horz" track="22"> <channel> 6.000 2.000 9.000 2.000 </channel> </segment>
         <sb name="sb[9][2]"> <sides> left 22 right 22 </sides> </sb>
         <segment name="sh[2].22" orient="horz" track="22"> <channel> 10.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="n839" port="ble[5]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[5]"/>
         <segment name="sv[5].15" orient="vert" track="15"> <channel> 5.000 7.000 5.000 10.000 </channel> </segment>
         <sb name="sb[5][6]"> <sides> upper 15 lower 15 </sides> </sb>
         <segment name="sv[5].15" orient="vert" track="15"> <channel> 5.000 3.000 5.000 6.000 </channel> </segment>
         <sb name="sb[5][2]"> <sides> upper 15 right 22 </sides> </sb>
         <segment name="sh[2].22" orient="horz" track="22"> <channel> 6.000 2.000 9.000 2.000 </channel> </segment>
         <sb name="sb[9][2]"> <sides> left 22 right 22 </sides> </sb>
         <segment name="sh[2].22" orient="horz" track="22"> <channel> 10.000 2.000 10.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM2_tripActive" status="routed">
      <pin inst="U_PWM2_tripActive" pin="Q" type="output"/>
      <pin inst="n707" pin="in" type="input"/>
      <pin inst="n1217" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM3_DPWMOutLatch" status="routed">
      <pin inst="U_PWM3_DPWMOutLatch" pin="Q" type="output"/>
      <pin inst="DPWM3" pin="in" type="input"/>
      <pin inst="n1207" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM3_DbcFSM_last~0" status="routed">
      <pin inst="U_PWM3_DbcFSM_last~0" pin="Q" type="output"/>
      <pin inst="count_clr3~1" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="ble[1]" pin="out[0]"/>
         <pin inst="n772" port="ble[5]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM3_DbcFSM_last~1" status="routed">
      <pin inst="U_PWM3_DbcFSM_last~1" pin="Q" type="output"/>
      <pin inst="count_clr3~1" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[1]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[1]"/>
         <segment name="sv[5].3" orient="vert" track="3"> <channel> 5.000 9.000 5.000 10.000 </channel> </segment>
         <sb name="sb[5][8]"> <sides> upper 3 right 10 </sides> </sb>
         <segment name="sh[8].10" orient="horz" track="10"> <channel> 6.000 8.000 9.000 8.000 </channel> </segment>
         <sb name="sb[8][8]"> <sides> left 10 lower 25 </sides> </sb>
         <segment name="sv[8].25" orient="vert" track="25"> <channel> 8.000 5.000 8.000 8.000 </channel> </segment>
         <sb name="sb[8][5]"> <sides> upper 25 right 10 </sides> </sb>
         <segment name="sh[5].10" orient="horz" track="10"> <channel> 9.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[4]"/>
         <pin inst="n772" port="ble[5]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="U_PWM3_DbcFSM~0" status="routed">
      <pin inst="U_PWM3_DbcFSM~0" pin="Q" type="output"/>
      <pin inst="U_PWM3_DbcFSM_last~0" pin="D" type="input"/>
      <pin inst="count_clr3~1" pin="in" type="input"/>
      <pin inst="count_en3~1" pin="in" type="input"/>
      <pin inst="n781" pin="in" type="input"/>
      <pin inst="n782" pin="in" type="input"/>
      <pin inst="n1185" pin="in" type="input"/>
      <pin inst="n1190" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[1]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[10]"/>
         <segment name="sh[5].60" orient="horz" track="60"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[12]"/>
         <pin inst="n772" port="ble[0]" pin="in[4]"/>
         <pin inst="n772" port="lut5[0]" pin="in[4]"/>
         <pin inst="n772" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[10]"/>
         <segment name="sh[5].60" orient="horz" track="60"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[12]"/>
         <pin inst="n772" port="ble[1]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[10]"/>
         <segment name="sh[5].60" orient="horz" track="60"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[12]"/>
         <pin inst="n772" port="ble[5]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM3_DbcFSM~1" status="routed">
      <pin inst="U_PWM3_DbcFSM~1" pin="Q" type="output"/>
      <pin inst="U_PWM3_DbcFSM_last~1" pin="D" type="input"/>
      <pin inst="count_clr3~1" pin="in" type="input"/>
      <pin inst="count_en3~1" pin="in" type="input"/>
      <pin inst="n782" pin="in" type="input"/>
      <pin inst="n1180" pin="in" type="input"/>
      <pin inst="n1185" pin="in" type="input"/>
      <pin inst="n1190" pin="in" type="input"/>
      <pin inst="n1212" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].7" orient="vert" track="7"> <channel> 9.000 3.000 9.000 6.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[3]"/>
         <pin inst="n772" port="ble[5]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].28" orient="vert" track="28"> <channel> 9.000 6.000 9.000 9.000 </channel> </segment>
         <sb name="sb[9][9]"> <sides> lower 28 left 37 </sides> </sb>
         <segment name="sh[9].37" orient="horz" track="37"> <channel> 6.000 9.000 9.000 9.000 </channel> </segment>
         <sb name="sb[5][9]"> <sides> right 37 left 37 </sides> </sb>
         <segment name="sh[9].37" orient="horz" track="37"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[2]"/>
         <pin inst="n839" port="ble[1]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].20" orient="vert" track="20"> <channel> 9.000 6.000 9.000 9.000 </channel> </segment>
         <sb name="sb[9][6]"> <sides> lower 20 right 6 </sides> </sb>
         <segment name="sh[6].6" orient="horz" track="6"> <channel> 10.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="U_PWM3_FEDly" status="routed">
      <pin inst="U_PWM3_FEDly" pin="Q" type="output"/>
      <pin inst="n722" pin="in" type="input"/>
      <pin inst="n1212" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM3_REDly" status="routed">
      <pin inst="U_PWM3_REDly" pin="Q" type="output"/>
      <pin inst="n720" pin="in" type="input"/>
      <pin inst="n1190" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[4]"/>
         <segment name="sh[6].46" orient="horz" track="46"> <channel> 10.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="U_PWM3_S1" status="routed">
      <pin inst="U_PWM3_S1" pin="Q" type="output"/>
      <pin inst="n1207" pin="in" type="input"/>
      <pin inst="n1212" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="ble[9]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[9]"/>
         <segment name="sv[5].17" orient="vert" track="17"> <channel> 5.000 8.000 5.000 10.000 </channel> </segment>
         <sb name="sb[5][9]"> <sides> upper 17 right 52 </sides> </sb>
         <segment name="sh[9].52" orient="horz" track="52"> <channel> 6.000 9.000 9.000 9.000 </channel> </segment>
         <sb name="sb[9][9]"> <sides> left 52 lower 45 </sides> </sb>
         <segment name="sv[9].45" orient="vert" track="45"> <channel> 9.000 6.000 9.000 9.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="n839" port="ble[9]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[9]"/>
         <segment name="sv[5].17" orient="vert" track="17"> <channel> 5.000 8.000 5.000 10.000 </channel> </segment>
         <sb name="sb[5][9]"> <sides> upper 17 right 52 </sides> </sb>
         <segment name="sh[9].52" orient="horz" track="52"> <channel> 6.000 9.000 9.000 9.000 </channel> </segment>
         <sb name="sb[9][9]"> <sides> left 52 lower 45 </sides> </sb>
         <segment name="sv[9].45" orient="vert" track="45"> <channel> 9.000 6.000 9.000 9.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="U_PWM3_tripActive" status="routed">
      <pin inst="U_PWM3_tripActive" pin="Q" type="output"/>
      <pin inst="n719" pin="in" type="input"/>
      <pin inst="n1175" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_clr0~1" status="routed">
      <pin inst="count_clr0~1" pin="out" type="output"/>
      <pin inst="out:count_clr0~1" pin="outpad" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[10]" pin="out[0]"/>
         <pin inst="n737" port="clb[0]" pin="O[10]"/>
         <segment name="sh[2].47" orient="horz" track="47"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> right 47 lower 61 </sides> </sb>
         <segment name="sv[0].61" orient="vert" track="61"> <channel> 0.000 1.000 0.000 2.000 </channel> </segment>
         <pin inst="out:count_clr0~1" port="io[15]" pin="outpad[0]"/>
         <pin inst="out:count_clr0~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_clr1~1" status="routed">
      <pin inst="count_clr1~1" pin="out" type="output"/>
      <pin inst="out:count_clr1~1" pin="outpad" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[0]" pin="out[0]"/>
         <pin inst="n842" port="clb[0]" pin="O[0]"/>
         <segment name="sh[10].0" orient="horz" track="0"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="out:count_clr1~1" port="io[5]" pin="outpad[0]"/>
         <pin inst="out:count_clr1~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_clr2~1" status="routed">
      <pin inst="count_clr2~1" pin="out" type="output"/>
      <pin inst="out:count_clr2~1" pin="outpad" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[6]" pin="out[0]"/>
         <pin inst="n807" port="clb[0]" pin="O[6]"/>
         <segment name="sh[0].62" orient="horz" track="62"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="out:count_clr2~1" port="io[13]" pin="outpad[0]"/>
         <pin inst="out:count_clr2~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_clr3~1" status="routed">
      <pin inst="count_clr3~1" pin="out" type="output"/>
      <pin inst="out:count_clr3~1" pin="outpad" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[5]" pin="out[0]"/>
         <pin inst="n772" port="clb[0]" pin="O[5]"/>
         <segment name="sv[10].55" orient="vert" track="55"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="out:count_clr3~1" port="io[14]" pin="outpad[0]"/>
         <pin inst="out:count_clr3~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_cmp0~0">
      <pin inst="count_cmp0~0" pin="out" type="output"/>
      <pin inst="count_cmp0~0" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~1">
      <pin inst="count_cmp0~1" pin="out" type="output"/>
      <pin inst="count_cmp0~1" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~2">
      <pin inst="count_cmp0~2" pin="out" type="output"/>
      <pin inst="count_cmp0~2" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~3">
      <pin inst="count_cmp0~3" pin="out" type="output"/>
      <pin inst="count_cmp0~3" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~4">
      <pin inst="count_cmp0~4" pin="out" type="output"/>
      <pin inst="count_cmp0~4" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~5">
      <pin inst="count_cmp0~5" pin="out" type="output"/>
      <pin inst="count_cmp0~5" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~6">
      <pin inst="count_cmp0~6" pin="out" type="output"/>
      <pin inst="count_cmp0~6" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~7">
      <pin inst="count_cmp0~7" pin="out" type="output"/>
      <pin inst="count_cmp0~7" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~8">
      <pin inst="count_cmp0~8" pin="out" type="output"/>
      <pin inst="count_cmp0~8" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~9">
      <pin inst="count_cmp0~9" pin="out" type="output"/>
      <pin inst="count_cmp0~9" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~10">
      <pin inst="count_cmp0~10" pin="out" type="output"/>
      <pin inst="count_cmp0~10" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~11">
      <pin inst="count_cmp0~11" pin="out" type="output"/>
      <pin inst="count_cmp0~11" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~12">
      <pin inst="count_cmp0~12" pin="out" type="output"/>
      <pin inst="count_cmp0~12" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~13">
      <pin inst="count_cmp0~13" pin="out" type="output"/>
      <pin inst="count_cmp0~13" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~14">
      <pin inst="count_cmp0~14" pin="out" type="output"/>
      <pin inst="count_cmp0~14" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp0~15">
      <pin inst="count_cmp0~15" pin="out" type="output"/>
      <pin inst="count_cmp0~15" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~0">
      <pin inst="count_cmp1~0" pin="out" type="output"/>
      <pin inst="count_cmp1~0" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~1">
      <pin inst="count_cmp1~1" pin="out" type="output"/>
      <pin inst="count_cmp1~1" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~2">
      <pin inst="count_cmp1~2" pin="out" type="output"/>
      <pin inst="count_cmp1~2" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~3">
      <pin inst="count_cmp1~3" pin="out" type="output"/>
      <pin inst="count_cmp1~3" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~4">
      <pin inst="count_cmp1~4" pin="out" type="output"/>
      <pin inst="count_cmp1~4" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~5">
      <pin inst="count_cmp1~5" pin="out" type="output"/>
      <pin inst="count_cmp1~5" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~6">
      <pin inst="count_cmp1~6" pin="out" type="output"/>
      <pin inst="count_cmp1~6" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~7">
      <pin inst="count_cmp1~7" pin="out" type="output"/>
      <pin inst="count_cmp1~7" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~8">
      <pin inst="count_cmp1~8" pin="out" type="output"/>
      <pin inst="count_cmp1~8" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~9">
      <pin inst="count_cmp1~9" pin="out" type="output"/>
      <pin inst="count_cmp1~9" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~10">
      <pin inst="count_cmp1~10" pin="out" type="output"/>
      <pin inst="count_cmp1~10" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~11">
      <pin inst="count_cmp1~11" pin="out" type="output"/>
      <pin inst="count_cmp1~11" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~12">
      <pin inst="count_cmp1~12" pin="out" type="output"/>
      <pin inst="count_cmp1~12" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~13">
      <pin inst="count_cmp1~13" pin="out" type="output"/>
      <pin inst="count_cmp1~13" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~14">
      <pin inst="count_cmp1~14" pin="out" type="output"/>
      <pin inst="count_cmp1~14" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp1~15">
      <pin inst="count_cmp1~15" pin="out" type="output"/>
      <pin inst="count_cmp1~15" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~0">
      <pin inst="count_cmp2~0" pin="out" type="output"/>
      <pin inst="count_cmp2~0" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~1">
      <pin inst="count_cmp2~1" pin="out" type="output"/>
      <pin inst="count_cmp2~1" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~2">
      <pin inst="count_cmp2~2" pin="out" type="output"/>
      <pin inst="count_cmp2~2" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~3">
      <pin inst="count_cmp2~3" pin="out" type="output"/>
      <pin inst="count_cmp2~3" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~4">
      <pin inst="count_cmp2~4" pin="out" type="output"/>
      <pin inst="count_cmp2~4" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~5">
      <pin inst="count_cmp2~5" pin="out" type="output"/>
      <pin inst="count_cmp2~5" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~6">
      <pin inst="count_cmp2~6" pin="out" type="output"/>
      <pin inst="count_cmp2~6" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~7">
      <pin inst="count_cmp2~7" pin="out" type="output"/>
      <pin inst="count_cmp2~7" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~8">
      <pin inst="count_cmp2~8" pin="out" type="output"/>
      <pin inst="count_cmp2~8" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~9">
      <pin inst="count_cmp2~9" pin="out" type="output"/>
      <pin inst="count_cmp2~9" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~10">
      <pin inst="count_cmp2~10" pin="out" type="output"/>
      <pin inst="count_cmp2~10" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~11">
      <pin inst="count_cmp2~11" pin="out" type="output"/>
      <pin inst="count_cmp2~11" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~12">
      <pin inst="count_cmp2~12" pin="out" type="output"/>
      <pin inst="count_cmp2~12" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~13">
      <pin inst="count_cmp2~13" pin="out" type="output"/>
      <pin inst="count_cmp2~13" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~14">
      <pin inst="count_cmp2~14" pin="out" type="output"/>
      <pin inst="count_cmp2~14" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp2~15">
      <pin inst="count_cmp2~15" pin="out" type="output"/>
      <pin inst="count_cmp2~15" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~0">
      <pin inst="count_cmp3~0" pin="out" type="output"/>
      <pin inst="count_cmp3~0" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~1">
      <pin inst="count_cmp3~1" pin="out" type="output"/>
      <pin inst="count_cmp3~1" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~2">
      <pin inst="count_cmp3~2" pin="out" type="output"/>
      <pin inst="count_cmp3~2" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~3">
      <pin inst="count_cmp3~3" pin="out" type="output"/>
      <pin inst="count_cmp3~3" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~4">
      <pin inst="count_cmp3~4" pin="out" type="output"/>
      <pin inst="count_cmp3~4" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~5">
      <pin inst="count_cmp3~5" pin="out" type="output"/>
      <pin inst="count_cmp3~5" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~6">
      <pin inst="count_cmp3~6" pin="out" type="output"/>
      <pin inst="count_cmp3~6" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~7">
      <pin inst="count_cmp3~7" pin="out" type="output"/>
      <pin inst="count_cmp3~7" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~8">
      <pin inst="count_cmp3~8" pin="out" type="output"/>
      <pin inst="count_cmp3~8" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~9">
      <pin inst="count_cmp3~9" pin="out" type="output"/>
      <pin inst="count_cmp3~9" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~10">
      <pin inst="count_cmp3~10" pin="out" type="output"/>
      <pin inst="count_cmp3~10" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~11">
      <pin inst="count_cmp3~11" pin="out" type="output"/>
      <pin inst="count_cmp3~11" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~12">
      <pin inst="count_cmp3~12" pin="out" type="output"/>
      <pin inst="count_cmp3~12" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~13">
      <pin inst="count_cmp3~13" pin="out" type="output"/>
      <pin inst="count_cmp3~13" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~14">
      <pin inst="count_cmp3~14" pin="out" type="output"/>
      <pin inst="count_cmp3~14" pin="outpad" type="input"/>
   </net>
   <net name="count_cmp3~15">
      <pin inst="count_cmp3~15" pin="out" type="output"/>
      <pin inst="count_cmp3~15" pin="outpad" type="input"/>
   </net>
   <net name="count_en0~1" status="routed">
      <pin inst="count_en0~1" pin="out" type="output"/>
      <pin inst="out:count_en0~1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[10]"/>
         <segment name="sh[3].44" orient="horz" track="44"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <sb name="sb[1][3]"> <sides> left 44 lower 1 </sides> </sb>
         <segment name="sv[1].1" orient="vert" track="1"> <channel> 1.000 1.000 1.000 3.000 </channel> </segment>
         <sb name="sb[1][0]"> <sides> upper 1 left 3 </sides> </sb>
         <segment name="sh[0].3" orient="horz" track="3"> <channel> 1.000 0.000 1.000 0.000 </channel> </segment>
         <sb name="sb[0][0]"> <sides> right 3 upper 0 </sides> </sb>
         <segment name="sv[0].0" orient="vert" track="0"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <pin inst="out:count_en0~1" port="io[9]" pin="outpad[0]"/>
         <pin inst="out:count_en0~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_en1~1" status="routed">
      <pin inst="count_en1~1" pin="out" type="output"/>
      <pin inst="out:count_en1~1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[4]"/>
         <segment name="sh[10].54" orient="horz" track="54"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="out:count_en1~1" port="io[2]" pin="outpad[0]"/>
         <pin inst="out:count_en1~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_en2~1" status="routed">
      <pin inst="count_en2~1" pin="out" type="output"/>
      <pin inst="out:count_en2~1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[5]"/>
         <segment name="sv[9].12" orient="vert" track="12"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> lower 12 right 44 </sides> </sb>
         <segment name="sh[1].44" orient="horz" track="44"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> left 44 lower 55 </sides> </sb>
         <segment name="sv[10].55" orient="vert" track="55"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> upper 55 left 11 </sides> </sb>
         <segment name="sh[0].11" orient="horz" track="11"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="out:count_en2~1" port="io[0]" pin="outpad[0]"/>
         <pin inst="out:count_en2~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_en3~1" status="routed">
      <pin inst="count_en3~1" pin="out" type="output"/>
      <pin inst="out:count_en3~1" pin="outpad" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[6]"/>
         <segment name="sh[5].33" orient="horz" track="33"> <channel> 8.000 5.000 10.000 5.000 </channel> </segment>
         <sb name="sb[7][5]"> <sides> right 33 upper 24 </sides> </sb>
         <segment name="sv[7].24" orient="vert" track="24"> <channel> 7.000 6.000 7.000 9.000 </channel> </segment>
         <sb name="sb[7][9]"> <sides> lower 24 upper 24 </sides> </sb>
         <segment name="sv[7].24" orient="vert" track="24"> <channel> 7.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[7][10]"> <sides> lower 24 right 34 </sides> </sb>
         <segment name="sh[10].34" orient="horz" track="34"> <channel> 8.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][10]"> <sides> left 34 lower 33 </sides> </sb>
         <segment name="sv[10].33" orient="vert" track="33"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <pin inst="out:count_en3~1" port="io[8]" pin="outpad[0]"/>
         <pin inst="out:count_en3~1" port="outpad[0]" pin="outpad[0]"/>
      </route>
   </net>
   <net name="count_pulse0~0" status="routed">
      <pin inst="count_pulse0~0" pin="inpad" type="output"/>
      <pin inst="U_PWM0_S1" pin="D" type="input"/>
      <pin inst="n747" pin="in" type="input"/>
      <pin inst="n1133" pin="in" type="input"/>
      <pin inst="n1143" pin="in" type="input"/>
      <route>
         <pin inst="count_pulse0~0" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].15" orient="vert" track="15"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> upper 15 right 46 </sides> </sb>
         <segment name="sh[5].46" orient="horz" track="46"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <sb name="sb[2][5]"> <sides> left 46 lower 39 </sides> </sb>
         <segment name="sv[2].39" orient="vert" track="39"> <channel> 2.000 2.000 2.000 5.000 </channel> </segment>
         <sb name="sb[2][3]"> <sides> upper 39 left 51 </sides> </sb>
         <segment name="sh[3].51" orient="horz" track="51"> <channel> 1.000 3.000 2.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM0_REDly" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse0~0" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].15" orient="vert" track="15"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> upper 15 right 46 </sides> </sb>
         <segment name="sh[5].46" orient="horz" track="46"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <sb name="sb[2][5]"> <sides> left 46 lower 39 </sides> </sb>
         <segment name="sv[2].39" orient="vert" track="39"> <channel> 2.000 2.000 2.000 5.000 </channel> </segment>
         <sb name="sb[2][3]"> <sides> upper 39 left 51 </sides> </sb>
         <segment name="sh[3].51" orient="horz" track="51"> <channel> 1.000 3.000 2.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse0~0" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].15" orient="vert" track="15"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> upper 15 right 46 </sides> </sb>
         <segment name="sh[6].46" orient="horz" track="46"> <channel> 1.000 6.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse0~0" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].20" orient="vert" track="20"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> lower 20 right 54 </sides> </sb>
         <segment name="sh[9].54" orient="horz" track="54"> <channel> 1.000 9.000 2.000 9.000 </channel> </segment>
         <sb name="sb[2][9]"> <sides> left 54 right 54 </sides> </sb>
         <segment name="sh[9].54" orient="horz" track="54"> <channel> 3.000 9.000 6.000 9.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[22]"/>
         <pin inst="n839" port="ble[6]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="count_pulse1~0" status="routed">
      <pin inst="count_pulse1~0" pin="inpad" type="output"/>
      <pin inst="U_PWM1_S1" pin="D" type="input"/>
      <pin inst="n852" pin="in" type="input"/>
      <pin inst="n1259" pin="in" type="input"/>
      <pin inst="n1269" pin="in" type="input"/>
      <route>
         <pin inst="count_pulse1~0" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].30" orient="horz" track="30"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 30 lower 9 </sides> </sb>
         <segment name="sv[3].9" orient="vert" track="9"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[3][9]"> <sides> upper 9 left 57 </sides> </sb>
         <segment name="sh[9].57" orient="horz" track="57"> <channel> 1.000 9.000 3.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM1_REDly" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse1~0" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].30" orient="horz" track="30"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 30 lower 9 </sides> </sb>
         <segment name="sv[3].9" orient="vert" track="9"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[3][9]"> <sides> upper 9 left 57 </sides> </sb>
         <segment name="sh[9].57" orient="horz" track="57"> <channel> 1.000 9.000 3.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse1~0" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].30" orient="horz" track="30"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 30 lower 9 </sides> </sb>
         <segment name="sv[3].9" orient="vert" track="9"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse1~0" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].30" orient="horz" track="30"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 30 lower 9 </sides> </sb>
         <segment name="sv[4].9" orient="vert" track="9"> <channel> 4.000 9.000 4.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[23]"/>
         <pin inst="n839" port="ble[3]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="count_pulse2~0" status="routed">
      <pin inst="count_pulse2~0" pin="inpad" type="output"/>
      <pin inst="U_PWM2_S1" pin="D" type="input"/>
      <pin inst="n817" pin="in" type="input"/>
      <pin inst="n1217" pin="in" type="input"/>
      <pin inst="n1227" pin="in" type="input"/>
      <route>
         <pin inst="count_pulse2~0" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].46" orient="horz" track="46"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <sb name="sb[8][10]"> <sides> left 46 lower 33 </sides> </sb>
         <segment name="sv[8].33" orient="vert" track="33"> <channel> 8.000 9.000 8.000 10.000 </channel> </segment>
         <sb name="sb[8][8]"> <sides> upper 33 lower 33 </sides> </sb>
         <segment name="sv[8].33" orient="vert" track="33"> <channel> 8.000 5.000 8.000 8.000 </channel> </segment>
         <sb name="sb[8][4]"> <sides> upper 33 right 40 </sides> </sb>
         <segment name="sh[4].40" orient="horz" track="40"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <sb name="sb[9][4]"> <sides> left 40 lower 59 </sides> </sb>
         <segment name="sv[9].59" orient="vert" track="59"> <channel> 9.000 1.000 9.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM2_REDly" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse2~0" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].46" orient="horz" track="46"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <sb name="sb[8][10]"> <sides> left 46 lower 33 </sides> </sb>
         <segment name="sv[8].33" orient="vert" track="33"> <channel> 8.000 9.000 8.000 10.000 </channel> </segment>
         <sb name="sb[8][8]"> <sides> upper 33 lower 33 </sides> </sb>
         <segment name="sv[8].33" orient="vert" track="33"> <channel> 8.000 5.000 8.000 8.000 </channel> </segment>
         <sb name="sb[8][4]"> <sides> upper 33 right 40 </sides> </sb>
         <segment name="sh[4].40" orient="horz" track="40"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <sb name="sb[9][4]"> <sides> left 40 lower 59 </sides> </sb>
         <segment name="sv[9].59" orient="vert" track="59"> <channel> 9.000 1.000 9.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse2~0" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].46" orient="horz" track="46"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <sb name="sb[8][10]"> <sides> left 46 lower 33 </sides> </sb>
         <segment name="sv[8].33" orient="vert" track="33"> <channel> 8.000 9.000 8.000 10.000 </channel> </segment>
         <sb name="sb[8][8]"> <sides> upper 33 lower 33 </sides> </sb>
         <segment name="sv[8].33" orient="vert" track="33"> <channel> 8.000 5.000 8.000 8.000 </channel> </segment>
         <sb name="sb[8][4]"> <sides> upper 33 right 40 </sides> </sb>
         <segment name="sh[4].40" orient="horz" track="40"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <sb name="sb[9][4]"> <sides> left 40 lower 59 </sides> </sb>
         <segment name="sv[9].59" orient="vert" track="59"> <channel> 9.000 1.000 9.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse2~0" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].33" orient="horz" track="33"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> right 33 lower 11 </sides> </sb>
         <segment name="sv[4].11" orient="vert" track="11"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[27]"/>
         <pin inst="n839" port="ble[5]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="count_pulse3~0" status="routed">
      <pin inst="count_pulse3~0" pin="inpad" type="output"/>
      <pin inst="U_PWM3_S1" pin="D" type="input"/>
      <pin inst="n782" pin="in" type="input"/>
      <pin inst="n1175" pin="in" type="input"/>
      <pin inst="n1185" pin="in" type="input"/>
      <route>
         <pin inst="count_pulse3~0" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].52" orient="horz" track="52"> <channel> 9.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[9][10]"> <sides> left 52 lower 41 </sides> </sb>
         <segment name="sv[9].41" orient="vert" track="41"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> upper 41 lower 41 </sides> </sb>
         <segment name="sv[9].41" orient="vert" track="41"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM3_REDly" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse3~0" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].52" orient="horz" track="52"> <channel> 9.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[9][10]"> <sides> left 52 lower 41 </sides> </sb>
         <segment name="sv[9].41" orient="vert" track="41"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> upper 41 lower 41 </sides> </sb>
         <segment name="sv[9].41" orient="vert" track="41"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse3~0" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].52" orient="horz" track="52"> <channel> 9.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[9][10]"> <sides> left 52 lower 41 </sides> </sb>
         <segment name="sv[9].41" orient="vert" track="41"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> upper 41 lower 41 </sides> </sb>
         <segment name="sv[9].41" orient="vert" track="41"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_pulse3~0" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].47" orient="horz" track="47"> <channel> 6.000 10.000 9.000 10.000 </channel> </segment>
         <sb name="sb[5][10]"> <sides> right 47 lower 33 </sides> </sb>
         <segment name="sv[5].33" orient="vert" track="33"> <channel> 5.000 8.000 5.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[25]"/>
         <pin inst="n839" port="ble[9]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="count_val0~0" status="routed">
      <pin inst="count_val0~0" pin="inpad" type="output"/>
      <pin inst="n733" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~0" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[0].27" orient="vert" track="27"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[3]"/>
         <pin inst="n726" port="ble[3]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~1" status="routed">
      <pin inst="count_val0~1" pin="inpad" type="output"/>
      <pin inst="n735" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~1" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].18" orient="vert" track="18"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[17]"/>
         <pin inst="n734" port="ble[2]" pin="in[1]"/>
         <pin inst="n734" port="lut5[0]" pin="in[1]"/>
         <pin inst="n734" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~2" status="routed">
      <pin inst="count_val0~2" pin="inpad" type="output"/>
      <pin inst="n728" pin="in" type="input"/>
      <pin inst="n730" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~2" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[0].59" orient="vert" track="59"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[15]"/>
         <pin inst="n726" port="ble[2]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="count_val0~2" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[0].59" orient="vert" track="59"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[15]"/>
         <pin inst="n726" port="ble[7]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~3" status="routed">
      <pin inst="count_val0~3" pin="inpad" type="output"/>
      <pin inst="n732" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~3" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].51" orient="vert" track="51"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 51 right 32 </sides> </sb>
         <segment name="sh[4].32" orient="horz" track="32"> <channel> 1.000 4.000 4.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[14]"/>
         <pin inst="n726" port="ble[10]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val0~4" status="routed">
      <pin inst="count_val0~4" pin="inpad" type="output"/>
      <pin inst="n729" pin="in" type="input"/>
      <pin inst="n731" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~4" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].48" orient="vert" track="48"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 48 right 30 </sides> </sb>
         <segment name="sh[5].30" orient="horz" track="30"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[0]"/>
         <pin inst="n726" port="ble[4]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~4" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].48" orient="vert" track="48"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 48 right 30 </sides> </sb>
         <segment name="sh[5].30" orient="horz" track="30"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[0]"/>
         <pin inst="n726" port="ble[5]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val0~5" status="routed">
      <pin inst="count_val0~5" pin="inpad" type="output"/>
      <pin inst="n734" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~5" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].34" orient="vert" track="34"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 34 left 15 </sides> </sb>
         <segment name="sh[4].15" orient="horz" track="15"> <channel> 8.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[20]"/>
         <pin inst="n734" port="ble[8]" pin="in[2]"/>
         <pin inst="n734" port="lut5[0]" pin="in[2]"/>
         <pin inst="n734" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~6" status="routed">
      <pin inst="count_val0~6" pin="inpad" type="output"/>
      <pin inst="n730" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~6" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].0" orient="vert" track="0"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 0 right 4 </sides> </sb>
         <segment name="sh[5].4" orient="horz" track="4"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <sb name="sb[1][5]"> <sides> left 4 lower 61 </sides> </sb>
         <segment name="sv[1].61" orient="vert" track="61"> <channel> 1.000 2.000 1.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[25]"/>
         <pin inst="n726" port="ble[2]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~7" status="routed">
      <pin inst="count_val0~7" pin="inpad" type="output"/>
      <pin inst="n732" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~7" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].3" orient="vert" track="3"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> upper 3 right 10 </sides> </sb>
         <segment name="sh[4].10" orient="horz" track="10"> <channel> 1.000 4.000 1.000 4.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[22]"/>
         <pin inst="n726" port="ble[10]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~8" status="routed">
      <pin inst="count_val0~8" pin="inpad" type="output"/>
      <pin inst="n735" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~8" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].37" orient="vert" track="37"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[1]"/>
         <pin inst="n734" port="ble[2]" pin="in[0]"/>
         <pin inst="n734" port="lut5[0]" pin="in[0]"/>
         <pin inst="n734" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val0~9" status="routed">
      <pin inst="count_val0~9" pin="inpad" type="output"/>
      <pin inst="n728" pin="in" type="input"/>
      <pin inst="n729" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~9" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].11" orient="vert" track="11"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[23]"/>
         <pin inst="n726" port="ble[5]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val0~9" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].11" orient="vert" track="11"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[23]"/>
         <pin inst="n726" port="ble[7]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~10" status="routed">
      <pin inst="count_val0~10" pin="inpad" type="output"/>
      <pin inst="n736" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~10" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].40" orient="vert" track="40"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 40 right 18 </sides> </sb>
         <segment name="sh[5].18" orient="horz" track="18"> <channel> 1.000 5.000 4.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[20]"/>
         <pin inst="n726" port="ble[1]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~11" status="routed">
      <pin inst="count_val0~11" pin="inpad" type="output"/>
      <pin inst="n733" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~11" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].16" orient="vert" track="16"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[7]"/>
         <pin inst="n726" port="ble[3]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~12" status="routed">
      <pin inst="count_val0~12" pin="inpad" type="output"/>
      <pin inst="n734" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~12" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].61" orient="vert" track="61"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 61 left 55 </sides> </sb>
         <segment name="sh[3].55" orient="horz" track="55"> <channel> 9.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[10]"/>
         <pin inst="n734" port="ble[8]" pin="in[1]"/>
         <pin inst="n734" port="lut5[0]" pin="in[1]"/>
         <pin inst="n734" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~13" status="routed">
      <pin inst="count_val0~13" pin="inpad" type="output"/>
      <pin inst="n727" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~13" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[0].35" orient="vert" track="35"> <channel> 0.000 2.000 0.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[19]"/>
         <pin inst="n726" port="ble[8]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val0~14" status="routed">
      <pin inst="count_val0~14" pin="inpad" type="output"/>
      <pin inst="n726" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~14" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].8" orient="vert" track="8"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 8 right 28 </sides> </sb>
         <segment name="sh[5].28" orient="horz" track="28"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[12]"/>
         <pin inst="n726" port="ble[6]" pin="in[3]"/>
         <pin inst="n726" port="lut5[0]" pin="in[3]"/>
         <pin inst="n726" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val0~15" status="routed">
      <pin inst="count_val0~15" pin="inpad" type="output"/>
      <pin inst="n736" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~15" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[0].32" orient="vert" track="32"> <channel> 0.000 5.000 0.000 8.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> lower 32 right 6 </sides> </sb>
         <segment name="sh[5].6" orient="horz" track="6"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <pin inst="n726" port="clb[0]" pin="I[4]"/>
         <pin inst="n726" port="ble[1]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~16" status="routed">
      <pin inst="count_val0~16" pin="inpad" type="output"/>
      <pin inst="n738" pin="in" type="input"/>
      <pin inst="n754" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~16" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[0].15" orient="vert" track="15"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 15 right 46 </sides> </sb>
         <segment name="sh[2].46" orient="horz" track="46"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[10]"/>
         <pin inst="n737" port="ble[4]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val0~16" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[0].15" orient="vert" track="15"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 15 right 46 </sides> </sb>
         <segment name="sh[2].46" orient="horz" track="46"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <sb name="sb[1][2]"> <sides> left 46 upper 30 </sides> </sb>
         <segment name="sv[1].30" orient="vert" track="30"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM0_REDly" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val0~17" status="routed">
      <pin inst="count_val0~17" pin="inpad" type="output"/>
      <pin inst="n741" pin="in" type="input"/>
      <pin inst="n743" pin="in" type="input"/>
      <pin inst="n752" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~17" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].28" orient="vert" track="28"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[27]"/>
         <pin inst="n737" port="ble[6]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val0~17" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].28" orient="vert" track="28"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[27]"/>
         <pin inst="n737" port="ble[9]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~17" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].28" orient="vert" track="28"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 28 right 0 </sides> </sb>
         <segment name="sh[3].0" orient="horz" track="0"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM0_REDly" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~18" status="routed">
      <pin inst="count_val0~18" pin="inpad" type="output"/>
      <pin inst="n744" pin="in" type="input"/>
      <pin inst="n751" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~18" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].12" orient="vert" track="12"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 12 right 40 </sides> </sb>
         <segment name="sh[3].40" orient="horz" track="40"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[20]"/>
         <pin inst="n737" port="ble[7]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~18" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].12" orient="vert" track="12"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 12 right 40 </sides> </sb>
         <segment name="sh[3].40" orient="horz" track="40"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM0_REDly" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~19" status="routed">
      <pin inst="count_val0~19" pin="inpad" type="output"/>
      <pin inst="n740" pin="in" type="input"/>
      <pin inst="n742" pin="in" type="input"/>
      <pin inst="n749" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~19" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].60" orient="vert" track="60"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 60 right 52 </sides> </sb>
         <segment name="sh[3].52" orient="horz" track="52"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[0]"/>
         <pin inst="n737" port="ble[8]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="count_val0~19" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].60" orient="vert" track="60"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 60 right 52 </sides> </sb>
         <segment name="sh[3].52" orient="horz" track="52"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[0]"/>
         <pin inst="n737" port="ble[11]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~19" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].60" orient="vert" track="60"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 60 right 52 </sides> </sb>
         <segment name="sh[3].52" orient="horz" track="52"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val0~20" status="routed">
      <pin inst="count_val0~20" pin="inpad" type="output"/>
      <pin inst="n743" pin="in" type="input"/>
      <pin inst="n745" pin="in" type="input"/>
      <pin inst="n751" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~20" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].17" orient="vert" track="17"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 17 right 48 </sides> </sb>
         <segment name="sh[2].48" orient="horz" track="48"> <channel> 1.000 2.000 2.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[6]"/>
         <pin inst="n737" port="ble[5]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val0~20" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].17" orient="vert" track="17"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 17 right 48 </sides> </sb>
         <segment name="sh[2].48" orient="horz" track="48"> <channel> 1.000 2.000 2.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[6]"/>
         <pin inst="n737" port="ble[6]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~20" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].17" orient="vert" track="17"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM0_REDly" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val0~21" status="routed">
      <pin inst="count_val0~21" pin="inpad" type="output"/>
      <pin inst="n745" pin="in" type="input"/>
      <pin inst="n746" pin="in" type="input"/>
      <pin inst="n750" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~21" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].20" orient="vert" track="20"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 20 right 54 </sides> </sb>
         <segment name="sh[3].54" orient="horz" track="54"> <channel> 1.000 3.000 4.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[4]"/>
         <pin inst="n737" port="ble[0]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val0~21" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].20" orient="vert" track="20"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 20 right 54 </sides> </sb>
         <segment name="sh[3].54" orient="horz" track="54"> <channel> 1.000 3.000 4.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[4]"/>
         <pin inst="n737" port="ble[5]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~21" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].20" orient="vert" track="20"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 20 right 54 </sides> </sb>
         <segment name="sh[3].54" orient="horz" track="54"> <channel> 1.000 3.000 4.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM0_REDly" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val0~22" status="routed">
      <pin inst="count_val0~22" pin="inpad" type="output"/>
      <pin inst="n739" pin="in" type="input"/>
      <pin inst="n752" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~22" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].31" orient="vert" track="31"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[3]"/>
         <pin inst="n737" port="ble[3]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~22" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].31" orient="vert" track="31"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 31 right 2 </sides> </sb>
         <segment name="sh[2].2" orient="horz" track="2"> <channel> 1.000 2.000 3.000 2.000 </channel> </segment>
         <sb name="sb[1][2]"> <sides> left 2 upper 14 </sides> </sb>
         <segment name="sv[1].14" orient="vert" track="14"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM0_REDly" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~23" status="routed">
      <pin inst="count_val0~23" pin="inpad" type="output"/>
      <pin inst="n746" pin="in" type="input"/>
      <pin inst="n750" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~23" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].49" orient="vert" track="49"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 49 right 30 </sides> </sb>
         <segment name="sh[2].30" orient="horz" track="30"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <sb name="sb[1][2]"> <sides> left 30 upper 46 </sides> </sb>
         <segment name="sv[1].46" orient="vert" track="46"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM0_REDly" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val0~23" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].49" orient="vert" track="49"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 49 right 30 </sides> </sb>
         <segment name="sh[2].30" orient="horz" track="30"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[2]"/>
         <pin inst="n737" port="ble[0]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val0~24" status="routed">
      <pin inst="count_val0~24" pin="inpad" type="output"/>
      <pin inst="n738" pin="in" type="input"/>
      <pin inst="n753" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~24" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].30" orient="vert" track="30"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 30 right 2 </sides> </sb>
         <segment name="sh[6].2" orient="horz" track="2"> <channel> 1.000 6.000 3.000 6.000 </channel> </segment>
         <sb name="sb[1][6]"> <sides> left 2 lower 15 </sides> </sb>
         <segment name="sv[1].15" orient="vert" track="15"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[1]"/>
         <pin inst="n737" port="ble[4]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val0~24" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].30" orient="vert" track="30"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM0_REDly" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val0~25" status="routed">
      <pin inst="count_val0~25" pin="inpad" type="output"/>
      <pin inst="n740" pin="in" type="input"/>
      <pin inst="n753" pin="in" type="input"/>
      <route>
         <pin inst="count_val0~25" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].41" orient="vert" track="41"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM0_REDly" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val0~25" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].41" orient="vert" track="41"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> upper 41 right 18 </sides> </sb>
         <segment name="sh[3].18" orient="horz" track="18"> <channel> 1.000 3.000 2.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[8]"/>
         <pin inst="n737" port="ble[11]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val1~0" status="routed">
      <pin inst="count_val1~0" pin="inpad" type="output"/>
      <pin inst="n838" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~0" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].27" orient="horz" track="27"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> right 27 lower 3 </sides> </sb>
         <segment name="sv[2].3" orient="vert" track="3"> <channel> 2.000 8.000 2.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[3]"/>
         <pin inst="n831" port="ble[0]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~1" status="routed">
      <pin inst="count_val1~1" pin="inpad" type="output"/>
      <pin inst="n840" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~1" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].52" orient="horz" track="52"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[24]"/>
         <pin inst="n839" port="ble[0]" pin="in[1]"/>
         <pin inst="n839" port="lut5[0]" pin="in[1]"/>
         <pin inst="n839" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~2" status="routed">
      <pin inst="count_val1~2" pin="inpad" type="output"/>
      <pin inst="n833" pin="in" type="input"/>
      <pin inst="n835" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~2" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].40" orient="horz" track="40"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[4]"/>
         <pin inst="n831" port="ble[3]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val1~2" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].40" orient="horz" track="40"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[4]"/>
         <pin inst="n831" port="ble[4]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val1~3" status="routed">
      <pin inst="count_val1~3" pin="inpad" type="output"/>
      <pin inst="n837" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~3" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].51" orient="horz" track="51"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> right 51 lower 39 </sides> </sb>
         <segment name="sv[2].39" orient="vert" track="39"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[23]"/>
         <pin inst="n831" port="ble[6]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val1~4" status="routed">
      <pin inst="count_val1~4" pin="inpad" type="output"/>
      <pin inst="n834" pin="in" type="input"/>
      <pin inst="n836" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~4" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].3" orient="horz" track="3"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[8]"/>
         <pin inst="n831" port="ble[1]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~4" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].3" orient="horz" track="3"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[8]"/>
         <pin inst="n831" port="ble[2]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~5" status="routed">
      <pin inst="count_val1~5" pin="inpad" type="output"/>
      <pin inst="n839" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~5" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].63" orient="horz" track="63"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[16]"/>
         <pin inst="n839" port="ble[2]" pin="in[2]"/>
         <pin inst="n839" port="lut5[0]" pin="in[2]"/>
         <pin inst="n839" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val1~6" status="routed">
      <pin inst="count_val1~6" pin="inpad" type="output"/>
      <pin inst="n835" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~6" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].35" orient="horz" track="35"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> right 35 lower 15 </sides> </sb>
         <segment name="sv[2].15" orient="vert" track="15"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[2][9]"> <sides> upper 15 right 22 </sides> </sb>
         <segment name="sh[9].22" orient="horz" track="22"> <channel> 3.000 9.000 6.000 9.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[18]"/>
         <pin inst="n831" port="ble[3]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~7" status="routed">
      <pin inst="count_val1~7" pin="inpad" type="output"/>
      <pin inst="n837" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~7" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[10].38" orient="horz" track="38"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 38 lower 21 </sides> </sb>
         <segment name="sv[2].21" orient="vert" track="21"> <channel> 2.000 9.000 2.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[15]"/>
         <pin inst="n831" port="ble[6]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~8" status="routed">
      <pin inst="count_val1~8" pin="inpad" type="output"/>
      <pin inst="n840" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~8" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].55" orient="horz" track="55"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[0]"/>
         <pin inst="n839" port="ble[0]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~9" status="routed">
      <pin inst="count_val1~9" pin="inpad" type="output"/>
      <pin inst="n833" pin="in" type="input"/>
      <pin inst="n834" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~9" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].19" orient="horz" track="19"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[12]"/>
         <pin inst="n831" port="ble[2]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val1~9" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].19" orient="horz" track="19"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[12]"/>
         <pin inst="n831" port="ble[4]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~10" status="routed">
      <pin inst="count_val1~10" pin="inpad" type="output"/>
      <pin inst="n841" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~10" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].6" orient="horz" track="6"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 6 lower 19 </sides> </sb>
         <segment name="sv[2].19" orient="vert" track="19"> <channel> 2.000 8.000 2.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[11]"/>
         <pin inst="n831" port="ble[11]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val1~11" status="routed">
      <pin inst="count_val1~11" pin="inpad" type="output"/>
      <pin inst="n838" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~11" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].59" orient="horz" track="59"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> right 59 lower 49 </sides> </sb>
         <segment name="sv[2].49" orient="vert" track="49"> <channel> 2.000 7.000 2.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[7]"/>
         <pin inst="n831" port="ble[0]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~12" status="routed">
      <pin inst="count_val1~12" pin="inpad" type="output"/>
      <pin inst="n839" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~12" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].20" orient="horz" track="20"> <channel> 5.000 10.000 8.000 10.000 </channel> </segment>
         <pin inst="n839" port="clb[0]" pin="I[8]"/>
         <pin inst="n839" port="ble[2]" pin="in[1]"/>
         <pin inst="n839" port="lut5[0]" pin="in[1]"/>
         <pin inst="n839" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~13" status="routed">
      <pin inst="count_val1~13" pin="inpad" type="output"/>
      <pin inst="n832" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~13" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].8" orient="horz" track="8"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[20]"/>
         <pin inst="n831" port="ble[5]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~14" status="routed">
      <pin inst="count_val1~14" pin="inpad" type="output"/>
      <pin inst="n831" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~14" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[10].56" orient="horz" track="56"> <channel> 3.000 10.000 6.000 10.000 </channel> </segment>
         <sb name="sb[3][10]"> <sides> left 56 lower 47 </sides> </sb>
         <segment name="sv[3].47" orient="vert" track="47"> <channel> 3.000 9.000 3.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[17]"/>
         <pin inst="n831" port="ble[7]" pin="in[3]"/>
         <pin inst="n831" port="lut5[0]" pin="in[3]"/>
         <pin inst="n831" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val1~15" status="routed">
      <pin inst="count_val1~15" pin="inpad" type="output"/>
      <pin inst="n841" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~15" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].43" orient="horz" track="43"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> right 43 lower 27 </sides> </sb>
         <segment name="sv[2].27" orient="vert" track="27"> <channel> 2.000 8.000 2.000 10.000 </channel> </segment>
         <pin inst="n831" port="clb[0]" pin="I[27]"/>
         <pin inst="n831" port="ble[11]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~16" status="routed">
      <pin inst="count_val1~16" pin="inpad" type="output"/>
      <pin inst="n843" pin="in" type="input"/>
      <pin inst="n859" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~16" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].30" orient="horz" track="30"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 30 lower 9 </sides> </sb>
         <segment name="sv[1].9" orient="vert" track="9"> <channel> 1.000 8.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[1]"/>
         <pin inst="n842" port="ble[4]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val1~16" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].30" orient="horz" track="30"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 30 lower 9 </sides> </sb>
         <segment name="sv[1].9" orient="vert" track="9"> <channel> 1.000 8.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> upper 9 right 28 </sides> </sb>
         <segment name="sh[9].28" orient="horz" track="28"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM1_REDly" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~17" status="routed">
      <pin inst="count_val1~17" pin="inpad" type="output"/>
      <pin inst="n846" pin="in" type="input"/>
      <pin inst="n848" pin="in" type="input"/>
      <pin inst="n857" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~17" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].39" orient="horz" track="39"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[20]"/>
         <pin inst="n842" port="ble[6]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val1~17" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].39" orient="horz" track="39"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[20]"/>
         <pin inst="n842" port="ble[9]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~17" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].24" orient="horz" track="24"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 24 lower 63 </sides> </sb>
         <segment name="sv[1].63" orient="vert" track="63"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM1_REDly" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val1~18" status="routed">
      <pin inst="count_val1~18" pin="inpad" type="output"/>
      <pin inst="n849" pin="in" type="input"/>
      <pin inst="n856" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~18" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].34" orient="horz" track="34"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 34 lower 15 </sides> </sb>
         <segment name="sv[1].15" orient="vert" track="15"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM1_REDly" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val1~18" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[10].7" orient="horz" track="7"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[8]"/>
         <pin inst="n842" port="ble[7]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~19" status="routed">
      <pin inst="count_val1~19" pin="inpad" type="output"/>
      <pin inst="n845" pin="in" type="input"/>
      <pin inst="n847" pin="in" type="input"/>
      <pin inst="n854" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~19" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].2" orient="horz" track="2"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 2 lower 7 </sides> </sb>
         <segment name="sv[1].7" orient="vert" track="7"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[5]"/>
         <pin inst="n842" port="ble[8]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="count_val1~19" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].2" orient="horz" track="2"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 2 lower 7 </sides> </sb>
         <segment name="sv[1].7" orient="vert" track="7"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[5]"/>
         <pin inst="n842" port="ble[11]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~19" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].2" orient="horz" track="2"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 2 lower 7 </sides> </sb>
         <segment name="sv[2].7" orient="vert" track="7"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[2][9]"> <sides> upper 7 left 7 </sides> </sb>
         <segment name="sh[9].7" orient="horz" track="7"> <channel> 1.000 9.000 2.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val1~20" status="routed">
      <pin inst="count_val1~20" pin="inpad" type="output"/>
      <pin inst="n848" pin="in" type="input"/>
      <pin inst="n850" pin="in" type="input"/>
      <pin inst="n856" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~20" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].55" orient="horz" track="55"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[0]"/>
         <pin inst="n842" port="ble[5]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val1~20" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].55" orient="horz" track="55"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[0]"/>
         <pin inst="n842" port="ble[6]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~20" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].8" orient="horz" track="8"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM1_REDly" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val1~21" status="routed">
      <pin inst="count_val1~21" pin="inpad" type="output"/>
      <pin inst="n850" pin="in" type="input"/>
      <pin inst="n851" pin="in" type="input"/>
      <pin inst="n855" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~21" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].47" orient="horz" track="47"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[12]"/>
         <pin inst="n842" port="ble[1]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val1~21" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].47" orient="horz" track="47"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[12]"/>
         <pin inst="n842" port="ble[5]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~21" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].12" orient="horz" track="12"> <channel> 1.000 10.000 4.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 12 lower 37 </sides> </sb>
         <segment name="sv[2].37" orient="vert" track="37"> <channel> 2.000 9.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM1_REDly" port="ble[7]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val1~22" status="routed">
      <pin inst="count_val1~22" pin="inpad" type="output"/>
      <pin inst="n844" pin="in" type="input"/>
      <pin inst="n857" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~22" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].58" orient="horz" track="58"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[24]"/>
         <pin inst="n842" port="ble[3]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~22" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].58" orient="horz" track="58"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 58 lower 49 </sides> </sb>
         <segment name="sv[1].49" orient="vert" track="49"> <channel> 1.000 8.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM1_REDly" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~23" status="routed">
      <pin inst="count_val1~23" pin="inpad" type="output"/>
      <pin inst="n851" pin="in" type="input"/>
      <pin inst="n855" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~23" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].22" orient="horz" track="22"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 22 lower 59 </sides> </sb>
         <segment name="sv[1].59" orient="vert" track="59"> <channel> 1.000 9.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[25]"/>
         <pin inst="n842" port="ble[1]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val1~23" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].22" orient="horz" track="22"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 22 lower 59 </sides> </sb>
         <segment name="sv[1].59" orient="vert" track="59"> <channel> 1.000 9.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM1_REDly" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~24" status="routed">
      <pin inst="count_val1~24" pin="inpad" type="output"/>
      <pin inst="n843" pin="in" type="input"/>
      <pin inst="n858" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~24" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].41" orient="horz" track="41"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> right 41 lower 23 </sides> </sb>
         <segment name="sv[1].23" orient="vert" track="23"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM1_REDly" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val1~24" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[10].41" orient="horz" track="41"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> right 41 lower 23 </sides> </sb>
         <segment name="sv[1].23" orient="vert" track="23"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[13]"/>
         <pin inst="n842" port="ble[4]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val1~25" status="routed">
      <pin inst="count_val1~25" pin="inpad" type="output"/>
      <pin inst="n845" pin="in" type="input"/>
      <pin inst="n858" pin="in" type="input"/>
      <route>
         <pin inst="count_val1~25" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].48" orient="horz" track="48"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM1_REDly" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val1~25" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].50" orient="horz" track="50"> <channel> 1.000 10.000 3.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> left 50 lower 39 </sides> </sb>
         <segment name="sv[1].39" orient="vert" track="39"> <channel> 1.000 7.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[21]"/>
         <pin inst="n842" port="ble[11]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val2~0" status="routed">
      <pin inst="count_val2~0" pin="inpad" type="output"/>
      <pin inst="n803" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~0" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[0].10" orient="horz" track="10"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[2]"/>
         <pin inst="n796" port="ble[1]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~1" status="routed">
      <pin inst="count_val2~1" pin="inpad" type="output"/>
      <pin inst="n805" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~1" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].13" orient="vert" track="13"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 13 left 37 </sides> </sb>
         <segment name="sh[3].37" orient="horz" track="37"> <channel> 8.000 3.000 10.000 3.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[26]"/>
         <pin inst="n734" port="ble[0]" pin="in[1]"/>
         <pin inst="n734" port="lut5[0]" pin="in[1]"/>
         <pin inst="n734" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~2" status="routed">
      <pin inst="count_val2~2" pin="inpad" type="output"/>
      <pin inst="n798" pin="in" type="input"/>
      <pin inst="n800" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~2" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].14" orient="vert" track="14"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[25]"/>
         <pin inst="n796" port="ble[3]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val2~2" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].14" orient="vert" track="14"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[25]"/>
         <pin inst="n796" port="ble[5]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~3" status="routed">
      <pin inst="count_val2~3" pin="inpad" type="output"/>
      <pin inst="n802" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~3" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[0].9" orient="horz" track="9"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> right 9 upper 28 </sides> </sb>
         <segment name="sv[9].28" orient="vert" track="28"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[11]"/>
         <pin inst="n796" port="ble[0]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val2~4" status="routed">
      <pin inst="count_val2~4" pin="inpad" type="output"/>
      <pin inst="n799" pin="in" type="input"/>
      <pin inst="n801" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~4" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[0].50" orient="horz" track="50"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[6]"/>
         <pin inst="n796" port="ble[2]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~4" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[0].50" orient="horz" track="50"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[6]"/>
         <pin inst="n796" port="ble[4]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~5" status="routed">
      <pin inst="count_val2~5" pin="inpad" type="output"/>
      <pin inst="n804" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~5" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].24" orient="vert" track="24"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 24 left 63 </sides> </sb>
         <segment name="sh[4].63" orient="horz" track="63"> <channel> 8.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[12]"/>
         <pin inst="n734" port="ble[7]" pin="in[2]"/>
         <pin inst="n734" port="lut5[0]" pin="in[2]"/>
         <pin inst="n734" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val2~6" status="routed">
      <pin inst="count_val2~6" pin="inpad" type="output"/>
      <pin inst="n800" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~6" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].25" orient="horz" track="25"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> right 25 upper 60 </sides> </sb>
         <segment name="sv[9].60" orient="vert" track="60"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[27]"/>
         <pin inst="n796" port="ble[3]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~7" status="routed">
      <pin inst="count_val2~7" pin="inpad" type="output"/>
      <pin inst="n802" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~7" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].34" orient="horz" track="34"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[26]"/>
         <pin inst="n796" port="ble[0]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~8" status="routed">
      <pin inst="count_val2~8" pin="inpad" type="output"/>
      <pin inst="n805" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~8" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].50" orient="vert" track="50"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[5]"/>
         <pin inst="n734" port="ble[0]" pin="in[0]"/>
         <pin inst="n734" port="lut5[0]" pin="in[0]"/>
         <pin inst="n734" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~9" status="routed">
      <pin inst="count_val2~9" pin="inpad" type="output"/>
      <pin inst="n798" pin="in" type="input"/>
      <pin inst="n799" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~9" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].18" orient="horz" track="18"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[18]"/>
         <pin inst="n796" port="ble[4]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val2~9" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].18" orient="horz" track="18"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[18]"/>
         <pin inst="n796" port="ble[5]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val2~10" status="routed">
      <pin inst="count_val2~10" pin="inpad" type="output"/>
      <pin inst="n806" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~10" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[0].51" orient="horz" track="51"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> right 51 upper 32 </sides> </sb>
         <segment name="sv[9].32" orient="vert" track="32"> <channel> 9.000 1.000 9.000 3.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[19]"/>
         <pin inst="n796" port="ble[11]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val2~11" status="routed">
      <pin inst="count_val2~11" pin="inpad" type="output"/>
      <pin inst="n803" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~11" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[0].33" orient="horz" track="33"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[22]"/>
         <pin inst="n796" port="ble[1]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~12" status="routed">
      <pin inst="count_val2~12" pin="inpad" type="output"/>
      <pin inst="n804" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~12" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].45" orient="vert" track="45"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 45 left 29 </sides> </sb>
         <segment name="sh[3].29" orient="horz" track="29"> <channel> 8.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[9][3]"> <sides> right 29 upper 16 </sides> </sb>
         <segment name="sv[9].16" orient="vert" track="16"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[11]"/>
         <pin inst="n734" port="ble[7]" pin="in[1]"/>
         <pin inst="n734" port="lut5[0]" pin="in[1]"/>
         <pin inst="n734" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~13" status="routed">
      <pin inst="count_val2~13" pin="inpad" type="output"/>
      <pin inst="n797" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~13" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].30" orient="vert" track="30"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[1]"/>
         <pin inst="n796" port="ble[6]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~14" status="routed">
      <pin inst="count_val2~14" pin="inpad" type="output"/>
      <pin inst="n796" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~14" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[0].42" orient="horz" track="42"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[14]"/>
         <pin inst="n796" port="ble[7]" pin="in[3]"/>
         <pin inst="n796" port="lut5[0]" pin="in[3]"/>
         <pin inst="n796" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val2~15" status="routed">
      <pin inst="count_val2~15" pin="inpad" type="output"/>
      <pin inst="n806" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~15" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[0].43" orient="horz" track="43"> <channel> 10.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> right 43 upper 20 </sides> </sb>
         <segment name="sv[9].20" orient="vert" track="20"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="n796" port="clb[0]" pin="I[23]"/>
         <pin inst="n796" port="ble[11]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~16" status="routed">
      <pin inst="count_val2~16" pin="inpad" type="output"/>
      <pin inst="n808" pin="in" type="input"/>
      <pin inst="n824" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~16" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].48" orient="horz" track="48"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> left 48 upper 30 </sides> </sb>
         <segment name="sv[9].30" orient="vert" track="30"> <channel> 9.000 1.000 9.000 2.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> lower 30 left 29 </sides> </sb>
         <segment name="sh[1].29" orient="horz" track="29"> <channel> 6.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[8]"/>
         <pin inst="n807" port="ble[3]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val2~16" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].48" orient="horz" track="48"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> left 48 upper 16 </sides> </sb>
         <segment name="sv[10].16" orient="vert" track="16"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> lower 16 left 51 </sides> </sb>
         <segment name="sh[1].51" orient="horz" track="51"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[8][1]"> <sides> right 51 lower 3 </sides> </sb>
         <segment name="sv[8].3" orient="vert" track="3"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM2_REDly" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~17" status="routed">
      <pin inst="count_val2~17" pin="inpad" type="output"/>
      <pin inst="n811" pin="in" type="input"/>
      <pin inst="n813" pin="in" type="input"/>
      <pin inst="n822" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~17" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].57" orient="horz" track="57"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[26]"/>
         <pin inst="n807" port="ble[7]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val2~17" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].57" orient="horz" track="57"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[26]"/>
         <pin inst="n807" port="ble[10]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~17" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].57" orient="horz" track="57"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[6][0]"> <sides> right 57 upper 42 </sides> </sb>
         <segment name="sv[6].42" orient="vert" track="42"> <channel> 6.000 1.000 6.000 3.000 </channel> </segment>
         <sb name="sb[6][1]"> <sides> lower 42 right 6 </sides> </sb>
         <segment name="sh[1].6" orient="horz" track="6"> <channel> 7.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val2~18" status="routed">
      <pin inst="count_val2~18" pin="inpad" type="output"/>
      <pin inst="n814" pin="in" type="input"/>
      <pin inst="n821" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~18" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[0].22" orient="horz" track="22"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> left 22 upper 56 </sides> </sb>
         <segment name="sv[8].56" orient="vert" track="56"> <channel> 8.000 1.000 8.000 4.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[13]"/>
         <pin inst="n807" port="ble[8]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~18" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[0].22" orient="horz" track="22"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM2_REDly" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~19" status="routed">
      <pin inst="count_val2~19" pin="inpad" type="output"/>
      <pin inst="n810" pin="in" type="input"/>
      <pin inst="n812" pin="in" type="input"/>
      <pin inst="n819" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~19" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[0].25" orient="horz" track="25"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 25 upper 60 </sides> </sb>
         <segment name="sv[7].60" orient="vert" track="60"> <channel> 7.000 1.000 7.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[19]"/>
         <pin inst="n807" port="ble[9]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="count_val2~19" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[0].25" orient="horz" track="25"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 25 upper 60 </sides> </sb>
         <segment name="sv[7].60" orient="vert" track="60"> <channel> 7.000 1.000 7.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[19]"/>
         <pin inst="n807" port="ble[11]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~19" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[0].25" orient="horz" track="25"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[5][0]"> <sides> right 25 upper 60 </sides> </sb>
         <segment name="sv[5].60" orient="vert" track="60"> <channel> 5.000 1.000 5.000 1.000 </channel> </segment>
         <sb name="sb[5][1]"> <sides> lower 60 right 60 </sides> </sb>
         <segment name="sh[1].60" orient="horz" track="60"> <channel> 6.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val2~20" status="routed">
      <pin inst="count_val2~20" pin="inpad" type="output"/>
      <pin inst="n813" pin="in" type="input"/>
      <pin inst="n815" pin="in" type="input"/>
      <pin inst="n821" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~20" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].35" orient="horz" track="35"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 35 upper 8 </sides> </sb>
         <segment name="sv[7].8" orient="vert" track="8"> <channel> 7.000 1.000 7.000 1.000 </channel> </segment>
         <sb name="sb[7][1]"> <sides> lower 8 right 40 </sides> </sb>
         <segment name="sh[1].40" orient="horz" track="40"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM2_REDly" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~20" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].35" orient="horz" track="35"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[18]"/>
         <pin inst="n807" port="ble[5]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val2~20" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].35" orient="horz" track="35"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[18]"/>
         <pin inst="n807" port="ble[7]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~21" status="routed">
      <pin inst="count_val2~21" pin="inpad" type="output"/>
      <pin inst="n815" pin="in" type="input"/>
      <pin inst="n816" pin="in" type="input"/>
      <pin inst="n820" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~21" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[0].38" orient="horz" track="38"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> left 38 upper 14 </sides> </sb>
         <segment name="sv[8].14" orient="vert" track="14"> <channel> 8.000 1.000 8.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[5]"/>
         <pin inst="n807" port="ble[0]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val2~21" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[0].38" orient="horz" track="38"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> left 38 upper 14 </sides> </sb>
         <segment name="sv[8].14" orient="vert" track="14"> <channel> 8.000 1.000 8.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[5]"/>
         <pin inst="n807" port="ble[5]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~21" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[0].38" orient="horz" track="38"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> left 38 upper 14 </sides> </sb>
         <segment name="sv[8].14" orient="vert" track="14"> <channel> 8.000 1.000 8.000 3.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM2_REDly" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val2~22" status="routed">
      <pin inst="count_val2~22" pin="inpad" type="output"/>
      <pin inst="n809" pin="in" type="input"/>
      <pin inst="n822" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~22" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].14" orient="horz" track="14"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[2]"/>
         <pin inst="n807" port="ble[2]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~22" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].14" orient="horz" track="14"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> left 14 upper 46 </sides> </sb>
         <segment name="sv[9].46" orient="vert" track="46"> <channel> 9.000 1.000 9.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM2_REDly" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~23" status="routed">
      <pin inst="count_val2~23" pin="inpad" type="output"/>
      <pin inst="n816" pin="in" type="input"/>
      <pin inst="n820" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~23" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[0].11" orient="horz" track="11"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> right 11 upper 34 </sides> </sb>
         <segment name="sv[8].34" orient="vert" track="34"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <sb name="sb[8][1]"> <sides> lower 34 right 18 </sides> </sb>
         <segment name="sh[1].18" orient="horz" track="18"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM2_REDly" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val2~23" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[0].11" orient="horz" track="11"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 11 upper 34 </sides> </sb>
         <segment name="sv[7].34" orient="vert" track="34"> <channel> 7.000 1.000 7.000 2.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[15]"/>
         <pin inst="n807" port="ble[0]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val2~24" status="routed">
      <pin inst="count_val2~24" pin="inpad" type="output"/>
      <pin inst="n808" pin="in" type="input"/>
      <pin inst="n823" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~24" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[0].27" orient="horz" track="27"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM2_REDly" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val2~24" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[0].27" orient="horz" track="27"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 27 upper 62 </sides> </sb>
         <segment name="sv[7].62" orient="vert" track="62"> <channel> 7.000 1.000 7.000 4.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[23]"/>
         <pin inst="n807" port="ble[3]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val2~25" status="routed">
      <pin inst="count_val2~25" pin="inpad" type="output"/>
      <pin inst="n810" pin="in" type="input"/>
      <pin inst="n823" pin="in" type="input"/>
      <route>
         <pin inst="count_val2~25" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].51" orient="horz" track="51"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> right 51 upper 32 </sides> </sb>
         <segment name="sv[8].32" orient="vert" track="32"> <channel> 8.000 1.000 8.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM2_REDly" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val2~25" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[0].51" orient="horz" track="51"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> right 51 upper 32 </sides> </sb>
         <segment name="sv[8].32" orient="vert" track="32"> <channel> 8.000 1.000 8.000 4.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[17]"/>
         <pin inst="n807" port="ble[11]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val3~0" status="routed">
      <pin inst="count_val3~0" pin="inpad" type="output"/>
      <pin inst="n768" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~0" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].58" orient="vert" track="58"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 58 left 49 </sides> </sb>
         <segment name="sh[8].49" orient="horz" track="49"> <channel> 9.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[0]"/>
         <pin inst="n761" port="ble[0]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~1" status="routed">
      <pin inst="count_val3~1" pin="inpad" type="output"/>
      <pin inst="n770" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~1" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].2" orient="vert" track="2"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 2 left 7 </sides> </sb>
         <segment name="sh[4].7" orient="horz" track="7"> <channel> 8.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[4]"/>
         <pin inst="n734" port="ble[1]" pin="in[1]"/>
         <pin inst="n734" port="lut5[0]" pin="in[1]"/>
         <pin inst="n734" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~2" status="routed">
      <pin inst="count_val3~2" pin="inpad" type="output"/>
      <pin inst="n763" pin="in" type="input"/>
      <pin inst="n765" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~2" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].20" orient="horz" track="20"> <channel> 9.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[9][10]"> <sides> left 20 lower 57 </sides> </sb>
         <segment name="sv[9].57" orient="vert" track="57"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[11]"/>
         <pin inst="n761" port="ble[3]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val3~2" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].20" orient="horz" track="20"> <channel> 9.000 10.000 10.000 10.000 </channel> </segment>
         <sb name="sb[9][10]"> <sides> left 20 lower 57 </sides> </sb>
         <segment name="sv[9].57" orient="vert" track="57"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[11]"/>
         <pin inst="n761" port="ble[5]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val3~3" status="routed">
      <pin inst="count_val3~3" pin="inpad" type="output"/>
      <pin inst="n767" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~3" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].45" orient="vert" track="45"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 45 left 29 </sides> </sb>
         <segment name="sh[7].29" orient="horz" track="29"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[6]"/>
         <pin inst="n761" port="ble[7]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val3~4" status="routed">
      <pin inst="count_val3~4" pin="inpad" type="output"/>
      <pin inst="n764" pin="in" type="input"/>
      <pin inst="n766" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~4" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].21" orient="vert" track="21"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[21]"/>
         <pin inst="n761" port="ble[1]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~4" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].21" orient="vert" track="21"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[21]"/>
         <pin inst="n761" port="ble[2]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~5" status="routed">
      <pin inst="count_val3~5" pin="inpad" type="output"/>
      <pin inst="n769" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~5" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].48" orient="vert" track="48"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 48 left 35 </sides> </sb>
         <segment name="sh[4].35" orient="horz" track="35"> <channel> 10.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[24]"/>
         <pin inst="n734" port="ble[10]" pin="in[2]"/>
         <pin inst="n734" port="lut5[0]" pin="in[2]"/>
         <pin inst="n734" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val3~6" status="routed">
      <pin inst="count_val3~6" pin="inpad" type="output"/>
      <pin inst="n765" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~6" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].26" orient="vert" track="26"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 26 left 3 </sides> </sb>
         <segment name="sh[8].3" orient="horz" track="3"> <channel> 10.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[12]"/>
         <pin inst="n761" port="ble[3]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~7" status="routed">
      <pin inst="count_val3~7" pin="inpad" type="output"/>
      <pin inst="n767" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~7" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].39" orient="vert" track="39"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 39 left 21 </sides> </sb>
         <segment name="sh[7].21" orient="horz" track="21"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[18]"/>
         <pin inst="n761" port="ble[7]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~8" status="routed">
      <pin inst="count_val3~8" pin="inpad" type="output"/>
      <pin inst="n770" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~8" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].29" orient="vert" track="29"> <channel> 10.000 1.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[13]"/>
         <pin inst="n734" port="ble[1]" pin="in[0]"/>
         <pin inst="n734" port="lut5[0]" pin="in[0]"/>
         <pin inst="n734" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~9" status="routed">
      <pin inst="count_val3~9" pin="inpad" type="output"/>
      <pin inst="n763" pin="in" type="input"/>
      <pin inst="n764" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~9" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].10" orient="vert" track="10"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[1]"/>
         <pin inst="n761" port="ble[2]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val3~9" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].10" orient="vert" track="10"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[1]"/>
         <pin inst="n761" port="ble[5]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~10" status="routed">
      <pin inst="count_val3~10" pin="inpad" type="output"/>
      <pin inst="n771" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~10" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].55" orient="vert" track="55"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 55 left 45 </sides> </sb>
         <segment name="sh[7].45" orient="horz" track="45"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[14]"/>
         <pin inst="n761" port="ble[4]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~11" status="routed">
      <pin inst="count_val3~11" pin="inpad" type="output"/>
      <pin inst="n768" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~11" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].50" orient="vert" track="50"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[5]"/>
         <pin inst="n761" port="ble[0]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~12" status="routed">
      <pin inst="count_val3~12" pin="inpad" type="output"/>
      <pin inst="n769" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~12" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].42" orient="vert" track="42"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> lower 42 left 27 </sides> </sb>
         <segment name="sh[4].27" orient="horz" track="27"> <channel> 10.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n734" port="clb[0]" pin="I[8]"/>
         <pin inst="n734" port="ble[10]" pin="in[1]"/>
         <pin inst="n734" port="lut5[0]" pin="in[1]"/>
         <pin inst="n734" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~13" status="routed">
      <pin inst="count_val3~13" pin="inpad" type="output"/>
      <pin inst="n762" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~13" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].18" orient="vert" track="18"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[17]"/>
         <pin inst="n761" port="ble[6]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~14" status="routed">
      <pin inst="count_val3~14" pin="inpad" type="output"/>
      <pin inst="n761" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~14" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].42" orient="vert" track="42"> <channel> 10.000 8.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 42 left 27 </sides> </sb>
         <segment name="sh[8].27" orient="horz" track="27"> <channel> 10.000 8.000 10.000 8.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[8]"/>
         <pin inst="n761" port="ble[11]" pin="in[3]"/>
         <pin inst="n761" port="lut5[0]" pin="in[3]"/>
         <pin inst="n761" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val3~15" status="routed">
      <pin inst="count_val3~15" pin="inpad" type="output"/>
      <pin inst="n771" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~15" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].29" orient="vert" track="29"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> upper 29 left 5 </sides> </sb>
         <segment name="sh[7].5" orient="horz" track="5"> <channel> 8.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 5 upper 8 </sides> </sb>
         <segment name="sv[9].8" orient="vert" track="8"> <channel> 9.000 8.000 9.000 10.000 </channel> </segment>
         <pin inst="n761" port="clb[0]" pin="I[19]"/>
         <pin inst="n761" port="ble[4]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~16" status="routed">
      <pin inst="count_val3~16" pin="inpad" type="output"/>
      <pin inst="n773" pin="in" type="input"/>
      <pin inst="n789" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~16" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].22" orient="vert" track="22"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][8]"> <sides> lower 22 left 59 </sides> </sb>
         <segment name="sh[8].59" orient="horz" track="59"> <channel> 10.000 8.000 10.000 8.000 </channel> </segment>
         <sb name="sb[9][8]"> <sides> right 59 lower 59 </sides> </sb>
         <segment name="sv[9].59" orient="vert" track="59"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[23]"/>
         <pin inst="n772" port="ble[3]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val3~16" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].22" orient="vert" track="22"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> lower 22 left 59 </sides> </sb>
         <segment name="sh[6].59" orient="horz" track="59"> <channel> 8.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM3_REDly" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~17" status="routed">
      <pin inst="count_val3~17" pin="inpad" type="output"/>
      <pin inst="n776" pin="in" type="input"/>
      <pin inst="n778" pin="in" type="input"/>
      <pin inst="n787" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~17" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].12" orient="vert" track="12"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 12 left 37 </sides> </sb>
         <segment name="sh[5].37" orient="horz" track="37"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[16]"/>
         <pin inst="n772" port="ble[6]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val3~17" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].12" orient="vert" track="12"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 12 left 37 </sides> </sb>
         <segment name="sh[5].37" orient="horz" track="37"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[16]"/>
         <pin inst="n772" port="ble[10]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~17" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].12" orient="vert" track="12"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> lower 12 left 37 </sides> </sb>
         <segment name="sh[6].37" orient="horz" track="37"> <channel> 9.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM3_REDly" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val3~18" status="routed">
      <pin inst="count_val3~18" pin="inpad" type="output"/>
      <pin inst="n779" pin="in" type="input"/>
      <pin inst="n786" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~18" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].20" orient="vert" track="20"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[9]"/>
         <pin inst="n772" port="ble[8]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~18" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].20" orient="vert" track="20"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM3_REDly" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~19" status="routed">
      <pin inst="count_val3~19" pin="inpad" type="output"/>
      <pin inst="n775" pin="in" type="input"/>
      <pin inst="n777" pin="in" type="input"/>
      <pin inst="n784" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~19" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 63 left 61 </sides> </sb>
         <segment name="sh[4].61" orient="horz" track="61"> <channel> 7.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[26]"/>
         <pin inst="n772" port="ble[9]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="count_val3~19" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 63 left 61 </sides> </sb>
         <segment name="sh[4].61" orient="horz" track="61"> <channel> 7.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[26]"/>
         <pin inst="n772" port="ble[11]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~19" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].63" orient="vert" track="63"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 63 left 61 </sides> </sb>
         <segment name="sh[4].61" orient="horz" track="61"> <channel> 7.000 4.000 10.000 4.000 </channel> </segment>
         <sb name="sb[9][4]"> <sides> right 61 upper 50 </sides> </sb>
         <segment name="sv[9].50" orient="vert" track="50"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> lower 50 right 28 </sides> </sb>
         <segment name="sh[5].28" orient="horz" track="28"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="count_val3~20" status="routed">
      <pin inst="count_val3~20" pin="inpad" type="output"/>
      <pin inst="n778" pin="in" type="input"/>
      <pin inst="n780" pin="in" type="input"/>
      <pin inst="n786" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~20" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].1" orient="vert" track="1"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 1 left 1 </sides> </sb>
         <segment name="sh[4].1" orient="horz" track="1"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[6]"/>
         <pin inst="n772" port="ble[4]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="count_val3~20" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].1" orient="vert" track="1"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 1 left 1 </sides> </sb>
         <segment name="sh[4].1" orient="horz" track="1"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[6]"/>
         <pin inst="n772" port="ble[6]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~20" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].1" orient="vert" track="1"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM3_REDly" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~21" status="routed">
      <pin inst="count_val3~21" pin="inpad" type="output"/>
      <pin inst="n780" pin="in" type="input"/>
      <pin inst="n781" pin="in" type="input"/>
      <pin inst="n785" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~21" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].31" orient="vert" track="31"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 31 left 9 </sides> </sb>
         <segment name="sh[1].9" orient="horz" track="9"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> right 9 upper 28 </sides> </sb>
         <segment name="sv[9].28" orient="vert" track="28"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[11]"/>
         <pin inst="n772" port="ble[0]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val3~21" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].31" orient="vert" track="31"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 31 left 9 </sides> </sb>
         <segment name="sh[1].9" orient="horz" track="9"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> right 9 upper 28 </sides> </sb>
         <segment name="sv[9].28" orient="vert" track="28"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[11]"/>
         <pin inst="n772" port="ble[4]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~21" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].31" orient="vert" track="31"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 31 left 9 </sides> </sb>
         <segment name="sh[1].9" orient="horz" track="9"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[7][1]"> <sides> right 9 upper 0 </sides> </sb>
         <segment name="sv[7].0" orient="vert" track="0"> <channel> 7.000 2.000 7.000 5.000 </channel> </segment>
         <sb name="sb[7][5]"> <sides> lower 0 right 48 </sides> </sb>
         <segment name="sh[5].48" orient="horz" track="48"> <channel> 8.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM3_REDly" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="count_val3~22" status="routed">
      <pin inst="count_val3~22" pin="inpad" type="output"/>
      <pin inst="n774" pin="in" type="input"/>
      <pin inst="n787" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~22" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].52" orient="vert" track="52"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[21]"/>
         <pin inst="n772" port="ble[2]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~22" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].52" orient="vert" track="52"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 52 left 41 </sides> </sb>
         <segment name="sh[7].41" orient="horz" track="41"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 41 lower 9 </sides> </sb>
         <segment name="sv[9].9" orient="vert" track="9"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM3_REDly" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~23" status="routed">
      <pin inst="count_val3~23" pin="inpad" type="output"/>
      <pin inst="n781" pin="in" type="input"/>
      <pin inst="n785" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~23" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].54" orient="vert" track="54"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM3_REDly" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val3~23" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].54" orient="vert" track="54"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> lower 54 left 45 </sides> </sb>
         <segment name="sh[6].45" orient="horz" track="45"> <channel> 9.000 6.000 10.000 6.000 </channel> </segment>
         <sb name="sb[9][6]"> <sides> right 45 lower 15 </sides> </sb>
         <segment name="sv[9].15" orient="vert" track="15"> <channel> 9.000 3.000 9.000 6.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[19]"/>
         <pin inst="n772" port="ble[0]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="count_val3~24" status="routed">
      <pin inst="count_val3~24" pin="inpad" type="output"/>
      <pin inst="n773" pin="in" type="input"/>
      <pin inst="n788" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~24" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].17" orient="vert" track="17"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM3_REDly" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="count_val3~24" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].17" orient="vert" track="17"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 17 left 51 </sides> </sb>
         <segment name="sh[4].51" orient="horz" track="51"> <channel> 10.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[2]"/>
         <pin inst="n772" port="ble[3]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="count_val3~25" status="routed">
      <pin inst="count_val3~25" pin="inpad" type="output"/>
      <pin inst="n775" pin="in" type="input"/>
      <pin inst="n788" pin="in" type="input"/>
      <route>
         <pin inst="count_val3~25" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].9" orient="vert" track="9"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 9 left 25 </sides> </sb>
         <segment name="sh[4].25" orient="horz" track="25"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <sb name="sb[9][4]"> <sides> right 25 upper 10 </sides> </sb>
         <segment name="sv[9].10" orient="vert" track="10"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <sb name="sb[9][6]"> <sides> lower 10 right 38 </sides> </sb>
         <segment name="sh[6].38" orient="horz" track="38"> <channel> 10.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM3_REDly" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="count_val3~25" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].9" orient="vert" track="9"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[1]"/>
         <pin inst="n772" port="ble[11]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="feDlyCnt0~0" status="routed">
      <pin inst="feDlyCnt0~0" pin="inpad" type="output"/>
      <pin inst="n738" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~0" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].7" orient="vert" track="7"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 7 right 22 </sides> </sb>
         <segment name="sh[2].22" orient="horz" track="22"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[14]"/>
         <pin inst="n737" port="ble[4]" pin="in[4]"/>
         <pin inst="n737" port="lut5[0]" pin="in[4]"/>
         <pin inst="n737" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt0~1" status="routed">
      <pin inst="feDlyCnt0~1" pin="inpad" type="output"/>
      <pin inst="n741" pin="in" type="input"/>
      <pin inst="n743" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~1" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].47" orient="vert" track="47"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[11]"/>
         <pin inst="n737" port="ble[6]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt0~1" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].47" orient="vert" track="47"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[11]"/>
         <pin inst="n737" port="ble[9]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt0~2" status="routed">
      <pin inst="feDlyCnt0~2" pin="inpad" type="output"/>
      <pin inst="n744" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~2" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[0].52" orient="vert" track="52"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[23]"/>
         <pin inst="n737" port="ble[7]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt0~3" status="routed">
      <pin inst="feDlyCnt0~3" pin="inpad" type="output"/>
      <pin inst="n740" pin="in" type="input"/>
      <pin inst="n742" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~3" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].4" orient="vert" track="4"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 4 right 16 </sides> </sb>
         <segment name="sh[3].16" orient="horz" track="16"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[24]"/>
         <pin inst="n737" port="ble[8]" pin="in[4]"/>
         <pin inst="n737" port="lut5[0]" pin="in[4]"/>
         <pin inst="n737" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="feDlyCnt0~3" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[0].4" orient="vert" track="4"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> lower 4 right 16 </sides> </sb>
         <segment name="sh[3].16" orient="horz" track="16"> <channel> 1.000 3.000 1.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[24]"/>
         <pin inst="n737" port="ble[11]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt0~4" status="routed">
      <pin inst="feDlyCnt0~4" pin="inpad" type="output"/>
      <pin inst="n743" pin="in" type="input"/>
      <pin inst="n745" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~4" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].23" orient="vert" track="23"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[15]"/>
         <pin inst="n737" port="ble[5]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt0~4" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].23" orient="vert" track="23"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[15]"/>
         <pin inst="n737" port="ble[6]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt0~5" status="routed">
      <pin inst="feDlyCnt0~5" pin="inpad" type="output"/>
      <pin inst="n745" pin="in" type="input"/>
      <pin inst="n746" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~5" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].44" orient="vert" track="44"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[7]"/>
         <pin inst="n737" port="ble[0]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt0~5" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].44" orient="vert" track="44"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[7]"/>
         <pin inst="n737" port="ble[5]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt0~6" status="routed">
      <pin inst="feDlyCnt0~6" pin="inpad" type="output"/>
      <pin inst="n739" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~6" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[0].63" orient="vert" track="63"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[19]"/>
         <pin inst="n737" port="ble[3]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt0~7" status="routed">
      <pin inst="feDlyCnt0~7" pin="inpad" type="output"/>
      <pin inst="n746" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~7" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].36" orient="vert" track="36"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 36 right 12 </sides> </sb>
         <segment name="sh[6].12" orient="horz" track="12"> <channel> 1.000 6.000 4.000 6.000 </channel> </segment>
         <sb name="sb[1][6]"> <sides> left 12 lower 47 </sides> </sb>
         <segment name="sv[1].47" orient="vert" track="47"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[13]"/>
         <pin inst="n737" port="ble[0]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="feDlyCnt0~8" status="routed">
      <pin inst="feDlyCnt0~8" pin="inpad" type="output"/>
      <pin inst="n738" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~8" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].39" orient="vert" track="39"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 39 right 14 </sides> </sb>
         <segment name="sh[2].14" orient="horz" track="14"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[26]"/>
         <pin inst="n737" port="ble[4]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="feDlyCnt0~9" status="routed">
      <pin inst="feDlyCnt0~9" pin="inpad" type="output"/>
      <pin inst="n740" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt0~9" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[0].55" orient="vert" track="55"> <channel> 0.000 1.000 0.000 3.000 </channel> </segment>
         <sb name="sb[0][2]"> <sides> upper 55 right 38 </sides> </sb>
         <segment name="sh[2].38" orient="horz" track="38"> <channel> 1.000 2.000 1.000 2.000 </channel> </segment>
         <pin inst="n737" port="clb[0]" pin="I[22]"/>
         <pin inst="n737" port="ble[11]" pin="in[4]"/>
         <pin inst="n737" port="lut5[0]" pin="in[4]"/>
         <pin inst="n737" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt1~0" status="routed">
      <pin inst="feDlyCnt1~0" pin="inpad" type="output"/>
      <pin inst="n843" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~0" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].43" orient="vert" track="43"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> upper 43 right 20 </sides> </sb>
         <segment name="sh[9].20" orient="horz" track="20"> <channel> 1.000 9.000 1.000 9.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[22]"/>
         <pin inst="n842" port="ble[4]" pin="in[4]"/>
         <pin inst="n842" port="lut5[0]" pin="in[4]"/>
         <pin inst="n842" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt1~1" status="routed">
      <pin inst="feDlyCnt1~1" pin="inpad" type="output"/>
      <pin inst="n846" pin="in" type="input"/>
      <pin inst="n848" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~1" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].63" orient="horz" track="63"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[16]"/>
         <pin inst="n842" port="ble[6]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt1~1" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].63" orient="horz" track="63"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[16]"/>
         <pin inst="n842" port="ble[9]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt1~2" status="routed">
      <pin inst="feDlyCnt1~2" pin="inpad" type="output"/>
      <pin inst="n849" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~2" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[10].31" orient="horz" track="31"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[4]"/>
         <pin inst="n842" port="ble[7]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt1~3" status="routed">
      <pin inst="feDlyCnt1~3" pin="inpad" type="output"/>
      <pin inst="n845" pin="in" type="input"/>
      <pin inst="n847" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].42" orient="vert" track="42"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[15]"/>
         <pin inst="n842" port="ble[8]" pin="in[4]"/>
         <pin inst="n842" port="lut5[0]" pin="in[4]"/>
         <pin inst="n842" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="feDlyCnt1~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[0].42" orient="vert" track="42"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[15]"/>
         <pin inst="n842" port="ble[11]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt1~4" status="routed">
      <pin inst="feDlyCnt1~4" pin="inpad" type="output"/>
      <pin inst="n848" pin="in" type="input"/>
      <pin inst="n850" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~4" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].3" orient="vert" track="3"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[11]"/>
         <pin inst="n842" port="ble[5]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt1~4" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].3" orient="vert" track="3"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[11]"/>
         <pin inst="n842" port="ble[6]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt1~5" status="routed">
      <pin inst="feDlyCnt1~5" pin="inpad" type="output"/>
      <pin inst="n850" pin="in" type="input"/>
      <pin inst="n851" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~5" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].26" orient="vert" track="26"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[7]"/>
         <pin inst="n842" port="ble[1]" pin="in[4]"/>
         <pin inst="n842" port="lut5[0]" pin="in[4]"/>
         <pin inst="n842" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="feDlyCnt1~5" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].26" orient="vert" track="26"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[7]"/>
         <pin inst="n842" port="ble[5]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt1~6" status="routed">
      <pin inst="feDlyCnt1~6" pin="inpad" type="output"/>
      <pin inst="n844" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~6" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].18" orient="vert" track="18"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[19]"/>
         <pin inst="n842" port="ble[3]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt1~7" status="routed">
      <pin inst="feDlyCnt1~7" pin="inpad" type="output"/>
      <pin inst="n851" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~7" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[0].50" orient="vert" track="50"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[3]"/>
         <pin inst="n842" port="ble[1]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="feDlyCnt1~8" status="routed">
      <pin inst="feDlyCnt1~8" pin="inpad" type="output"/>
      <pin inst="n843" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~8" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].11" orient="vert" track="11"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[27]"/>
         <pin inst="n842" port="ble[4]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="feDlyCnt1~9" status="routed">
      <pin inst="feDlyCnt1~9" pin="inpad" type="output"/>
      <pin inst="n845" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt1~9" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].58" orient="vert" track="58"> <channel> 0.000 10.000 0.000 10.000 </channel> </segment>
         <pin inst="n842" port="clb[0]" pin="I[23]"/>
         <pin inst="n842" port="ble[11]" pin="in[4]"/>
         <pin inst="n842" port="lut5[0]" pin="in[4]"/>
         <pin inst="n842" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt2~0" status="routed">
      <pin inst="feDlyCnt2~0" pin="inpad" type="output"/>
      <pin inst="n808" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~0" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[0].9" orient="horz" track="9"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 9 upper 28 </sides> </sb>
         <segment name="sv[7].28" orient="vert" track="28"> <channel> 7.000 1.000 7.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[3]"/>
         <pin inst="n807" port="ble[3]" pin="in[4]"/>
         <pin inst="n807" port="lut5[0]" pin="in[4]"/>
         <pin inst="n807" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt2~1" status="routed">
      <pin inst="feDlyCnt2~1" pin="inpad" type="output"/>
      <pin inst="n811" pin="in" type="input"/>
      <pin inst="n813" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~1" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[0].46" orient="horz" track="46"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[14]"/>
         <pin inst="n807" port="ble[7]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt2~1" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[0].46" orient="horz" track="46"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[14]"/>
         <pin inst="n807" port="ble[10]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt2~2" status="routed">
      <pin inst="feDlyCnt2~2" pin="inpad" type="output"/>
      <pin inst="n814" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~2" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[0].30" orient="horz" track="30"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[6]"/>
         <pin inst="n807" port="ble[8]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt2~3" status="routed">
      <pin inst="feDlyCnt2~3" pin="inpad" type="output"/>
      <pin inst="n810" pin="in" type="input"/>
      <pin inst="n812" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].41" orient="horz" track="41"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 41 upper 18 </sides> </sb>
         <segment name="sv[7].18" orient="vert" track="18"> <channel> 7.000 1.000 7.000 2.000 </channel> </segment>
         <sb name="sb[7][1]"> <sides> lower 18 right 48 </sides> </sb>
         <segment name="sh[1].48" orient="horz" track="48"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[24]"/>
         <pin inst="n807" port="ble[9]" pin="in[4]"/>
         <pin inst="n807" port="lut5[0]" pin="in[4]"/>
         <pin inst="n807" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="feDlyCnt2~3" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[0].41" orient="horz" track="41"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 41 upper 18 </sides> </sb>
         <segment name="sv[7].18" orient="vert" track="18"> <channel> 7.000 1.000 7.000 2.000 </channel> </segment>
         <sb name="sb[7][1]"> <sides> lower 18 right 48 </sides> </sb>
         <segment name="sh[1].48" orient="horz" track="48"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[24]"/>
         <pin inst="n807" port="ble[11]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt2~4" status="routed">
      <pin inst="feDlyCnt2~4" pin="inpad" type="output"/>
      <pin inst="n813" pin="in" type="input"/>
      <pin inst="n815" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~4" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[0].17" orient="horz" track="17"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[22]"/>
         <pin inst="n807" port="ble[5]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt2~4" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[0].17" orient="horz" track="17"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[22]"/>
         <pin inst="n807" port="ble[7]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt2~5" status="routed">
      <pin inst="feDlyCnt2~5" pin="inpad" type="output"/>
      <pin inst="n815" pin="in" type="input"/>
      <pin inst="n816" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~5" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].33" orient="horz" track="33"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 33 upper 6 </sides> </sb>
         <segment name="sv[7].6" orient="vert" track="6"> <channel> 7.000 1.000 7.000 4.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[11]"/>
         <pin inst="n807" port="ble[0]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt2~5" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[0].33" orient="horz" track="33"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 33 upper 6 </sides> </sb>
         <segment name="sv[7].6" orient="vert" track="6"> <channel> 7.000 1.000 7.000 4.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[11]"/>
         <pin inst="n807" port="ble[5]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt2~6" status="routed">
      <pin inst="feDlyCnt2~6" pin="inpad" type="output"/>
      <pin inst="n809" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~6" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[0].49" orient="horz" track="49"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[10]"/>
         <pin inst="n807" port="ble[2]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt2~7" status="routed">
      <pin inst="feDlyCnt2~7" pin="inpad" type="output"/>
      <pin inst="n816" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~7" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[0].6" orient="horz" track="6"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> left 6 upper 22 </sides> </sb>
         <segment name="sv[8].22" orient="vert" track="22"> <channel> 8.000 1.000 8.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[21]"/>
         <pin inst="n807" port="ble[0]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="feDlyCnt2~8" status="routed">
      <pin inst="feDlyCnt2~8" pin="inpad" type="output"/>
      <pin inst="n808" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~8" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].1" orient="horz" track="1"> <channel> 5.000 0.000 8.000 0.000 </channel> </segment>
         <sb name="sb[7][0]"> <sides> right 1 upper 4 </sides> </sb>
         <segment name="sv[7].4" orient="vert" track="4"> <channel> 7.000 1.000 7.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[7]"/>
         <pin inst="n807" port="ble[3]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="feDlyCnt2~9" status="routed">
      <pin inst="feDlyCnt2~9" pin="inpad" type="output"/>
      <pin inst="n810" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt2~9" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[0].54" orient="horz" track="54"> <channel> 8.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> left 54 upper 38 </sides> </sb>
         <segment name="sv[8].38" orient="vert" track="38"> <channel> 8.000 1.000 8.000 3.000 </channel> </segment>
         <pin inst="n807" port="clb[0]" pin="I[1]"/>
         <pin inst="n807" port="ble[11]" pin="in[4]"/>
         <pin inst="n807" port="lut5[0]" pin="in[4]"/>
         <pin inst="n807" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt3~0" status="routed">
      <pin inst="feDlyCnt3~0" pin="inpad" type="output"/>
      <pin inst="n773" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~0" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[10].15" orient="vert" track="15"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 15 left 43 </sides> </sb>
         <segment name="sh[4].43" orient="horz" track="43"> <channel> 10.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[14]"/>
         <pin inst="n772" port="ble[3]" pin="in[4]"/>
         <pin inst="n772" port="lut5[0]" pin="in[4]"/>
         <pin inst="n772" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="feDlyCnt3~1" status="routed">
      <pin inst="feDlyCnt3~1" pin="inpad" type="output"/>
      <pin inst="n776" pin="in" type="input"/>
      <pin inst="n778" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~1" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].44" orient="vert" track="44"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[5]"/>
         <pin inst="n772" port="ble[6]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt3~1" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].44" orient="vert" track="44"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[5]"/>
         <pin inst="n772" port="ble[10]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt3~2" status="routed">
      <pin inst="feDlyCnt3~2" pin="inpad" type="output"/>
      <pin inst="n779" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~2" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].28" orient="vert" track="28"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[25]"/>
         <pin inst="n772" port="ble[8]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt3~3" status="routed">
      <pin inst="feDlyCnt3~3" pin="inpad" type="output"/>
      <pin inst="n775" pin="in" type="input"/>
      <pin inst="n777" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~3" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].39" orient="vert" track="39"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 39 left 21 </sides> </sb>
         <segment name="sh[3].21" orient="horz" track="21"> <channel> 8.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[9][3]"> <sides> right 21 upper 56 </sides> </sb>
         <segment name="sv[9].56" orient="vert" track="56"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[15]"/>
         <pin inst="n772" port="ble[9]" pin="in[4]"/>
         <pin inst="n772" port="lut5[0]" pin="in[4]"/>
         <pin inst="n772" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="feDlyCnt3~3" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].39" orient="vert" track="39"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 39 left 21 </sides> </sb>
         <segment name="sh[3].21" orient="horz" track="21"> <channel> 8.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[9][3]"> <sides> right 21 upper 56 </sides> </sb>
         <segment name="sv[9].56" orient="vert" track="56"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[15]"/>
         <pin inst="n772" port="ble[11]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt3~4" status="routed">
      <pin inst="feDlyCnt3~4" pin="inpad" type="output"/>
      <pin inst="n778" pin="in" type="input"/>
      <pin inst="n780" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].47" orient="vert" track="47"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 47 left 33 </sides> </sb>
         <segment name="sh[4].33" orient="horz" track="33"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[22]"/>
         <pin inst="n772" port="ble[4]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt3~4" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].47" orient="vert" track="47"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][4]"> <sides> upper 47 left 33 </sides> </sb>
         <segment name="sh[4].33" orient="horz" track="33"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[22]"/>
         <pin inst="n772" port="ble[6]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt3~5" status="routed">
      <pin inst="feDlyCnt3~5" pin="inpad" type="output"/>
      <pin inst="n780" pin="in" type="input"/>
      <pin inst="n781" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~5" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].23" orient="vert" track="23"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[13]"/>
         <pin inst="n772" port="ble[0]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="feDlyCnt3~5" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].23" orient="vert" track="23"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[13]"/>
         <pin inst="n772" port="ble[4]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt3~6" status="routed">
      <pin inst="feDlyCnt3~6" pin="inpad" type="output"/>
      <pin inst="n774" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~6" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[10].36" orient="vert" track="36"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[17]"/>
         <pin inst="n772" port="ble[2]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="feDlyCnt3~7" status="routed">
      <pin inst="feDlyCnt3~7" pin="inpad" type="output"/>
      <pin inst="n781" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~7" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[10].4" orient="vert" track="4"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 4 left 13 </sides> </sb>
         <segment name="sh[5].13" orient="horz" track="13"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[20]"/>
         <pin inst="n772" port="ble[0]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="feDlyCnt3~8" status="routed">
      <pin inst="feDlyCnt3~8" pin="inpad" type="output"/>
      <pin inst="n773" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~8" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].60" orient="vert" track="60"> <channel> 10.000 5.000 10.000 8.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 60 left 55 </sides> </sb>
         <segment name="sh[5].55" orient="horz" track="55"> <channel> 7.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[0]"/>
         <pin inst="n772" port="ble[3]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="feDlyCnt3~9" status="routed">
      <pin inst="feDlyCnt3~9" pin="inpad" type="output"/>
      <pin inst="n775" pin="in" type="input"/>
      <route>
         <pin inst="feDlyCnt3~9" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[10].7" orient="vert" track="7"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 7 left 19 </sides> </sb>
         <segment name="sh[1].19" orient="horz" track="19"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> right 19 upper 60 </sides> </sb>
         <segment name="sv[9].60" orient="vert" track="60"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="n772" port="clb[0]" pin="I[27]"/>
         <pin inst="n772" port="ble[11]" pin="in[4]"/>
         <pin inst="n772" port="lut5[0]" pin="in[4]"/>
         <pin inst="n772" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n678" status="routed">
      <pin inst="n678" pin="out" type="output"/>
      <pin inst="DPWM0" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n679" status="routed">
      <pin inst="n679" pin="out" type="output"/>
      <pin inst="n678" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n680" status="routed">
      <pin inst="n680" pin="out" type="output"/>
      <pin inst="DPWM0" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n681" status="routed">
      <pin inst="n681" pin="out" type="output"/>
      <pin inst="DPWM0" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[0]" pin="out[0]"/>
         <pin inst="n726" port="clb[0]" pin="O[0]"/>
         <segment name="sh[5].13" orient="horz" track="13"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n683" status="routed">
      <pin inst="n683" pin="out" type="output"/>
      <pin inst="DPWMOutA0" pin="in" type="input"/>
      <pin inst="DPWMOutB0" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n684" status="routed">
      <pin inst="n684" pin="out" type="output"/>
      <pin inst="DPWMOutA0" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n686" status="routed">
      <pin inst="n686" pin="out" type="output"/>
      <pin inst="DPWMOutB0" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[6]" pin="in[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n690" status="routed">
      <pin inst="n690" pin="out" type="output"/>
      <pin inst="DPWM1" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n691" status="routed">
      <pin inst="n691" pin="out" type="output"/>
      <pin inst="n690" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n692" status="routed">
      <pin inst="n692" pin="out" type="output"/>
      <pin inst="DPWM1" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n693" status="routed">
      <pin inst="n693" pin="out" type="output"/>
      <pin inst="DPWM1" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[9]" pin="out[0]"/>
         <pin inst="n831" port="clb[0]" pin="O[9]"/>
         <segment name="sv[3].0" orient="vert" track="0"> <channel> 3.000 10.000 3.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n695" status="routed">
      <pin inst="n695" pin="out" type="output"/>
      <pin inst="DPWMOutA1" pin="in" type="input"/>
      <pin inst="DPWMOutB1" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n696" status="routed">
      <pin inst="n696" pin="out" type="output"/>
      <pin inst="DPWMOutA1" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[2]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n698" status="routed">
      <pin inst="n698" pin="out" type="output"/>
      <pin inst="DPWMOutB1" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n702" status="routed">
      <pin inst="n702" pin="out" type="output"/>
      <pin inst="DPWM2" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n703" status="routed">
      <pin inst="n703" pin="out" type="output"/>
      <pin inst="n702" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n704" status="routed">
      <pin inst="n704" pin="out" type="output"/>
      <pin inst="DPWM2" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n705" status="routed">
      <pin inst="n705" pin="out" type="output"/>
      <pin inst="DPWM2" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[8]" pin="out[0]"/>
         <pin inst="n796" port="clb[0]" pin="O[8]"/>
         <segment name="sh[1].4" orient="horz" track="4"> <channel> 10.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n707" status="routed">
      <pin inst="n707" pin="out" type="output"/>
      <pin inst="DPWMOutA2" pin="in" type="input"/>
      <pin inst="DPWMOutB2" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[5]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n708" status="routed">
      <pin inst="n708" pin="out" type="output"/>
      <pin inst="DPWMOutA2" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n710" status="routed">
      <pin inst="n710" pin="out" type="output"/>
      <pin inst="DPWMOutB2" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n714" status="routed">
      <pin inst="n714" pin="out" type="output"/>
      <pin inst="DPWM3" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n715" status="routed">
      <pin inst="n715" pin="out" type="output"/>
      <pin inst="n714" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n716" status="routed">
      <pin inst="n716" pin="out" type="output"/>
      <pin inst="DPWM3" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n717" status="routed">
      <pin inst="n717" pin="out" type="output"/>
      <pin inst="DPWM3" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[10]" pin="out[0]"/>
         <pin inst="n761" port="clb[0]" pin="O[10]"/>
         <segment name="sh[7].56" orient="horz" track="56"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n719" status="routed">
      <pin inst="n719" pin="out" type="output"/>
      <pin inst="DPWMOutA3" pin="in" type="input"/>
      <pin inst="DPWMOutB3" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[9]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n720" status="routed">
      <pin inst="n720" pin="out" type="output"/>
      <pin inst="DPWMOutA3" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[9]" pin="in[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n722" status="routed">
      <pin inst="n722" pin="out" type="output"/>
      <pin inst="DPWMOutB3" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n725" status="routed">
      <pin inst="n725" pin="out" type="output"/>
      <pin inst="n1138" pin="in" type="input"/>
      <pin inst="n1148" pin="in" type="input"/>
      <pin inst="n1165" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="O[1]"/>
         <segment name="sv[1].24" orient="vert" track="24"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n726" status="routed">
      <pin inst="n726" pin="out" type="output"/>
      <pin inst="n725" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[6]" pin="out[0]"/>
         <pin inst="n726" port="clb[0]" pin="O[6]"/>
         <segment name="sh[4].11" orient="horz" track="11"> <channel> 1.000 4.000 1.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n727" status="routed">
      <pin inst="n727" pin="out" type="output"/>
      <pin inst="n726" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[8]" pin="out[0]"/>
         <pin inst="n726" port="ble[6]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n728" status="routed">
      <pin inst="n728" pin="out" type="output"/>
      <pin inst="n726" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[7]" pin="out[0]"/>
         <pin inst="n726" port="ble[6]" pin="in[2]"/>
         <pin inst="n726" port="lut5[0]" pin="in[2]"/>
         <pin inst="n726" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n729" status="routed">
      <pin inst="n729" pin="out" type="output"/>
      <pin inst="n726" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[5]" pin="out[0]"/>
         <pin inst="n726" port="ble[6]" pin="in[0]"/>
         <pin inst="n726" port="lut5[0]" pin="in[0]"/>
         <pin inst="n726" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n730" status="routed">
      <pin inst="n730" pin="out" type="output"/>
      <pin inst="n725" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[2]" pin="out[0]"/>
         <pin inst="n726" port="clb[0]" pin="O[2]"/>
         <segment name="sh[4].43" orient="horz" track="43"> <channel> 1.000 4.000 1.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n731" status="routed">
      <pin inst="n731" pin="out" type="output"/>
      <pin inst="n730" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[4]" pin="out[0]"/>
         <pin inst="n726" port="ble[2]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n732" status="routed">
      <pin inst="n732" pin="out" type="output"/>
      <pin inst="n725" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[10]" pin="out[0]"/>
         <pin inst="n726" port="clb[0]" pin="O[10]"/>
         <segment name="sh[4].59" orient="horz" track="59"> <channel> 1.000 4.000 1.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[16]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n733" status="routed">
      <pin inst="n733" pin="out" type="output"/>
      <pin inst="n732" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[3]" pin="out[0]"/>
         <pin inst="n726" port="ble[10]" pin="in[1]"/>
         <pin inst="n726" port="lut5[0]" pin="in[1]"/>
         <pin inst="n726" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n734" status="routed">
      <pin inst="n734" pin="out" type="output"/>
      <pin inst="n725" pin="in" type="input"/>
      <route>
         <pin inst="n734" port="lut5[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[8]" pin="out[0]"/>
         <pin inst="n734" port="clb[0]" pin="O[8]"/>
         <segment name="sh[4].17" orient="horz" track="17"> <channel> 9.000 4.000 10.000 4.000 </channel> </segment>
         <sb name="sb[8][4]"> <sides> right 17 left 17 </sides> </sb>
         <segment name="sh[4].17" orient="horz" track="17"> <channel> 5.000 4.000 8.000 4.000 </channel> </segment>
         <sb name="sb[4][4]"> <sides> right 17 left 17 </sides> </sb>
         <segment name="sh[4].17" orient="horz" track="17"> <channel> 1.000 4.000 4.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n735" status="routed">
      <pin inst="n735" pin="out" type="output"/>
      <pin inst="n734" pin="in" type="input"/>
      <route>
         <pin inst="n734" port="lut5[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[2]" pin="out[0]"/>
         <pin inst="n734" port="ble[8]" pin="in[0]"/>
         <pin inst="n734" port="lut5[0]" pin="in[0]"/>
         <pin inst="n734" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n736" status="routed">
      <pin inst="n736" pin="out" type="output"/>
      <pin inst="n725" pin="in" type="input"/>
      <route>
         <pin inst="n726" port="lut5[0]" pin="out[0]"/>
         <pin inst="n726" port="ble[1]" pin="out[0]"/>
         <pin inst="n726" port="clb[0]" pin="O[1]"/>
         <segment name="sv[1].13" orient="vert" track="13"> <channel> 1.000 2.000 1.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM0_REDly" port="ble[1]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n737" status="routed">
      <pin inst="n737" pin="out" type="output"/>
      <pin inst="n1138" pin="in" type="input"/>
      <pin inst="n1170" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[1]" pin="out[0]"/>
         <pin inst="n737" port="clb[0]" pin="O[1]"/>
         <segment name="sv[1].22" orient="vert" track="22"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[1]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[1]" pin="out[0]"/>
         <pin inst="n737" port="clb[0]" pin="O[1]"/>
         <segment name="sv[1].22" orient="vert" track="22"> <channel> 1.000 3.000 1.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[21]"/>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n738" status="routed">
      <pin inst="n738" pin="out" type="output"/>
      <pin inst="n737" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[4]" pin="out[0]"/>
         <pin inst="n737" port="ble[1]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n739" status="routed">
      <pin inst="n739" pin="out" type="output"/>
      <pin inst="n738" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[3]" pin="out[0]"/>
         <pin inst="n737" port="ble[4]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n740" status="routed">
      <pin inst="n740" pin="out" type="output"/>
      <pin inst="n737" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[11]" pin="out[0]"/>
         <pin inst="n737" port="ble[1]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n741" status="routed">
      <pin inst="n741" pin="out" type="output"/>
      <pin inst="n740" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[9]" pin="out[0]"/>
         <pin inst="n737" port="ble[11]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n742" status="routed">
      <pin inst="n742" pin="out" type="output"/>
      <pin inst="n737" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[8]" pin="out[0]"/>
         <pin inst="n737" port="ble[1]" pin="in[3]"/>
         <pin inst="n737" port="lut5[0]" pin="in[3]"/>
         <pin inst="n737" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n743" status="routed">
      <pin inst="n743" pin="out" type="output"/>
      <pin inst="n742" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[6]" pin="out[0]"/>
         <pin inst="n737" port="ble[8]" pin="in[1]"/>
         <pin inst="n737" port="lut5[0]" pin="in[1]"/>
         <pin inst="n737" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n744" status="routed">
      <pin inst="n744" pin="out" type="output"/>
      <pin inst="n742" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[7]" pin="out[0]"/>
         <pin inst="n737" port="ble[8]" pin="in[2]"/>
         <pin inst="n737" port="lut5[0]" pin="in[2]"/>
         <pin inst="n737" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n745" status="routed">
      <pin inst="n745" pin="out" type="output"/>
      <pin inst="n742" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[5]" pin="out[0]"/>
         <pin inst="n737" port="ble[8]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n746" status="routed">
      <pin inst="n746" pin="out" type="output"/>
      <pin inst="n737" pin="in" type="input"/>
      <route>
         <pin inst="n737" port="lut5[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[0]" pin="out[0]"/>
         <pin inst="n737" port="ble[1]" pin="in[0]"/>
         <pin inst="n737" port="lut5[0]" pin="in[0]"/>
         <pin inst="n737" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n747" status="routed">
      <pin inst="n747" pin="out" type="output"/>
      <pin inst="n1138" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n749" status="routed">
      <pin inst="n749" pin="out" type="output"/>
      <pin inst="n1143" pin="in" type="input"/>
      <pin inst="n1148" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n750" status="routed">
      <pin inst="n750" pin="out" type="output"/>
      <pin inst="n749" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n751" status="routed">
      <pin inst="n751" pin="out" type="output"/>
      <pin inst="n750" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n752" status="routed">
      <pin inst="n752" pin="out" type="output"/>
      <pin inst="n749" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n753" status="routed">
      <pin inst="n753" pin="out" type="output"/>
      <pin inst="n752" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n754" status="routed">
      <pin inst="n754" pin="out" type="output"/>
      <pin inst="n749" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n760" status="routed">
      <pin inst="n760" pin="out" type="output"/>
      <pin inst="n1180" pin="in" type="input"/>
      <pin inst="n1190" pin="in" type="input"/>
      <pin inst="n1207" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="O[0]"/>
         <segment name="sh[6].14" orient="horz" track="14"> <channel> 10.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n761" status="routed">
      <pin inst="n761" pin="out" type="output"/>
      <pin inst="n760" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[11]" pin="out[0]"/>
         <pin inst="n761" port="clb[0]" pin="O[11]"/>
         <segment name="sv[9].51" orient="vert" track="51"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n762" status="routed">
      <pin inst="n762" pin="out" type="output"/>
      <pin inst="n761" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[6]" pin="out[0]"/>
         <pin inst="n761" port="ble[11]" pin="in[2]"/>
         <pin inst="n761" port="lut5[0]" pin="in[2]"/>
         <pin inst="n761" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n763" status="routed">
      <pin inst="n763" pin="out" type="output"/>
      <pin inst="n761" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[5]" pin="out[0]"/>
         <pin inst="n761" port="ble[11]" pin="in[1]"/>
         <pin inst="n761" port="lut5[0]" pin="in[1]"/>
         <pin inst="n761" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n764" status="routed">
      <pin inst="n764" pin="out" type="output"/>
      <pin inst="n761" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[2]" pin="out[0]"/>
         <pin inst="n761" port="ble[11]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n765" status="routed">
      <pin inst="n765" pin="out" type="output"/>
      <pin inst="n760" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[3]" pin="out[0]"/>
         <pin inst="n761" port="clb[0]" pin="O[3]"/>
         <segment name="sv[9].35" orient="vert" track="35"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n766" status="routed">
      <pin inst="n766" pin="out" type="output"/>
      <pin inst="n765" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[1]" pin="out[0]"/>
         <pin inst="n761" port="ble[3]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n767" status="routed">
      <pin inst="n767" pin="out" type="output"/>
      <pin inst="n760" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[7]" pin="out[0]"/>
         <pin inst="n761" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].19" orient="vert" track="19"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n768" status="routed">
      <pin inst="n768" pin="out" type="output"/>
      <pin inst="n767" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[7]" pin="in[0]"/>
         <pin inst="n761" port="lut5[0]" pin="in[0]"/>
         <pin inst="n761" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n769" status="routed">
      <pin inst="n769" pin="out" type="output"/>
      <pin inst="n760" pin="in" type="input"/>
      <route>
         <pin inst="n734" port="lut5[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[10]" pin="out[0]"/>
         <pin inst="n734" port="clb[0]" pin="O[10]"/>
         <segment name="sh[3].47" orient="horz" track="47"> <channel> 9.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[8][3]"> <sides> right 47 upper 38 </sides> </sb>
         <segment name="sv[8].38" orient="vert" track="38"> <channel> 8.000 4.000 8.000 7.000 </channel> </segment>
         <sb name="sb[8][6]"> <sides> lower 38 right 52 </sides> </sb>
         <segment name="sh[6].52" orient="horz" track="52"> <channel> 9.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n770" status="routed">
      <pin inst="n770" pin="out" type="output"/>
      <pin inst="n769" pin="in" type="input"/>
      <route>
         <pin inst="n734" port="lut5[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[1]" pin="out[0]"/>
         <pin inst="n734" port="ble[10]" pin="in[0]"/>
         <pin inst="n734" port="lut5[0]" pin="in[0]"/>
         <pin inst="n734" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n771" status="routed">
      <pin inst="n771" pin="out" type="output"/>
      <pin inst="n760" pin="in" type="input"/>
      <route>
         <pin inst="n761" port="lut5[0]" pin="out[0]"/>
         <pin inst="n761" port="ble[4]" pin="out[0]"/>
         <pin inst="n761" port="clb[0]" pin="O[4]"/>
         <segment name="sh[8].11" orient="horz" track="11"> <channel> 10.000 8.000 10.000 8.000 </channel> </segment>
         <sb name="sb[9][8]"> <sides> right 11 lower 43 </sides> </sb>
         <segment name="sv[9].43" orient="vert" track="43"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM3_REDly" port="ble[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n772" status="routed">
      <pin inst="n772" pin="out" type="output"/>
      <pin inst="n1180" pin="in" type="input"/>
      <pin inst="n1212" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[7]" pin="out[0]"/>
         <pin inst="n772" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].18" orient="vert" track="18"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[7]" pin="out[0]"/>
         <pin inst="n772" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].26" orient="vert" track="26"> <channel> 9.000 5.000 9.000 8.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n773" status="routed">
      <pin inst="n773" pin="out" type="output"/>
      <pin inst="n772" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[3]" pin="out[0]"/>
         <pin inst="n772" port="ble[7]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n774" status="routed">
      <pin inst="n774" pin="out" type="output"/>
      <pin inst="n773" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[2]" pin="out[0]"/>
         <pin inst="n772" port="ble[3]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n775" status="routed">
      <pin inst="n775" pin="out" type="output"/>
      <pin inst="n772" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[11]" pin="out[0]"/>
         <pin inst="n772" port="ble[7]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n776" status="routed">
      <pin inst="n776" pin="out" type="output"/>
      <pin inst="n775" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[10]" pin="out[0]"/>
         <pin inst="n772" port="ble[11]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n777" status="routed">
      <pin inst="n777" pin="out" type="output"/>
      <pin inst="n772" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[9]" pin="out[0]"/>
         <pin inst="n772" port="ble[7]" pin="in[3]"/>
         <pin inst="n772" port="lut5[0]" pin="in[3]"/>
         <pin inst="n772" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n778" status="routed">
      <pin inst="n778" pin="out" type="output"/>
      <pin inst="n777" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[6]" pin="out[0]"/>
         <pin inst="n772" port="ble[9]" pin="in[1]"/>
         <pin inst="n772" port="lut5[0]" pin="in[1]"/>
         <pin inst="n772" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n779" status="routed">
      <pin inst="n779" pin="out" type="output"/>
      <pin inst="n777" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[8]" pin="out[0]"/>
         <pin inst="n772" port="ble[9]" pin="in[2]"/>
         <pin inst="n772" port="lut5[0]" pin="in[2]"/>
         <pin inst="n772" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n780" status="routed">
      <pin inst="n780" pin="out" type="output"/>
      <pin inst="n777" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[4]" pin="out[0]"/>
         <pin inst="n772" port="ble[9]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n781" status="routed">
      <pin inst="n781" pin="out" type="output"/>
      <pin inst="n772" pin="in" type="input"/>
      <route>
         <pin inst="n772" port="lut5[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[0]" pin="out[0]"/>
         <pin inst="n772" port="ble[7]" pin="in[0]"/>
         <pin inst="n772" port="lut5[0]" pin="in[0]"/>
         <pin inst="n772" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n782" status="routed">
      <pin inst="n782" pin="out" type="output"/>
      <pin inst="n1180" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n784" status="routed">
      <pin inst="n784" pin="out" type="output"/>
      <pin inst="n1185" pin="in" type="input"/>
      <pin inst="n1190" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[4]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n785" status="routed">
      <pin inst="n785" pin="out" type="output"/>
      <pin inst="n784" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n786" status="routed">
      <pin inst="n786" pin="out" type="output"/>
      <pin inst="n785" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[3]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[5]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n787" status="routed">
      <pin inst="n787" pin="out" type="output"/>
      <pin inst="n784" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n788" status="routed">
      <pin inst="n788" pin="out" type="output"/>
      <pin inst="n787" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n789" status="routed">
      <pin inst="n789" pin="out" type="output"/>
      <pin inst="n784" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n795" status="routed">
      <pin inst="n795" pin="out" type="output"/>
      <pin inst="n1222" pin="in" type="input"/>
      <pin inst="n1232" pin="in" type="input"/>
      <pin inst="n1249" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="O[8]"/>
         <segment name="sh[1].2" orient="horz" track="2"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n796" status="routed">
      <pin inst="n796" pin="out" type="output"/>
      <pin inst="n795" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[7]" pin="out[0]"/>
         <pin inst="n796" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].5" orient="vert" track="5"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n797" status="routed">
      <pin inst="n797" pin="out" type="output"/>
      <pin inst="n796" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[6]" pin="out[0]"/>
         <pin inst="n796" port="ble[7]" pin="in[2]"/>
         <pin inst="n796" port="lut5[0]" pin="in[2]"/>
         <pin inst="n796" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n798" status="routed">
      <pin inst="n798" pin="out" type="output"/>
      <pin inst="n796" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[5]" pin="out[0]"/>
         <pin inst="n796" port="ble[7]" pin="in[1]"/>
         <pin inst="n796" port="lut5[0]" pin="in[1]"/>
         <pin inst="n796" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n799" status="routed">
      <pin inst="n799" pin="out" type="output"/>
      <pin inst="n796" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[4]" pin="out[0]"/>
         <pin inst="n796" port="ble[7]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n800" status="routed">
      <pin inst="n800" pin="out" type="output"/>
      <pin inst="n795" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[3]" pin="out[0]"/>
         <pin inst="n796" port="clb[0]" pin="O[3]"/>
         <segment name="sv[9].61" orient="vert" track="61"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n801" status="routed">
      <pin inst="n801" pin="out" type="output"/>
      <pin inst="n800" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[2]" pin="out[0]"/>
         <pin inst="n796" port="ble[3]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n802" status="routed">
      <pin inst="n802" pin="out" type="output"/>
      <pin inst="n795" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[0]" pin="out[0]"/>
         <pin inst="n796" port="clb[0]" pin="O[0]"/>
         <segment name="sh[1].3" orient="horz" track="3"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n803" status="routed">
      <pin inst="n803" pin="out" type="output"/>
      <pin inst="n802" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[1]" pin="out[0]"/>
         <pin inst="n796" port="ble[0]" pin="in[0]"/>
         <pin inst="n796" port="lut5[0]" pin="in[0]"/>
         <pin inst="n796" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n804" status="routed">
      <pin inst="n804" pin="out" type="output"/>
      <pin inst="n795" pin="in" type="input"/>
      <route>
         <pin inst="n734" port="lut5[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[7]" pin="out[0]"/>
         <pin inst="n734" port="clb[0]" pin="O[7]"/>
         <segment name="sv[9].27" orient="vert" track="27"> <channel> 9.000 1.000 9.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n805" status="routed">
      <pin inst="n805" pin="out" type="output"/>
      <pin inst="n804" pin="in" type="input"/>
      <route>
         <pin inst="n734" port="lut5[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[0]" pin="out[0]"/>
         <pin inst="n734" port="ble[7]" pin="in[0]"/>
         <pin inst="n734" port="lut5[0]" pin="in[0]"/>
         <pin inst="n734" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n806" status="routed">
      <pin inst="n806" pin="out" type="output"/>
      <pin inst="n795" pin="in" type="input"/>
      <route>
         <pin inst="n796" port="lut5[0]" pin="out[0]"/>
         <pin inst="n796" port="ble[11]" pin="out[0]"/>
         <pin inst="n796" port="clb[0]" pin="O[11]"/>
         <segment name="sv[9].37" orient="vert" track="37"> <channel> 9.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM2_REDly" port="ble[8]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n807" status="routed">
      <pin inst="n807" pin="out" type="output"/>
      <pin inst="n1222" pin="in" type="input"/>
      <pin inst="n1254" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[4]" pin="out[0]"/>
         <pin inst="n807" port="clb[0]" pin="O[4]"/>
         <segment name="sh[1].56" orient="horz" track="56"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[4]" pin="out[0]"/>
         <pin inst="n807" port="clb[0]" pin="O[4]"/>
         <segment name="sh[1].56" orient="horz" track="56"> <channel> 8.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[16]"/>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n808" status="routed">
      <pin inst="n808" pin="out" type="output"/>
      <pin inst="n807" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[3]" pin="out[0]"/>
         <pin inst="n807" port="ble[4]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n809" status="routed">
      <pin inst="n809" pin="out" type="output"/>
      <pin inst="n808" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[2]" pin="out[0]"/>
         <pin inst="n807" port="ble[3]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n810" status="routed">
      <pin inst="n810" pin="out" type="output"/>
      <pin inst="n807" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[11]" pin="out[0]"/>
         <pin inst="n807" port="ble[4]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n811" status="routed">
      <pin inst="n811" pin="out" type="output"/>
      <pin inst="n810" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[10]" pin="out[0]"/>
         <pin inst="n807" port="ble[11]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n812" status="routed">
      <pin inst="n812" pin="out" type="output"/>
      <pin inst="n807" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[9]" pin="out[0]"/>
         <pin inst="n807" port="ble[4]" pin="in[3]"/>
         <pin inst="n807" port="lut5[0]" pin="in[3]"/>
         <pin inst="n807" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n813" status="routed">
      <pin inst="n813" pin="out" type="output"/>
      <pin inst="n812" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[7]" pin="out[0]"/>
         <pin inst="n807" port="ble[9]" pin="in[1]"/>
         <pin inst="n807" port="lut5[0]" pin="in[1]"/>
         <pin inst="n807" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n814" status="routed">
      <pin inst="n814" pin="out" type="output"/>
      <pin inst="n812" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[8]" pin="out[0]"/>
         <pin inst="n807" port="ble[9]" pin="in[2]"/>
         <pin inst="n807" port="lut5[0]" pin="in[2]"/>
         <pin inst="n807" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n815" status="routed">
      <pin inst="n815" pin="out" type="output"/>
      <pin inst="n812" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[5]" pin="out[0]"/>
         <pin inst="n807" port="ble[9]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n816" status="routed">
      <pin inst="n816" pin="out" type="output"/>
      <pin inst="n807" pin="in" type="input"/>
      <route>
         <pin inst="n807" port="lut5[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[0]" pin="out[0]"/>
         <pin inst="n807" port="ble[4]" pin="in[0]"/>
         <pin inst="n807" port="lut5[0]" pin="in[0]"/>
         <pin inst="n807" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n817" status="routed">
      <pin inst="n817" pin="out" type="output"/>
      <pin inst="n1222" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n819" status="routed">
      <pin inst="n819" pin="out" type="output"/>
      <pin inst="n1227" pin="in" type="input"/>
      <pin inst="n1232" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[1]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n820" status="routed">
      <pin inst="n820" pin="out" type="output"/>
      <pin inst="n819" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n821" status="routed">
      <pin inst="n821" pin="out" type="output"/>
      <pin inst="n820" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[4]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n822" status="routed">
      <pin inst="n822" pin="out" type="output"/>
      <pin inst="n819" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[10]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n823" status="routed">
      <pin inst="n823" pin="out" type="output"/>
      <pin inst="n822" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[10]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n824" status="routed">
      <pin inst="n824" pin="out" type="output"/>
      <pin inst="n819" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[2]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n830" status="routed">
      <pin inst="n830" pin="out" type="output"/>
      <pin inst="n1264" pin="in" type="input"/>
      <pin inst="n1274" pin="in" type="input"/>
      <pin inst="n1291" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="O[6]"/>
         <segment name="sh[9].20" orient="horz" track="20"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n831" status="routed">
      <pin inst="n831" pin="out" type="output"/>
      <pin inst="n830" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[7]" pin="out[0]"/>
         <pin inst="n831" port="clb[0]" pin="O[7]"/>
         <segment name="sv[2].6" orient="vert" track="6"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n832" status="routed">
      <pin inst="n832" pin="out" type="output"/>
      <pin inst="n831" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[5]" pin="out[0]"/>
         <pin inst="n831" port="ble[7]" pin="in[2]"/>
         <pin inst="n831" port="lut5[0]" pin="in[2]"/>
         <pin inst="n831" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n833" status="routed">
      <pin inst="n833" pin="out" type="output"/>
      <pin inst="n831" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[4]" pin="out[0]"/>
         <pin inst="n831" port="ble[7]" pin="in[1]"/>
         <pin inst="n831" port="lut5[0]" pin="in[1]"/>
         <pin inst="n831" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n834" status="routed">
      <pin inst="n834" pin="out" type="output"/>
      <pin inst="n831" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[2]" pin="out[0]"/>
         <pin inst="n831" port="ble[7]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n835" status="routed">
      <pin inst="n835" pin="out" type="output"/>
      <pin inst="n830" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[3]" pin="out[0]"/>
         <pin inst="n831" port="clb[0]" pin="O[3]"/>
         <segment name="sv[2].38" orient="vert" track="38"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n836" status="routed">
      <pin inst="n836" pin="out" type="output"/>
      <pin inst="n835" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[1]" pin="out[0]"/>
         <pin inst="n831" port="ble[3]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n837" status="routed">
      <pin inst="n837" pin="out" type="output"/>
      <pin inst="n830" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[6]" pin="out[0]"/>
         <pin inst="n831" port="clb[0]" pin="O[6]"/>
         <segment name="sh[9].9" orient="horz" track="9"> <channel> 1.000 9.000 3.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n838" status="routed">
      <pin inst="n838" pin="out" type="output"/>
      <pin inst="n837" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[6]" pin="in[0]"/>
         <pin inst="n831" port="lut5[0]" pin="in[0]"/>
         <pin inst="n831" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n839" status="routed">
      <pin inst="n839" pin="out" type="output"/>
      <pin inst="n830" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ble[2]" pin="out[0]"/>
         <pin inst="n839" port="clb[0]" pin="O[2]"/>
         <segment name="sh[9].61" orient="horz" track="61"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n840" status="routed">
      <pin inst="n840" pin="out" type="output"/>
      <pin inst="n839" pin="in" type="input"/>
      <route>
         <pin inst="n839" port="lut5[0]" pin="out[0]"/>
         <pin inst="n839" port="ble[0]" pin="out[0]"/>
         <pin inst="n839" port="ble[2]" pin="in[0]"/>
         <pin inst="n839" port="lut5[0]" pin="in[0]"/>
         <pin inst="n839" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n841" status="routed">
      <pin inst="n841" pin="out" type="output"/>
      <pin inst="n830" pin="in" type="input"/>
      <route>
         <pin inst="n831" port="lut5[0]" pin="out[0]"/>
         <pin inst="n831" port="ble[11]" pin="out[0]"/>
         <pin inst="n831" port="clb[0]" pin="O[11]"/>
         <segment name="sv[2].47" orient="vert" track="47"> <channel> 2.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM1_REDly" port="ble[6]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n842" status="routed">
      <pin inst="n842" pin="out" type="output"/>
      <pin inst="n1264" pin="in" type="input"/>
      <pin inst="n1296" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[10]" pin="out[0]"/>
         <pin inst="n842" port="clb[0]" pin="O[10]"/>
         <segment name="sh[9].42" orient="horz" track="42"> <channel> 1.000 9.000 4.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[10]" pin="out[0]"/>
         <pin inst="n842" port="clb[0]" pin="O[10]"/>
         <segment name="sh[9].46" orient="horz" track="46"> <channel> 1.000 9.000 2.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="n843" status="routed">
      <pin inst="n843" pin="out" type="output"/>
      <pin inst="n842" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[4]" pin="out[0]"/>
         <pin inst="n842" port="ble[10]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n844" status="routed">
      <pin inst="n844" pin="out" type="output"/>
      <pin inst="n843" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[3]" pin="out[0]"/>
         <pin inst="n842" port="ble[4]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n845" status="routed">
      <pin inst="n845" pin="out" type="output"/>
      <pin inst="n842" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[11]" pin="out[0]"/>
         <pin inst="n842" port="ble[10]" pin="in[3]"/>
         <pin inst="n842" port="lut5[0]" pin="in[3]"/>
         <pin inst="n842" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n846" status="routed">
      <pin inst="n846" pin="out" type="output"/>
      <pin inst="n845" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[9]" pin="out[0]"/>
         <pin inst="n842" port="ble[11]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n847" status="routed">
      <pin inst="n847" pin="out" type="output"/>
      <pin inst="n842" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[8]" pin="out[0]"/>
         <pin inst="n842" port="ble[10]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n848" status="routed">
      <pin inst="n848" pin="out" type="output"/>
      <pin inst="n847" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[6]" pin="out[0]"/>
         <pin inst="n842" port="ble[8]" pin="in[1]"/>
         <pin inst="n842" port="lut5[0]" pin="in[1]"/>
         <pin inst="n842" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n849" status="routed">
      <pin inst="n849" pin="out" type="output"/>
      <pin inst="n847" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[7]" pin="out[0]"/>
         <pin inst="n842" port="ble[8]" pin="in[2]"/>
         <pin inst="n842" port="lut5[0]" pin="in[2]"/>
         <pin inst="n842" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n850" status="routed">
      <pin inst="n850" pin="out" type="output"/>
      <pin inst="n847" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[5]" pin="out[0]"/>
         <pin inst="n842" port="ble[8]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n851" status="routed">
      <pin inst="n851" pin="out" type="output"/>
      <pin inst="n842" pin="in" type="input"/>
      <route>
         <pin inst="n842" port="lut5[0]" pin="out[0]"/>
         <pin inst="n842" port="ble[1]" pin="out[0]"/>
         <pin inst="n842" port="ble[10]" pin="in[0]"/>
         <pin inst="n842" port="lut5[0]" pin="in[0]"/>
         <pin inst="n842" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n852" status="routed">
      <pin inst="n852" pin="out" type="output"/>
      <pin inst="n1264" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n854" status="routed">
      <pin inst="n854" pin="out" type="output"/>
      <pin inst="n1269" pin="in" type="input"/>
      <pin inst="n1274" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="n855" status="routed">
      <pin inst="n855" pin="out" type="output"/>
      <pin inst="n854" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[7]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="n856" status="routed">
      <pin inst="n856" pin="out" type="output"/>
      <pin inst="n855" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[5]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[7]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n857" status="routed">
      <pin inst="n857" pin="out" type="output"/>
      <pin inst="n854" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[9]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="n858" status="routed">
      <pin inst="n858" pin="out" type="output"/>
      <pin inst="n857" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[8]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[9]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n859" status="routed">
      <pin inst="n859" pin="out" type="output"/>
      <pin inst="n854" pin="in" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[1]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="n1133" status="routed">
      <pin inst="n1133" pin="out" type="output"/>
      <pin inst="U_PWM0_tripActive" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1138" status="routed">
      <pin inst="n1138" pin="out" type="output"/>
      <pin inst="U_PWM0_DbcFSM~1" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1143" status="routed">
      <pin inst="n1143" pin="out" type="output"/>
      <pin inst="U_PWM0_DbcFSM~0" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1148" status="routed">
      <pin inst="n1148" pin="out" type="output"/>
      <pin inst="U_PWM0_REDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1152">
      <pin inst="n1152" pin="out" type="output"/>
      <pin inst="U_PWM0_DbcFSM_last~0" pin="D" type="input"/>
   </net>
   <net name="n1156">
      <pin inst="n1156" pin="out" type="output"/>
      <pin inst="U_PWM0_DbcFSM_last~1" pin="D" type="input"/>
   </net>
   <net name="n1160">
      <pin inst="n1160" pin="out" type="output"/>
      <pin inst="U_PWM0_S1" pin="D" type="input"/>
   </net>
   <net name="n1165" status="routed">
      <pin inst="n1165" pin="out" type="output"/>
      <pin inst="U_PWM0_DPWMOutLatch" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1170" status="routed">
      <pin inst="n1170" pin="out" type="output"/>
      <pin inst="U_PWM0_FEDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1175" status="routed">
      <pin inst="n1175" pin="out" type="output"/>
      <pin inst="U_PWM3_tripActive" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1180" status="routed">
      <pin inst="n1180" pin="out" type="output"/>
      <pin inst="U_PWM3_DbcFSM~1" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1185" status="routed">
      <pin inst="n1185" pin="out" type="output"/>
      <pin inst="U_PWM3_DbcFSM~0" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1190" status="routed">
      <pin inst="n1190" pin="out" type="output"/>
      <pin inst="U_PWM3_REDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1194">
      <pin inst="n1194" pin="out" type="output"/>
      <pin inst="U_PWM3_DbcFSM_last~0" pin="D" type="input"/>
   </net>
   <net name="n1198">
      <pin inst="n1198" pin="out" type="output"/>
      <pin inst="U_PWM3_DbcFSM_last~1" pin="D" type="input"/>
   </net>
   <net name="n1202">
      <pin inst="n1202" pin="out" type="output"/>
      <pin inst="U_PWM3_S1" pin="D" type="input"/>
   </net>
   <net name="n1207" status="routed">
      <pin inst="n1207" pin="out" type="output"/>
      <pin inst="U_PWM3_DPWMOutLatch" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1212" status="routed">
      <pin inst="n1212" pin="out" type="output"/>
      <pin inst="U_PWM3_FEDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1217" status="routed">
      <pin inst="n1217" pin="out" type="output"/>
      <pin inst="U_PWM2_tripActive" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1222" status="routed">
      <pin inst="n1222" pin="out" type="output"/>
      <pin inst="U_PWM2_DbcFSM~1" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1227" status="routed">
      <pin inst="n1227" pin="out" type="output"/>
      <pin inst="U_PWM2_DbcFSM~0" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1232" status="routed">
      <pin inst="n1232" pin="out" type="output"/>
      <pin inst="U_PWM2_REDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1236">
      <pin inst="n1236" pin="out" type="output"/>
      <pin inst="U_PWM2_DbcFSM_last~0" pin="D" type="input"/>
   </net>
   <net name="n1240">
      <pin inst="n1240" pin="out" type="output"/>
      <pin inst="U_PWM2_DbcFSM_last~1" pin="D" type="input"/>
   </net>
   <net name="n1244">
      <pin inst="n1244" pin="out" type="output"/>
      <pin inst="U_PWM2_S1" pin="D" type="input"/>
   </net>
   <net name="n1249" status="routed">
      <pin inst="n1249" pin="out" type="output"/>
      <pin inst="U_PWM2_DPWMOutLatch" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1254" status="routed">
      <pin inst="n1254" pin="out" type="output"/>
      <pin inst="U_PWM2_FEDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1259" status="routed">
      <pin inst="n1259" pin="out" type="output"/>
      <pin inst="U_PWM1_tripActive" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1264" status="routed">
      <pin inst="n1264" pin="out" type="output"/>
      <pin inst="U_PWM1_DbcFSM~1" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1269" status="routed">
      <pin inst="n1269" pin="out" type="output"/>
      <pin inst="U_PWM1_DbcFSM~0" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1274" status="routed">
      <pin inst="n1274" pin="out" type="output"/>
      <pin inst="U_PWM1_REDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_REDly" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1278">
      <pin inst="n1278" pin="out" type="output"/>
      <pin inst="U_PWM1_DbcFSM_last~0" pin="D" type="input"/>
   </net>
   <net name="n1282">
      <pin inst="n1282" pin="out" type="output"/>
      <pin inst="U_PWM1_DbcFSM_last~1" pin="D" type="input"/>
   </net>
   <net name="n1286">
      <pin inst="n1286" pin="out" type="output"/>
      <pin inst="U_PWM1_S1" pin="D" type="input"/>
   </net>
   <net name="n1291" status="routed">
      <pin inst="n1291" pin="out" type="output"/>
      <pin inst="U_PWM1_DPWMOutLatch" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="n1296" status="routed">
      <pin inst="n1296" pin="out" type="output"/>
      <pin inst="U_PWM1_FEDly" pin="D" type="input"/>
      <route>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="out[0]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ff[0]" pin="D[0]"/>
      </route>
   </net>
   <net name="reDlyCnt0~0" status="routed">
      <pin inst="reDlyCnt0~0" pin="inpad" type="output"/>
      <pin inst="n754" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~0" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[0].54" orient="vert" track="54"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> lower 54 right 38 </sides> </sb>
         <segment name="sh[4].38" orient="horz" track="38"> <channel> 1.000 4.000 3.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM0_REDly" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="reDlyCnt0~1" status="routed">
      <pin inst="reDlyCnt0~1" pin="inpad" type="output"/>
      <pin inst="n752" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~1" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[0].1" orient="vert" track="1"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> upper 1 right 4 </sides> </sb>
         <segment name="sh[3].4" orient="horz" track="4"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM0_REDly" port="ble[8]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt0~2" status="routed">
      <pin inst="reDlyCnt0~2" pin="inpad" type="output"/>
      <pin inst="n751" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~2" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[0].57" orient="vert" track="57"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM0_REDly" port="ble[4]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt0~3" status="routed">
      <pin inst="reDlyCnt0~3" pin="inpad" type="output"/>
      <pin inst="n749" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~3" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[0].33" orient="vert" track="33"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> upper 33 right 6 </sides> </sb>
         <segment name="sh[3].6" orient="horz" track="6"> <channel> 1.000 3.000 4.000 3.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM0_REDly" port="ble[11]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt0~4" status="routed">
      <pin inst="reDlyCnt0~4" pin="inpad" type="output"/>
      <pin inst="n751" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~4" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[0].9" orient="vert" track="9"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM0_REDly" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt0~5" status="routed">
      <pin inst="reDlyCnt0~5" pin="inpad" type="output"/>
      <pin inst="n750" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~5" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[0].25" orient="vert" track="25"> <channel> 0.000 1.000 0.000 4.000 </channel> </segment>
         <sb name="sb[0][3]"> <sides> upper 25 right 60 </sides> </sb>
         <segment name="sh[3].60" orient="horz" track="60"> <channel> 1.000 3.000 3.000 3.000 </channel> </segment>
         <sb name="sb[1][3]"> <sides> left 60 upper 48 </sides> </sb>
         <segment name="sv[1].48" orient="vert" track="48"> <channel> 1.000 4.000 1.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM0_REDly" port="ble[5]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt0~6" status="routed">
      <pin inst="reDlyCnt0~6" pin="inpad" type="output"/>
      <pin inst="n752" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~6" port="io[3]" pin="inpad[1]"/>
         <segment name="sv[0].38" orient="vert" track="38"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> lower 38 right 14 </sides> </sb>
         <segment name="sh[4].14" orient="horz" track="14"> <channel> 1.000 4.000 3.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM0_REDly" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt0~7" status="routed">
      <pin inst="reDlyCnt0~7" pin="inpad" type="output"/>
      <pin inst="n750" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~7" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[0].22" orient="vert" track="22"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> lower 22 right 56 </sides> </sb>
         <segment name="sh[4].56" orient="horz" track="56"> <channel> 1.000 4.000 4.000 4.000 </channel> </segment>
         <sb name="sb[1][4]"> <sides> left 56 lower 43 </sides> </sb>
         <segment name="sv[1].43" orient="vert" track="43"> <channel> 1.000 1.000 1.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM0_REDly" port="ble[5]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt0~8" status="routed">
      <pin inst="reDlyCnt0~8" pin="inpad" type="output"/>
      <pin inst="n753" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~8" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].6" orient="vert" track="6"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM0_REDly" port="ble[7]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt0~9" status="routed">
      <pin inst="reDlyCnt0~9" pin="inpad" type="output"/>
      <pin inst="n753" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt0~9" port="io[11]" pin="inpad[1]"/>
         <segment name="sv[0].46" orient="vert" track="46"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM0_REDly" port="ble[7]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt1~0" status="routed">
      <pin inst="reDlyCnt1~0" pin="inpad" type="output"/>
      <pin inst="n859" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~0" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[10].1" orient="horz" track="1"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[16]"/>
         <pin inst="U_PWM1_REDly" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="reDlyCnt1~1" status="routed">
      <pin inst="reDlyCnt1~1" pin="inpad" type="output"/>
      <pin inst="n857" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~1" port="io[11]" pin="inpad[1]"/>
         <segment name="sh[10].14" orient="horz" track="14"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 14 lower 43 </sides> </sb>
         <segment name="sv[2].43" orient="vert" track="43"> <channel> 2.000 8.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[5]"/>
         <pin inst="U_PWM1_REDly" port="ble[9]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt1~2" status="routed">
      <pin inst="reDlyCnt1~2" pin="inpad" type="output"/>
      <pin inst="n856" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~2" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[10].62" orient="horz" track="62"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 62 lower 61 </sides> </sb>
         <segment name="sv[2].61" orient="vert" track="61"> <channel> 2.000 9.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[17]"/>
         <pin inst="U_PWM1_REDly" port="ble[5]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt1~3" status="routed">
      <pin inst="reDlyCnt1~3" pin="inpad" type="output"/>
      <pin inst="n854" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~3" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[10].9" orient="horz" track="9"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> right 9 lower 25 </sides> </sb>
         <segment name="sv[1].25" orient="vert" track="25"> <channel> 1.000 8.000 1.000 10.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> upper 25 right 12 </sides> </sb>
         <segment name="sh[9].12" orient="horz" track="12"> <channel> 2.000 9.000 5.000 9.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM1_REDly" port="ble[11]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt1~4" status="routed">
      <pin inst="reDlyCnt1~4" pin="inpad" type="output"/>
      <pin inst="n856" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~4" port="io[14]" pin="inpad[1]"/>
         <segment name="sh[10].57" orient="horz" track="57"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[24]"/>
         <pin inst="U_PWM1_REDly" port="ble[5]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt1~5" status="routed">
      <pin inst="reDlyCnt1~5" pin="inpad" type="output"/>
      <pin inst="n855" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~5" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[10].46" orient="horz" track="46"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <sb name="sb[2][10]"> <sides> left 46 lower 33 </sides> </sb>
         <segment name="sv[2].33" orient="vert" track="33"> <channel> 2.000 7.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM1_REDly" port="ble[7]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt1~6" status="routed">
      <pin inst="reDlyCnt1~6" pin="inpad" type="output"/>
      <pin inst="n857" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~6" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[10].17" orient="horz" track="17"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[1][10]"> <sides> right 17 lower 51 </sides> </sb>
         <segment name="sv[1].51" orient="vert" track="51"> <channel> 1.000 9.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[7]"/>
         <pin inst="U_PWM1_REDly" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt1~7" status="routed">
      <pin inst="reDlyCnt1~7" pin="inpad" type="output"/>
      <pin inst="n855" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~7" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].22" orient="horz" track="22"> <channel> 2.000 10.000 5.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM1_REDly" port="ble[7]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt1~8" status="routed">
      <pin inst="reDlyCnt1~8" pin="inpad" type="output"/>
      <pin inst="n858" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~8" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[10].33" orient="horz" track="33"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM1_REDly" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt1~9" status="routed">
      <pin inst="reDlyCnt1~9" pin="inpad" type="output"/>
      <pin inst="n858" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt1~9" port="io[7]" pin="inpad[1]"/>
         <segment name="sh[10].25" orient="horz" track="25"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[12]"/>
         <pin inst="U_PWM1_REDly" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt2~0" status="routed">
      <pin inst="reDlyCnt2~0" pin="inpad" type="output"/>
      <pin inst="n824" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~0" port="io[8]" pin="inpad[1]"/>
         <segment name="sh[0].19" orient="horz" track="19"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM2_REDly" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="reDlyCnt2~1" status="routed">
      <pin inst="reDlyCnt2~1" pin="inpad" type="output"/>
      <pin inst="n822" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~1" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[0].43" orient="horz" track="43"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> right 43 upper 20 </sides> </sb>
         <segment name="sv[8].20" orient="vert" track="20"> <channel> 8.000 1.000 8.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[19]"/>
         <pin inst="U_PWM2_REDly" port="ble[10]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt2~2" status="routed">
      <pin inst="reDlyCnt2~2" pin="inpad" type="output"/>
      <pin inst="n821" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~2" port="io[10]" pin="inpad[1]"/>
         <segment name="sh[0].8" orient="horz" track="8"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM2_REDly" port="ble[4]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt2~3" status="routed">
      <pin inst="reDlyCnt2~3" pin="inpad" type="output"/>
      <pin inst="n819" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~3" port="io[13]" pin="inpad[1]"/>
         <segment name="sh[0].32" orient="horz" track="32"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> left 32 upper 32 </sides> </sb>
         <segment name="sv[10].32" orient="vert" track="32"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 32 left 11 </sides> </sb>
         <segment name="sh[2].11" orient="horz" track="11"> <channel> 8.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[8][2]"> <sides> right 11 lower 37 </sides> </sb>
         <segment name="sv[8].37" orient="vert" track="37"> <channel> 8.000 1.000 8.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[27]"/>
         <pin inst="U_PWM2_REDly" port="ble[11]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt2~4" status="routed">
      <pin inst="reDlyCnt2~4" pin="inpad" type="output"/>
      <pin inst="n821" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~4" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[0].16" orient="horz" track="16"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM2_REDly" port="ble[4]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt2~5" status="routed">
      <pin inst="reDlyCnt2~5" pin="inpad" type="output"/>
      <pin inst="n820" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~5" port="io[15]" pin="inpad[1]"/>
         <segment name="sh[0].59" orient="horz" track="59"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[5][0]"> <sides> right 59 upper 44 </sides> </sb>
         <segment name="sv[5].44" orient="vert" track="44"> <channel> 5.000 1.000 5.000 1.000 </channel> </segment>
         <sb name="sb[5][1]"> <sides> lower 44 right 12 </sides> </sb>
         <segment name="sh[1].12" orient="horz" track="12"> <channel> 6.000 1.000 9.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM2_REDly" port="ble[6]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt2~6" status="routed">
      <pin inst="reDlyCnt2~6" pin="inpad" type="output"/>
      <pin inst="n822" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~6" port="io[4]" pin="inpad[1]"/>
         <segment name="sh[0].3" orient="horz" track="3"> <channel> 6.000 0.000 9.000 0.000 </channel> </segment>
         <sb name="sb[8][0]"> <sides> right 3 upper 10 </sides> </sb>
         <segment name="sv[8].10" orient="vert" track="10"> <channel> 8.000 1.000 8.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[23]"/>
         <pin inst="U_PWM2_REDly" port="ble[10]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt2~7" status="routed">
      <pin inst="reDlyCnt2~7" pin="inpad" type="output"/>
      <pin inst="n820" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~7" port="io[1]" pin="inpad[1]"/>
         <segment name="sh[0].56" orient="horz" track="56"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[9][0]"> <sides> left 56 upper 42 </sides> </sb>
         <segment name="sv[9].42" orient="vert" track="42"> <channel> 9.000 1.000 9.000 4.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[13]"/>
         <pin inst="U_PWM2_REDly" port="ble[6]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt2~8" status="routed">
      <pin inst="reDlyCnt2~8" pin="inpad" type="output"/>
      <pin inst="n823" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~8" port="io[9]" pin="inpad[1]"/>
         <segment name="sh[0].40" orient="horz" track="40"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM2_REDly" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt2~9" status="routed">
      <pin inst="reDlyCnt2~9" pin="inpad" type="output"/>
      <pin inst="n823" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt2~9" port="io[12]" pin="inpad[1]"/>
         <segment name="sh[0].24" orient="horz" track="24"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[26]"/>
         <pin inst="U_PWM2_REDly" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt3~0" status="routed">
      <pin inst="reDlyCnt3~0" pin="inpad" type="output"/>
      <pin inst="n789" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~0" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].6" orient="vert" track="6"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> lower 6 left 19 </sides> </sb>
         <segment name="sh[6].19" orient="horz" track="19"> <channel> 8.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[8]"/>
         <pin inst="U_PWM3_REDly" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="reDlyCnt3~1" status="routed">
      <pin inst="reDlyCnt3~1" pin="inpad" type="output"/>
      <pin inst="n787" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~1" port="io[10]" pin="inpad[1]"/>
         <segment name="sv[10].33" orient="vert" track="33"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM3_REDly" port="ble[9]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt3~2" status="routed">
      <pin inst="reDlyCnt3~2" pin="inpad" type="output"/>
      <pin inst="n786" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~2" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[10].38" orient="vert" track="38"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM3_REDly" port="ble[3]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt3~3" status="routed">
      <pin inst="reDlyCnt3~3" pin="inpad" type="output"/>
      <pin inst="n784" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~3" port="io[9]" pin="inpad[1]"/>
         <segment name="sv[10].14" orient="vert" track="14"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 14 left 43 </sides> </sb>
         <segment name="sh[7].43" orient="horz" track="43"> <channel> 7.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 43 lower 57 </sides> </sb>
         <segment name="sv[9].57" orient="vert" track="57"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> upper 57 right 44 </sides> </sb>
         <segment name="sh[5].44" orient="horz" track="44"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[6]"/>
         <pin inst="U_PWM3_REDly" port="ble[11]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt3~4" status="routed">
      <pin inst="reDlyCnt3~4" pin="inpad" type="output"/>
      <pin inst="n786" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~4" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].25" orient="vert" track="25"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> upper 25 left 63 </sides> </sb>
         <segment name="sh[5].63" orient="horz" track="63"> <channel> 7.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM3_REDly" port="ble[3]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="reDlyCnt3~5" status="routed">
      <pin inst="reDlyCnt3~5" pin="inpad" type="output"/>
      <pin inst="n785" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~5" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].30" orient="vert" track="30"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> lower 30 left 9 </sides> </sb>
         <segment name="sh[6].9" orient="horz" track="9"> <channel> 7.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM3_REDly" port="ble[5]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="reDlyCnt3~6" status="routed">
      <pin inst="reDlyCnt3~6" pin="inpad" type="output"/>
      <pin inst="n787" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~6" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[10].57" orient="vert" track="57"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> upper 57 left 47 </sides> </sb>
         <segment name="sh[5].47" orient="horz" track="47"> <channel> 7.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[10]"/>
         <pin inst="U_PWM3_REDly" port="ble[9]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt3~7" status="routed">
      <pin inst="reDlyCnt3~7" pin="inpad" type="output"/>
      <pin inst="n785" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~7" port="io[2]" pin="inpad[1]"/>
         <segment name="sv[10].41" orient="vert" track="41"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> upper 41 left 23 </sides> </sb>
         <segment name="sh[5].23" orient="horz" track="23"> <channel> 7.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[14]"/>
         <pin inst="U_PWM3_REDly" port="ble[5]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt3~8" status="routed">
      <pin inst="reDlyCnt3~8" pin="inpad" type="output"/>
      <pin inst="n788" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~8" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].62" orient="vert" track="62"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][6]"> <sides> lower 62 left 61 </sides> </sb>
         <segment name="sh[6].61" orient="horz" track="61"> <channel> 9.000 6.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[16]"/>
         <pin inst="U_PWM3_REDly" port="ble[8]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[3]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[3]"/>
      </route>
   </net>
   <net name="reDlyCnt3~9" status="routed">
      <pin inst="reDlyCnt3~9" pin="inpad" type="output"/>
      <pin inst="n788" pin="in" type="input"/>
      <route>
         <pin inst="reDlyCnt3~9" port="io[0]" pin="inpad[1]"/>
         <segment name="sv[10].49" orient="vert" track="49"> <channel> 10.000 3.000 10.000 6.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM3_REDly" port="ble[8]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="tripCfg0~0" status="routed">
      <pin inst="tripCfg0~0" pin="inpad" type="output"/>
      <pin inst="n683" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg0~0" port="io[8]" pin="inpad[1]"/>
         <segment name="sv[0].2" orient="vert" track="2"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][7]"> <sides> lower 2 right 10 </sides> </sb>
         <segment name="sh[7].10" orient="horz" track="10"> <channel> 1.000 7.000 2.000 7.000 </channel> </segment>
         <sb name="sb[2][7]"> <sides> left 10 lower 3 </sides> </sb>
         <segment name="sv[2].3" orient="vert" track="3"> <channel> 2.000 4.000 2.000 7.000 </channel> </segment>
         <sb name="sb[2][5]"> <sides> upper 3 left 15 </sides> </sb>
         <segment name="sh[5].15" orient="horz" track="15"> <channel> 1.000 5.000 2.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[8]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripCfg0~1" status="routed">
      <pin inst="tripCfg0~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA0" pin="in" type="input"/>
      <pin inst="DPWMOutB0" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg0~1" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].10" orient="vert" track="10"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 10 right 34 </sides> </sb>
         <segment name="sh[6].34" orient="horz" track="34"> <channel> 1.000 6.000 3.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[0]" pin="in[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="tripCfg0~1" port="io[14]" pin="inpad[1]"/>
         <segment name="sv[0].10" orient="vert" track="10"> <channel> 0.000 6.000 0.000 9.000 </channel> </segment>
         <sb name="sb[0][6]"> <sides> lower 10 right 34 </sides> </sb>
         <segment name="sh[6].34" orient="horz" track="34"> <channel> 1.000 6.000 3.000 6.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[6]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="tripCfg1~0" status="routed">
      <pin inst="tripCfg1~0" pin="inpad" type="output"/>
      <pin inst="n695" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg1~0" port="io[5]" pin="inpad[1]"/>
         <segment name="sh[10].2" orient="horz" track="2"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 2 lower 7 </sides> </sb>
         <segment name="sv[4].7" orient="vert" track="7"> <channel> 4.000 8.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripCfg1~1" status="routed">
      <pin inst="tripCfg1~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA1" pin="in" type="input"/>
      <pin inst="DPWMOutB1" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg1~1" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[10].10" orient="horz" track="10"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 10 lower 31 </sides> </sb>
         <segment name="sv[4].31" orient="vert" track="31"> <channel> 4.000 8.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[2]" pin="in[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="tripCfg1~1" port="io[3]" pin="inpad[1]"/>
         <segment name="sh[10].10" orient="horz" track="10"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 10 lower 31 </sides> </sb>
         <segment name="sv[4].31" orient="vert" track="31"> <channel> 4.000 8.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[25]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[8]" pin="in[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="tripCfg2~0" status="routed">
      <pin inst="tripCfg2~0" pin="inpad" type="output"/>
      <pin inst="n707" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg2~0" port="io[4]" pin="inpad[1]"/>
         <segment name="sv[10].33" orient="vert" track="33"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 33 left 11 </sides> </sb>
         <segment name="sh[1].11" orient="horz" track="11"> <channel> 9.000 1.000 10.000 1.000 </channel> </segment>
         <sb name="sb[9][1]"> <sides> right 11 upper 36 </sides> </sb>
         <segment name="sv[9].36" orient="vert" track="36"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripCfg2~1" status="routed">
      <pin inst="tripCfg2~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA2" pin="in" type="input"/>
      <pin inst="DPWMOutB2" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg2~1" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].14" orient="vert" track="14"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 14 left 43 </sides> </sb>
         <segment name="sh[5].43" orient="horz" track="43"> <channel> 9.000 5.000 10.000 5.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> right 43 lower 5 </sides> </sb>
         <segment name="sv[9].5" orient="vert" track="5"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[5]" pin="in[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="tripCfg2~1" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].14" orient="vert" track="14"> <channel> 10.000 2.000 10.000 5.000 </channel> </segment>
         <sb name="sb[10][5]"> <sides> lower 14 left 43 </sides> </sb>
         <segment name="sh[5].43" orient="horz" track="43"> <channel> 9.000 5.000 10.000 5.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> right 43 lower 5 </sides> </sb>
         <segment name="sv[9].5" orient="vert" track="5"> <channel> 9.000 2.000 9.000 5.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[3]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[9]" pin="in[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
   </net>
   <net name="tripCfg3~0" status="routed">
      <pin inst="tripCfg3~0" pin="inpad" type="output"/>
      <pin inst="n719" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg3~0" port="io[7]" pin="inpad[1]"/>
         <segment name="sv[10].0" orient="vert" track="0"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 0 left 1 </sides> </sb>
         <segment name="sh[7].1" orient="horz" track="1"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripCfg3~1" status="routed">
      <pin inst="tripCfg3~1" pin="inpad" type="output"/>
      <pin inst="DPWMOutA3" pin="in" type="input"/>
      <pin inst="DPWMOutB3" pin="in" type="input"/>
      <route>
         <pin inst="tripCfg3~1" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].8" orient="vert" track="8"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 8 left 25 </sides> </sb>
         <segment name="sh[7].25" orient="horz" track="25"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[1]" pin="in[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[4]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[4]"/>
      </route>
      <route>
         <pin inst="tripCfg3~1" port="io[1]" pin="inpad[1]"/>
         <segment name="sv[10].8" orient="vert" track="8"> <channel> 10.000 7.000 10.000 10.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 8 left 25 </sides> </sb>
         <segment name="sh[7].25" orient="horz" track="25"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[0]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[9]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[2]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[2]"/>
      </route>
   </net>
   <net name="tripIn0" status="routed">
      <pin inst="tripIn0" pin="inpad" type="output"/>
      <pin inst="n1133" pin="in" type="input"/>
      <route>
         <pin inst="tripIn0" port="io[13]" pin="inpad[1]"/>
         <segment name="sv[0].53" orient="vert" track="53"> <channel> 0.000 3.000 0.000 6.000 </channel> </segment>
         <sb name="sb[0][5]"> <sides> upper 53 right 36 </sides> </sb>
         <segment name="sh[5].36" orient="horz" track="36"> <channel> 1.000 5.000 1.000 5.000 </channel> </segment>
         <pin inst="U_PWM0_DPWMOutLatch" port="clb[0]" pin="I[2]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripIn1" status="routed">
      <pin inst="tripIn1" pin="inpad" type="output"/>
      <pin inst="n1259" pin="in" type="input"/>
      <route>
         <pin inst="tripIn1" port="io[2]" pin="inpad[1]"/>
         <segment name="sh[10].42" orient="horz" track="42"> <channel> 4.000 10.000 7.000 10.000 </channel> </segment>
         <sb name="sb[4][10]"> <sides> left 42 lower 27 </sides> </sb>
         <segment name="sv[4].27" orient="vert" track="27"> <channel> 4.000 10.000 4.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_DPWMOutLatch" port="clb[0]" pin="I[9]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripIn2" status="routed">
      <pin inst="tripIn2" pin="inpad" type="output"/>
      <pin inst="n1217" pin="in" type="input"/>
      <route>
         <pin inst="tripIn2" port="io[15]" pin="inpad[1]"/>
         <segment name="sv[10].25" orient="vert" track="25"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][1]"> <sides> upper 25 left 63 </sides> </sb>
         <segment name="sh[1].63" orient="horz" track="63"> <channel> 7.000 1.000 10.000 1.000 </channel> </segment>
         <pin inst="U_PWM2_DPWMOutLatch" port="clb[0]" pin="I[18]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="tripIn3" status="routed">
      <pin inst="tripIn3" pin="inpad" type="output"/>
      <pin inst="n1175" pin="in" type="input"/>
      <route>
         <pin inst="tripIn3" port="io[5]" pin="inpad[1]"/>
         <segment name="sv[10].27" orient="vert" track="27"> <channel> 10.000 4.000 10.000 7.000 </channel> </segment>
         <sb name="sb[10][3]"> <sides> upper 27 left 3 </sides> </sb>
         <segment name="sh[3].3" orient="horz" track="3"> <channel> 7.000 3.000 10.000 3.000 </channel> </segment>
         <sb name="sb[9][3]"> <sides> right 3 upper 0 </sides> </sb>
         <segment name="sv[9].0" orient="vert" track="0"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <pin inst="U_PWM3_DPWMOutLatch" port="clb[0]" pin="I[15]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_DPWMOutLatch" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="useDb0" status="routed">
      <pin inst="useDb0" pin="inpad" type="output"/>
      <pin inst="n747" pin="in" type="input"/>
      <pin inst="n1138" pin="in" type="input"/>
      <pin inst="n1143" pin="in" type="input"/>
      <route>
         <pin inst="useDb0" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].14" orient="vert" track="14"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> lower 14 right 46 </sides> </sb>
         <segment name="sh[4].46" orient="horz" track="46"> <channel> 1.000 4.000 3.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM0_REDly" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="useDb0" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].14" orient="vert" track="14"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> lower 14 right 46 </sides> </sb>
         <segment name="sh[4].46" orient="horz" track="46"> <channel> 1.000 4.000 3.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM0_REDly" port="ble[2]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="useDb0" port="io[6]" pin="inpad[1]"/>
         <segment name="sv[0].14" orient="vert" track="14"> <channel> 0.000 4.000 0.000 7.000 </channel> </segment>
         <sb name="sb[0][4]"> <sides> lower 14 right 46 </sides> </sb>
         <segment name="sh[4].46" orient="horz" track="46"> <channel> 1.000 4.000 3.000 4.000 </channel> </segment>
         <pin inst="U_PWM0_REDly" port="clb[0]" pin="I[20]"/>
         <pin inst="U_PWM0_REDly" port="ble[6]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM0_REDly" port="lut[0]" pin="in[0]"/>
      </route>
   </net>
   <net name="useDb1" status="routed">
      <pin inst="useDb1" pin="inpad" type="output"/>
      <pin inst="n852" pin="in" type="input"/>
      <pin inst="n1264" pin="in" type="input"/>
      <pin inst="n1269" pin="in" type="input"/>
      <route>
         <pin inst="useDb1" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].49" orient="horz" track="49"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[0][10]"> <sides> right 49 lower 13 </sides> </sb>
         <segment name="sv[0].13" orient="vert" track="13"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> upper 13 right 40 </sides> </sb>
         <segment name="sh[9].40" orient="horz" track="40"> <channel> 1.000 9.000 3.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> left 40 upper 60 </sides> </sb>
         <segment name="sv[1].60" orient="vert" track="60"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM1_REDly" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="useDb1" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].49" orient="horz" track="49"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[0][10]"> <sides> right 49 lower 13 </sides> </sb>
         <segment name="sv[0].13" orient="vert" track="13"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> upper 13 right 40 </sides> </sb>
         <segment name="sh[9].40" orient="horz" track="40"> <channel> 1.000 9.000 3.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> left 40 upper 60 </sides> </sb>
         <segment name="sv[1].60" orient="vert" track="60"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM1_REDly" port="ble[2]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="useDb1" port="io[6]" pin="inpad[1]"/>
         <segment name="sh[10].49" orient="horz" track="49"> <channel> 1.000 10.000 2.000 10.000 </channel> </segment>
         <sb name="sb[0][10]"> <sides> right 49 lower 13 </sides> </sb>
         <segment name="sv[0].13" orient="vert" track="13"> <channel> 0.000 7.000 0.000 10.000 </channel> </segment>
         <sb name="sb[0][9]"> <sides> upper 13 right 40 </sides> </sb>
         <segment name="sh[9].40" orient="horz" track="40"> <channel> 1.000 9.000 3.000 9.000 </channel> </segment>
         <sb name="sb[1][9]"> <sides> left 40 upper 60 </sides> </sb>
         <segment name="sv[1].60" orient="vert" track="60"> <channel> 1.000 10.000 1.000 10.000 </channel> </segment>
         <pin inst="U_PWM1_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM1_REDly" port="ble[3]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM1_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="useDb2" status="routed">
      <pin inst="useDb2" pin="inpad" type="output"/>
      <pin inst="n817" pin="in" type="input"/>
      <pin inst="n1222" pin="in" type="input"/>
      <pin inst="n1227" pin="in" type="input"/>
      <route>
         <pin inst="useDb2" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].0" orient="horz" track="0"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> left 0 upper 0 </sides> </sb>
         <segment name="sv[10].0" orient="vert" track="0"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 0 left 1 </sides> </sb>
         <segment name="sh[2].1" orient="horz" track="1"> <channel> 7.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[8][2]"> <sides> right 1 lower 5 </sides> </sb>
         <segment name="sv[8].5" orient="vert" track="5"> <channel> 8.000 1.000 8.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM2_REDly" port="ble[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="useDb2" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].0" orient="horz" track="0"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> left 0 upper 0 </sides> </sb>
         <segment name="sv[10].0" orient="vert" track="0"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 0 left 1 </sides> </sb>
         <segment name="sh[2].1" orient="horz" track="1"> <channel> 7.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[8][2]"> <sides> right 1 lower 5 </sides> </sb>
         <segment name="sv[8].5" orient="vert" track="5"> <channel> 8.000 1.000 8.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM2_REDly" port="ble[3]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[0]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[0]"/>
      </route>
      <route>
         <pin inst="useDb2" port="io[0]" pin="inpad[1]"/>
         <segment name="sh[0].0" orient="horz" track="0"> <channel> 9.000 0.000 10.000 0.000 </channel> </segment>
         <sb name="sb[10][0]"> <sides> left 0 upper 0 </sides> </sb>
         <segment name="sv[10].0" orient="vert" track="0"> <channel> 10.000 1.000 10.000 2.000 </channel> </segment>
         <sb name="sb[10][2]"> <sides> lower 0 left 1 </sides> </sb>
         <segment name="sh[2].1" orient="horz" track="1"> <channel> 7.000 2.000 10.000 2.000 </channel> </segment>
         <sb name="sb[8][2]"> <sides> right 1 lower 5 </sides> </sb>
         <segment name="sv[8].5" orient="vert" track="5"> <channel> 8.000 1.000 8.000 2.000 </channel> </segment>
         <pin inst="U_PWM2_REDly" port="clb[0]" pin="I[11]"/>
         <pin inst="U_PWM2_REDly" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM2_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>
   <net name="useDb3" status="routed">
      <pin inst="useDb3" pin="inpad" type="output"/>
      <pin inst="n782" pin="in" type="input"/>
      <pin inst="n1180" pin="in" type="input"/>
      <pin inst="n1185" pin="in" type="input"/>
      <route>
         <pin inst="useDb3" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].46" orient="vert" track="46"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 46 left 33 </sides> </sb>
         <segment name="sh[7].33" orient="horz" track="33"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 33 lower 17 </sides> </sb>
         <segment name="sv[9].17" orient="vert" track="17"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> upper 17 right 52 </sides> </sb>
         <segment name="sh[5].52" orient="horz" track="52"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM3_REDly" port="ble[1]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="useDb3" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].46" orient="vert" track="46"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 46 left 33 </sides> </sb>
         <segment name="sh[7].33" orient="horz" track="33"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 33 lower 17 </sides> </sb>
         <segment name="sv[9].17" orient="vert" track="17"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> upper 17 right 52 </sides> </sb>
         <segment name="sh[5].52" orient="horz" track="52"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM3_REDly" port="ble[7]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
      <route>
         <pin inst="useDb3" port="io[12]" pin="inpad[1]"/>
         <segment name="sv[10].46" orient="vert" track="46"> <channel> 10.000 6.000 10.000 9.000 </channel> </segment>
         <sb name="sb[10][7]"> <sides> lower 46 left 33 </sides> </sb>
         <segment name="sh[7].33" orient="horz" track="33"> <channel> 10.000 7.000 10.000 7.000 </channel> </segment>
         <sb name="sb[9][7]"> <sides> right 33 lower 17 </sides> </sb>
         <segment name="sv[9].17" orient="vert" track="17"> <channel> 9.000 4.000 9.000 7.000 </channel> </segment>
         <sb name="sb[9][5]"> <sides> upper 17 right 52 </sides> </sb>
         <segment name="sh[5].52" orient="horz" track="52"> <channel> 10.000 5.000 10.000 5.000 </channel> </segment>
         <pin inst="U_PWM3_REDly" port="clb[0]" pin="I[22]"/>
         <pin inst="U_PWM3_REDly" port="ble[10]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut5[0]" pin="in[1]"/>
         <pin inst="U_PWM3_REDly" port="lut[0]" pin="in[1]"/>
      </route>
   </net>

</circuit>
<!-- _______________________________________________________________ -->
