<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/cortexm_common/cortexm_init.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_7addd8712ae950a23de5ceb1c6b88c82.html">cortexm_common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cortexm_init.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cortexm__init_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="cortexm__init_8c.html#a2c2672c89fdaa141d849ace376f40f30">   27</a></span>&#160;<span class="preprocessor">#define FULL_FPU_ACCESS         (0x00f00000)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">   29</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="comment">/* initialize the FPU on Cortex-M4F CPUs */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef CPU_ARCH_CORTEX_M4F</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="comment">/* give full access to the FPU */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= (uint32_t)<a class="code" href="cortexm__init_8c.html#a2c2672c89fdaa141d849ace376f40f30">FULL_FPU_ACCESS</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="comment">/* configure the vector table location to internal flash */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined(CPU_ARCH_CORTEX_M3) || defined(CPU_ARCH_CORTEX_M4) || \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">    defined(CPU_ARCH_CORTEX_M4F)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="group__cpu__cc2538.html#gad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">/* initialize the interrupt priorities */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">/* set pendSV interrupt to same priority as the rest */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>, <a class="code" href="group__cpu__cc2538.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">/* set SVC interrupt to same priority as the rest */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>, <a class="code" href="group__cpu__cc2538.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">/* initialize all vendor specific interrupts with the same value */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> = 0; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> &lt; <a class="code" href="group__cpu__cc2538.html#gaf6c13d219504576c5c69399033b0ae39">CPU_IRQ_NUMOF</a>; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>++) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>((<a class="code" href="lm4f120h5qr_8h.html#a7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>) <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>, <a class="code" href="group__cpu__cc2538.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">/* enable wake up on events for __WFE CPU sleep */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">/* for Cortex-M3 r1p0 and up the STKALIGN option was added, but not automatically</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">     * enabled until revision r2p0. For 64bit function arguments to work properly this</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">     * needs to be enabled.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#ifdef SCB_CCR_STKALIGN_Msk</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |= <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="ttc" id="group__cpu__cc2538_html_ga811633719ff60ee247e64b333d4b8675"><div class="ttname"><a href="group__cpu__cc2538.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></div><div class="ttdeci">#define CPU_DEFAULT_IRQ_PRIO</div><div class="ttdoc">ARM Cortex-M specific CPU configuration. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2cc2538_2include_2cpu__conf_8h_source.html#l00041">cpu_conf.h:41</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538_8h_source.html#l00042">cc2538.h:42</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538_8h_source.html#l00044">cc2538.h:44</a></div></div>
<div class="ttc" id="group__cpu__cc2538_html_gaf6c13d219504576c5c69399033b0ae39"><div class="ttname"><a href="group__cpu__cc2538.html#gaf6c13d219504576c5c69399033b0ae39">CPU_IRQ_NUMOF</a></div><div class="ttdeci">#define CPU_IRQ_NUMOF</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2cc2538_2include_2cpu__conf_8h_source.html#l00042">cpu_conf.h:42</a></div></div>
<div class="ttc" id="pll__freq_8m_html_a6f6ccfcf58b31cb6412107d9d5281426"><div class="ttname"><a href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="pll__freq_8m_source.html#l00005">pll_freq.m:5</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00587">core_cm0.h:587</a></div></div>
<div class="ttc" id="lm4f120h5qr_8h_html_a7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="lm4f120h5qr_8h.html#a7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">LM4F120H5QR Interrupt Number Definition, according to the selected device in Library_configuration_se...</div><div class="ttdef"><b>Definition:</b> <a href="lm4f120h5qr_8h_source.html#l00055">lm4f120h5qr.h:55</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gafb98656644a14342e467505f69a997c9"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a></div><div class="ttdeci">#define SCB_SCR_SEVONPEND_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00464">core_cm0.h:464</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00688">core_cm0.h:688</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga618ef3d6a7eede1d913eff0873ff9012"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a></div><div class="ttdeci">void cortexm_init(void)</div><div class="ttdoc">Initialize Cortex-M specific core parts of the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00029">cortexm_init.c:29</a></div></div>
<div class="ttc" id="group__cpu__cc2538_html_gad33eb792f7cf98b55b73fea8239c5f45"><div class="ttname"><a href="group__cpu__cc2538.html#gad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a></div><div class="ttdeci">#define CPU_FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2cc2538_2include_2cpu__conf_8h_source.html#l00043">cpu_conf.h:43</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga33cf22d3d46af158a03aad25ddea1bcb"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</a></div><div class="ttdeci">#define SCB_CCR_STKALIGN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00474">core_cm0.h:474</a></div></div>
<div class="ttc" id="cortexm__init_8c_html_a2c2672c89fdaa141d849ace376f40f30"><div class="ttname"><a href="cortexm__init_8c.html#a2c2672c89fdaa141d849ace376f40f30">FULL_FPU_ACCESS</a></div><div class="ttdeci">#define FULL_FPU_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00027">cortexm_init.c:27</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:59 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
