{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.480891",
   "Default View_TopLeft":"699,954",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 4090 -y 1250 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 4090 -y 1270 -defaultsOSRD
preplace port Vaux1_0 -pg 1 -lvl 0 -x -20 -y 1510 -defaultsOSRD
preplace port port-id_out_trg_0 -pg 1 -lvl 11 -x 4090 -y 1340 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 11 -x 4090 -y 990 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 3030 -y 1300 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 9 -x 3650 -y 1470 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 3380 -y 1440 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 3380 -y 1580 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1820 -y 1924 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 850 -y 1380 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1260 -y 800 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2610 -y 1340 -defaultsOSRD
preplace inst signal_mux_0 -pg 1 -lvl 3 -x 850 -y 1620 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 2 -x 480 -y 1680 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 2 -x 480 -y 1580 -defaultsOSRD
preplace inst AXI_Data_Stream_0 -pg 1 -lvl 4 -x 1260 -y 1620 -defaultsOSRD
preplace inst greaterthan_0 -pg 1 -lvl 10 -x 3950 -y 1340 -defaultsOSRD
preplace inst slice_trapz_0 -pg 1 -lvl 2 -x 480 -y 1420 -defaultsOSRD
preplace inst slice_trapz_1 -pg 1 -lvl 3 -x 850 -y 1150 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 5 -x 1820 -y 1100 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 10 -x 3950 -y 990 -defaultsOSRD
preplace inst hier_rst -pg 1 -lvl 5 -x 1820 -y 1412 -defaultsOSRD
preplace inst hier_preproc -pg 1 -lvl 1 -x 160 -y 1620 -defaultsOSRD
preplace inst hier_gpio -pg 1 -lvl 5 -x 1820 -y 170 -defaultsOSRD
preplace inst AXI_DPP_BRam_0 -pg 1 -lvl 4 -x 1260 -y 1210 -defaultsOSRD
preplace inst dpp_counter_0 -pg 1 -lvl 2 -x 480 -y 1180 -defaultsOSRD
preplace netloc axi_gpio_0_gpio_io_o 1 5 5 2030 480 NJ 480 NJ 480 NJ 480 3820J
preplace netloc axi_gpio_1_gpio_io_o 1 1 5 330 1510 NJ 1510 1050J 1330 1560J 1290 2000
preplace netloc axi_gpio_1_gpio_io_o1 1 1 5 330 1270 640 1080 NJ 1080 1440J 1200 2010
preplace netloc axi_gpio_dpp_cmp_gpio_io_o 1 1 5 310 1500 NJ 1500 NJ 1500 1470J 1502 2020
preplace netloc clk_wiz_0_clk_out1 1 8 1 3470 1430n
preplace netloc dpp_counter_0_dpp_amp 1 2 1 650 1140n
preplace netloc dpp_counter_0_dpp_evt 1 2 2 660J 1220 N
preplace netloc dpp_counter_0_dpp_out 1 2 8 630 490 NJ 490 1560 490 NJ 490 NJ 490 NJ 490 NJ 490 3830J
preplace netloc fir_fab_0_fir_out 1 1 1 280 1610n
preplace netloc greaterthan_0_out_trg 1 3 8 1080 1510 1440J 1512 NJ 1512 NJ 1512 3280J 1310 NJ 1310 3800J 1410 4070
preplace netloc processing_system7_0_FCLK_CLK0 1 2 6 660 1270 1060 520 1540 1300 2060 1502 2770 1420 3290
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 6 660 1520 NJ 1520 1430J 1522 NJ 1522 2800J 1492 3260
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 3 3 1040 510 1550 1310 2050
preplace netloc signal_mux_0_data_out 1 3 1 1020 1580n
preplace netloc slice_trapz_0_sig_out 1 2 1 630 1420n
preplace netloc slice_trapz_1_sig_out 1 3 2 1070 260 N
preplace netloc trapz_klm_0_trap_out 1 1 1 290 1190n
preplace netloc xadc_wiz_0_do_out 1 0 10 10 1740 NJ 1740 640 1480 NJ 1480 1450J 1532 NJ 1532 2790J 1410 3270J 1370 3490 1320 3810J
preplace netloc xadc_wiz_0_drdy_out 1 0 9 20 1150 330 1060 NJ 1060 1030 1470 1460J 1542 NJ 1542 NJ 1542 3290J 1520 3500J
preplace netloc xadc_wiz_0_eoc_out 1 8 2 3500 1330 3790
preplace netloc xlconstant_0_dout 1 8 1 3480J 1410n
preplace netloc xlslice_0_Dout 1 2 1 650J 1620n
preplace netloc xlslice_1_Dout 1 2 1 NJ 1580
preplace netloc xlslice_2_Dout 1 10 1 NJ 990
preplace netloc xlslice_rst_bram_Dout 1 3 3 1080 1100 1500J 1220 1990
preplace netloc xlslice_rst_dpp_Dout 1 1 5 320 1280 NJ 1280 1020J 1320 NJ 1320 2000
preplace netloc xlslice_rst_fir_Dout 1 0 6 20 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 1990
preplace netloc xlslice_rst_trapz_Dout 1 0 6 0 1070 NJ 1070 NJ 1070 1050J 1090 1520J 1210 2010
preplace netloc AXI_DPP_BRam_0_M00_AXIS 1 4 1 1510 1080n
preplace netloc AXI_Data_Stream_0_M00_AXIS 1 4 1 1440 1620n
preplace netloc Vaux1_0_1 1 0 9 NJ 1510 300J 1490 NJ 1490 NJ 1490 1480J 1492 NJ 1492 2780J 1502 3290J 1510 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 2040 1250n
preplace netloc axi_dma_1_M_AXI_S2MM 1 5 1 2030 1080n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2760 1290n
preplace netloc processing_system7_0_DDR 1 7 4 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc processing_system7_0_FIXED_IO 1 7 4 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 5 1080 500 NJ 500 NJ 500 NJ 500 3260
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1490 720n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1460 160n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 1450 140n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1440 120n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 1 1430 80n
preplace netloc ps7_0_axi_periph_M05_AXI 1 4 1 1560 820n
preplace netloc ps7_0_axi_periph_M06_AXI 1 4 1 1470 100n
preplace netloc ps7_0_axi_periph_M07_AXI 1 4 1 1530 860n
preplace netloc ps7_0_axi_periph_M08_AXI 1 4 1 1480 180n
levelinfo -pg 1 -20 160 480 850 1260 1820 2610 3030 3380 3650 3950 4090
pagesize -pg 1 -db -bbox -sgen -130 0 4210 2070
"
}
{
   "da_axi4_cnt":"10",
   "da_clkrst_cnt":"2",
   "da_ps7_cnt":"1"
}
