

================================================================
== Vitis HLS Report for 'estimate_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Sun Feb  5 16:52:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  39.975 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|        25|         19|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    7619|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     321|    -|
|Register             |        -|     -|     1587|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    12|     1587|    8754|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U73     |dcmp_64ns_64ns_1_1_no_dsp_1     |        0|   0|  0|    0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U71   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dsub_64ns_64ns_64_1_full_dsp_1_U70  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                               |                                |        0|  11|  0|  814|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_22s_14ns_22ns_22_4_1_U74  |mac_muladd_22s_14ns_22ns_22_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln122_fu_367_p2     |         +|   0|  0|   17|          10|           1|
    |add_ln130_1_fu_802_p2   |         +|   0|  0|   12|           5|           4|
    |add_ln130_fu_1025_p2    |         +|   0|  0|   23|          16|           6|
    |add_ln131_fu_1094_p2    |         +|   0|  0|   23|          16|           6|
    |add_ln132_1_fu_838_p2   |         +|   0|  0|   12|           5|           5|
    |add_ln132_fu_1140_p2    |         +|   0|  0|   23|          16|           6|
    |add_ln134_fu_1166_p2    |         +|   0|  0|   23|          16|          14|
    |add_ln135_4_fu_964_p2   |         +|   0|  0|   12|           5|           5|
    |add_ln135_fu_1187_p2    |         +|   0|  0|   23|          16|          14|
    |add_ln515_1_fu_589_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln515_fu_453_p2     |         +|   0|  0|   19|          12|          11|
    |j_fu_904_p2             |         +|   0|  0|   39|          32|           1|
    |result_V_1_fu_535_p2    |         -|   0|  0|   29|           1|          22|
    |result_V_5_fu_671_p2    |         -|   0|  0|   26|           1|          19|
    |sub_ln130_fu_792_p2     |         -|   0|  0|   23|          16|          16|
    |sub_ln1512_2_fu_603_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1512_fu_467_p2    |         -|   0|  0|   18|          10|          11|
    |and_ln127_fu_759_p2     |       and|   0|  0|    2|           1|           1|
    |ap_condition_1221       |       and|   0|  0|    2|           1|           1|
    |ap_condition_508        |       and|   0|  0|    2|           1|           1|
    |ap_condition_517        |       and|   0|  0|    2|           1|           1|
    |ap_condition_520        |       and|   0|  0|    2|           1|           1|
    |ap_condition_523        |       and|   0|  0|    2|           1|           1|
    |icmp_ln122_fu_361_p2    |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln127_1_fu_747_p2  |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln127_fu_741_p2    |      icmp|   0|  0|   11|          11|           2|
    |r_V_71_fu_629_p2        |      lshr|   0|  0|  460|         137|         137|
    |r_V_fu_493_p2           |      lshr|   0|  0|  460|         137|         137|
    |or_ln125_fu_402_p2      |        or|   0|  0|   10|          10|           1|
    |or_ln127_fu_753_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln134_fu_706_p2      |        or|   0|  0|   10|          10|           1|
    |or_ln135_fu_953_p2      |        or|   0|  0|   10|          10|           1|
    |grp_fu_1211_p0          |    select|   0|  0|   22|           1|          22|
    |select_ln59_fu_677_p3   |    select|   0|  0|   19|           1|          19|
    |ush_3_fu_613_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_477_p3           |    select|   0|  0|   12|           1|          12|
    |val_1_fu_663_p3         |    select|   0|  0|   19|           1|          19|
    |val_fu_527_p3           |    select|   0|  0|   22|           1|          22|
    |r_V_70_fu_499_p2        |       shl|   0|  0|  460|         137|         137|
    |r_V_72_fu_635_p2        |       shl|   0|  0|  460|         137|         137|
    |shl_ln130_1_fu_1049_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln130_fu_812_p2     |       shl|   0|  0|   92|           8|          32|
    |shl_ln131_2_fu_1118_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln131_fu_828_p2     |       shl|   0|  0|   92|           8|          32|
    |shl_ln132_2_fu_866_p2   |       shl|   0|  0|  950|         256|         256|
    |shl_ln132_fu_848_p2     |       shl|   0|  0|   92|           8|          32|
    |shl_ln134_2_fu_994_p2   |       shl|   0|  0|  950|         256|         256|
    |shl_ln134_fu_898_p2     |       shl|   0|  0|   92|           8|          32|
    |shl_ln135_3_fu_1015_p2  |       shl|   0|  0|  950|         256|         256|
    |shl_ln135_fu_973_p2     |       shl|   0|  0|   92|           8|          32|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln131_fu_818_p2     |       xor|   0|  0|    6|           5|           6|
    |xor_ln134_fu_888_p2     |       xor|   0|  0|    6|           5|           6|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 7619|        2194|        2294|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  97|         20|    1|         20|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   10|         20|
    |em_address0                  |  43|          8|   11|         88|
    |em_d0                        |  31|          6|  256|       1536|
    |em_we0                       |  31|          6|   32|        192|
    |grp_fu_321_p0                |  14|          3|   64|        192|
    |grp_fu_321_p1                |  14|          3|   64|        192|
    |grp_fu_329_p1                |  14|          3|   64|        192|
    |i_146_fu_154                 |   9|          2|   10|         20|
    |j_151_fu_158                 |   9|          2|   32|         64|
    |match_val_address0           |  14|          3|   10|         30|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 321|         66|  558|       2554|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln130_1_reg_1326         |    2|   0|    5|          3|
    |add_ln135_4_reg_1391         |    1|   0|    5|          4|
    |and_ln127_reg_1315           |    1|   0|    1|          0|
    |ap_CS_fsm                    |   19|   0|   19|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |data_V_57_reg_1259           |   64|   0|   64|          0|
    |data_V_reg_1264              |   64|   0|   64|          0|
    |i_146_fu_154                 |   10|   0|   10|          0|
    |icmp_ln122_reg_1235          |    1|   0|    1|          0|
    |j_151_fu_158                 |   32|   0|   32|          0|
    |lshr_ln11_reg_1436           |   11|   0|   11|          0|
    |lshr_ln9_reg_1431            |   11|   0|   11|          0|
    |reg_338                      |   64|   0|   64|          0|
    |reg_343                      |   64|   0|   64|          0|
    |select_ln59_reg_1274         |   19|   0|   19|          0|
    |shl_ln124_1_reg_1239         |    9|   0|   10|          1|
    |shl_ln130_reg_1331           |   32|   0|   32|          0|
    |shl_ln131_reg_1341           |   32|   0|   32|          0|
    |shl_ln132_2_reg_1351         |  256|   0|  256|          0|
    |shl_ln132_reg_1346           |   32|   0|   32|          0|
    |shl_ln134_2_reg_1401         |  256|   0|  256|          0|
    |shl_ln134_reg_1371           |   32|   0|   32|          0|
    |shl_ln135_3_reg_1406         |  192|   0|  256|         64|
    |shl_ln135_reg_1396           |   24|   0|   32|          8|
    |sub_ln130_reg_1319           |   13|   0|   16|          3|
    |trunc_ln130_1_reg_1376       |   64|   0|   64|          0|
    |trunc_ln131_reg_1421         |   64|   0|   64|          0|
    |trunc_ln134_1_reg_1356       |   12|   0|   12|          0|
    |trunc_ln42_reg_1361          |    1|   0|    5|          4|
    |u_reg_1300                   |   64|   0|   64|          0|
    |v_reg_1305                   |   64|   0|   64|          0|
    |xor_ln131_reg_1336           |    5|   0|    5|          0|
    |xor_ln134_reg_1366           |    5|   0|    5|          0|
    |z_reg_1310                   |   64|   0|   64|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1587|   0| 1674|         87|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|grp_fu_750_p_din0   |  out|   64|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|grp_fu_750_p_din1   |  out|   64|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|grp_fu_750_p_dout0  |   in|   64|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|grp_fu_750_p_ce     |  out|    1|  ap_ctrl_hs|  estimate_Pipeline_VITIS_LOOP_122_1|  return value|
|em_address0         |  out|   11|   ap_memory|                                  em|         array|
|em_ce0              |  out|    1|   ap_memory|                                  em|         array|
|em_we0              |  out|   32|   ap_memory|                                  em|         array|
|em_d0               |  out|  256|   ap_memory|                                  em|         array|
|em_q0               |   in|  256|   ap_memory|                                  em|         array|
|em_address1         |  out|   11|   ap_memory|                                  em|         array|
|em_ce1              |  out|    1|   ap_memory|                                  em|         array|
|em_q1               |   in|  256|   ap_memory|                                  em|         array|
|p_read              |   in|   10|     ap_none|                              p_read|        scalar|
|match_val_address0  |  out|   10|   ap_memory|                           match_val|         array|
|match_val_ce0       |  out|    1|   ap_memory|                           match_val|         array|
|match_val_q0        |   in|    9|   ap_memory|                           match_val|         array|
|kp0_address0        |  out|   10|   ap_memory|                                 kp0|         array|
|kp0_ce0             |  out|    1|   ap_memory|                                 kp0|         array|
|kp0_q0              |   in|   64|   ap_memory|                                 kp0|         array|
|kp0_address1        |  out|   10|   ap_memory|                                 kp0|         array|
|kp0_ce1             |  out|    1|   ap_memory|                                 kp0|         array|
|kp0_q1              |   in|   64|   ap_memory|                                 kp0|         array|
|depth_address0      |  out|   19|   ap_memory|                               depth|         array|
|depth_ce0           |  out|    1|   ap_memory|                               depth|         array|
|depth_q0            |   in|   64|   ap_memory|                               depth|         array|
|kp1_address0        |  out|   10|   ap_memory|                                 kp1|         array|
|kp1_ce0             |  out|    1|   ap_memory|                                 kp1|         array|
|kp1_q0              |   in|   64|   ap_memory|                                 kp1|         array|
|kp1_address1        |  out|   10|   ap_memory|                                 kp1|         array|
|kp1_ce1             |  out|    1|   ap_memory|                                 kp1|         array|
|kp1_q1              |   in|   64|   ap_memory|                                 kp1|         array|
|j_157_out           |  out|   32|      ap_vld|                           j_157_out|       pointer|
|j_157_out_ap_vld    |  out|    1|      ap_vld|                           j_157_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

