Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jan 28 11:49:04 2026
| Host         : 24e206-10 running 64-bit AlmaLinux release 9.3 (Shamrock Pampas Cat)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_Bootloader_timing_summary_routed.rpt -pb CPU_Bootloader_timing_summary_routed.pb -rpx CPU_Bootloader_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_Bootloader
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEPT_SEG_CTRL/clock_segment/r_prst_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.805        0.000                      0                  485        0.130        0.000                      0                  485        3.750        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.805        0.000                      0                  485        0.130        0.000                      0                  485        3.750        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 BL/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UM/grid_ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.354ns (25.892%)  route 3.875ns (74.108%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.630     5.233    BL/clk_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  BL/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.419     5.652 r  BL/FSM_onehot_current_state_reg[7]/Q
                         net (fo=3, routed)           0.674     6.326    BL/FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.328     6.654 r  BL/tx_cycle_count[14]_i_4/O
                         net (fo=1, routed)           0.692     7.346    BL/tx_cycle_count[14]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.331     7.677 r  BL/tx_cycle_count[14]_i_2/O
                         net (fo=17, routed)          0.475     8.152    BL/tx_cycle_count[14]_i_2_n_0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  BL/FSM_sequential_etat_p[3]_i_4/O
                         net (fo=29, routed)          1.469     9.745    BL/b2w/grid_ram_reg
    SLICE_X5Y80          LUT5 (Prop_lut5_I1_O)        0.152     9.897 r  BL/b2w/grid_ram_reg_i_19/O
                         net (fo=3, routed)           0.565    10.462    UM/grid_ram_reg_0[4]
    RAMB18_X0Y32         RAMB18E1                                     r  UM/grid_ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560    14.982    UM/CLK
    RAMB18_X0Y32         RAMB18E1                                     r  UM/grid_ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.241    
                         clock uncertainty           -0.035    15.206    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.939    14.267    UM/grid_ram_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 BL/inst_uart_send/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.573ns (29.100%)  route 3.832ns (70.900%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.635     5.238    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  BL/inst_uart_send/cnt_reg[3]/Q
                         net (fo=3, routed)           1.010     6.666    BL/inst_uart_send/cnt[3]
    SLICE_X15Y81         LUT4 (Prop_lut4_I0_O)        0.327     6.993 f  BL/inst_uart_send/cnt[7]_i_4/O
                         net (fo=5, routed)           0.588     7.581    BL/inst_uart_send/cnt[7]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I4_O)        0.332     7.913 r  BL/inst_uart_send/cnt[9]_i_2__0/O
                         net (fo=3, routed)           0.719     8.632    BL/inst_uart_send/cnt[9]_i_2__0_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I3_O)        0.117     8.749 r  BL/inst_uart_send/cnt[7]_i_3/O
                         net (fo=5, routed)           0.834     9.583    BL/inst_uart_send/cnt1
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.378     9.961 r  BL/inst_uart_send/cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.682    10.643    BL/inst_uart_send/cnt[7]_i_1__0_n_0
    SLICE_X13Y83         FDRE                                         r  BL/inst_uart_send/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.517    14.940    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  BL/inst_uart_send/cnt_reg[7]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.632    14.549    BL/inst_uart_send/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 BL/inst_uart_send/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.573ns (29.846%)  route 3.697ns (70.154%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.635     5.238    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  BL/inst_uart_send/cnt_reg[3]/Q
                         net (fo=3, routed)           1.010     6.666    BL/inst_uart_send/cnt[3]
    SLICE_X15Y81         LUT4 (Prop_lut4_I0_O)        0.327     6.993 f  BL/inst_uart_send/cnt[7]_i_4/O
                         net (fo=5, routed)           0.588     7.581    BL/inst_uart_send/cnt[7]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I4_O)        0.332     7.913 r  BL/inst_uart_send/cnt[9]_i_2__0/O
                         net (fo=3, routed)           0.719     8.632    BL/inst_uart_send/cnt[9]_i_2__0_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I3_O)        0.117     8.749 r  BL/inst_uart_send/cnt[7]_i_3/O
                         net (fo=5, routed)           0.834     9.583    BL/inst_uart_send/cnt1
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.378     9.961 r  BL/inst_uart_send/cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.547    10.508    BL/inst_uart_send/cnt[7]_i_1__0_n_0
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.514    14.937    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[2]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X15Y81         FDRE (Setup_fdre_C_R)       -0.632    14.570    BL/inst_uart_send/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 BL/inst_uart_send/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.573ns (29.846%)  route 3.697ns (70.154%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.635     5.238    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  BL/inst_uart_send/cnt_reg[3]/Q
                         net (fo=3, routed)           1.010     6.666    BL/inst_uart_send/cnt[3]
    SLICE_X15Y81         LUT4 (Prop_lut4_I0_O)        0.327     6.993 f  BL/inst_uart_send/cnt[7]_i_4/O
                         net (fo=5, routed)           0.588     7.581    BL/inst_uart_send/cnt[7]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I4_O)        0.332     7.913 r  BL/inst_uart_send/cnt[9]_i_2__0/O
                         net (fo=3, routed)           0.719     8.632    BL/inst_uart_send/cnt[9]_i_2__0_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I3_O)        0.117     8.749 r  BL/inst_uart_send/cnt[7]_i_3/O
                         net (fo=5, routed)           0.834     9.583    BL/inst_uart_send/cnt1
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.378     9.961 r  BL/inst_uart_send/cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.547    10.508    BL/inst_uart_send/cnt[7]_i_1__0_n_0
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.514    14.937    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[3]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X15Y81         FDRE (Setup_fdre_C_R)       -0.632    14.570    BL/inst_uart_send/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 BL/inst_uart_send/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.573ns (29.846%)  route 3.697ns (70.154%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.635     5.238    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  BL/inst_uart_send/cnt_reg[3]/Q
                         net (fo=3, routed)           1.010     6.666    BL/inst_uart_send/cnt[3]
    SLICE_X15Y81         LUT4 (Prop_lut4_I0_O)        0.327     6.993 f  BL/inst_uart_send/cnt[7]_i_4/O
                         net (fo=5, routed)           0.588     7.581    BL/inst_uart_send/cnt[7]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I4_O)        0.332     7.913 r  BL/inst_uart_send/cnt[9]_i_2__0/O
                         net (fo=3, routed)           0.719     8.632    BL/inst_uart_send/cnt[9]_i_2__0_n_0
    SLICE_X14Y80         LUT4 (Prop_lut4_I3_O)        0.117     8.749 r  BL/inst_uart_send/cnt[7]_i_3/O
                         net (fo=5, routed)           0.834     9.583    BL/inst_uart_send/cnt1
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.378     9.961 r  BL/inst_uart_send/cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.547    10.508    BL/inst_uart_send/cnt[7]_i_1__0_n_0
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.514    14.937    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  BL/inst_uart_send/cnt_reg[4]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X15Y81         FDRE (Setup_fdre_C_R)       -0.632    14.570    BL/inst_uart_send/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 UC/Inst_Reg/R_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UT/equal_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.724ns (29.167%)  route 4.187ns (70.833%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.712     5.315    UC/Inst_Reg/CLK
    SLICE_X7Y80          FDCE                                         r  UC/Inst_Reg/R_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  UC/Inst_Reg/R_nn_reg/Q
                         net (fo=112, routed)         1.901     7.672    UT/Reg_File/sel_accu
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.152     7.824 r  UT/Reg_File/equal0_carry__0_i_3/O
                         net (fo=3, routed)           1.144     8.968    UT/Reg_File/data_out[13]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.326     9.294 r  UT/Reg_File/equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.294    UT/ALU/equal_reg_reg[0]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.752 r  UT/ALU/equal0_carry__0/CO[1]
                         net (fo=1, routed)           1.142    10.894    UC/CPU/equal_reg_reg_0[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.332    11.226 r  UC/CPU/equal_reg_i_1/O
                         net (fo=1, routed)           0.000    11.226    UT/equal_reg_reg_0
    SLICE_X6Y78          FDCE                                         r  UT/equal_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.591    15.014    UT/CLK
    SLICE_X6Y78          FDCE                                         r  UT/equal_reg_reg/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.077    15.331    UT/equal_reg_reg
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 UC/Inst_Reg/R_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UT/carry_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 2.507ns (43.127%)  route 3.306ns (56.873%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.712     5.315    UC/Inst_Reg/CLK
    SLICE_X7Y80          FDCE                                         r  UC/Inst_Reg/R_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  UC/Inst_Reg/R_nn_reg/Q
                         net (fo=112, routed)         1.218     6.989    UT/Reg_File/sel_accu
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.152     7.141 r  UT/Reg_File/equal0_carry_i_14/O
                         net (fo=3, routed)           0.721     7.862    UT/Reg_File/data_out[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.650 r  UT/Reg_File/Acc_reg_2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.650    UT/Reg_File/Acc_reg_2_reg[3]_i_3_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  UT/Reg_File/Acc_reg_2_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.764    UT/Reg_File/Acc_reg_2_reg[7]_i_3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  UT/Reg_File/Acc_reg_2_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.878    UT/Reg_File/Acc_reg_2_reg[11]_i_3_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  UT/Reg_File/Acc_reg_2_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.992    UT/Reg_File/Acc_reg_2_reg[15]_i_4_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.214 r  UT/Reg_File/carry_reg_reg_i_6/O[0]
                         net (fo=1, routed)           0.557     9.771    UC/Inst_Reg/p_0_in[16]
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.299    10.070 r  UC/Inst_Reg/carry_reg_i_5/O
                         net (fo=1, routed)           0.403    10.473    UC/Inst_Reg/carry_reg_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    10.597 r  UC/Inst_Reg/carry_reg_i_2/O
                         net (fo=1, routed)           0.407    11.004    UC/CPU/carry_reg
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    11.128 r  UC/CPU/carry_reg_i_1/O
                         net (fo=1, routed)           0.000    11.128    UT/carry_reg_reg_0
    SLICE_X5Y77          FDCE                                         r  UT/carry_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.589    15.012    UT/CLK
    SLICE_X5Y77          FDCE                                         r  UT/carry_reg_reg/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDCE (Setup_fdce_C_D)        0.031    15.283    UT/carry_reg_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 UC/Inst_Reg/R_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UT/Reg_File/Acc_reg_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.150ns (38.661%)  route 3.411ns (61.339%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.712     5.315    UC/Inst_Reg/CLK
    SLICE_X7Y80          FDCE                                         r  UC/Inst_Reg/R_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  UC/Inst_Reg/R_nn_reg/Q
                         net (fo=112, routed)         1.218     6.989    UT/Reg_File/sel_accu
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.152     7.141 r  UT/Reg_File/equal0_carry_i_14/O
                         net (fo=3, routed)           0.694     7.835    UT/Reg_File/data_out[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.638 r  UT/Reg_File/Acc_reg_2_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.638    UT/Reg_File/Acc_reg_2_reg[3]_i_4_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.755 r  UT/Reg_File/Acc_reg_2_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.755    UT/Reg_File/Acc_reg_2_reg[8]_i_3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.070 r  UT/Reg_File/Acc_reg_2_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.968    10.038    UC/Inst_Reg/Acc_reg_1_reg[12][3]
    SLICE_X4Y82          LUT5 (Prop_lut5_I3_O)        0.307    10.345 r  UC/Inst_Reg/Acc_reg_2[12]_i_1/O
                         net (fo=2, routed)           0.531    10.876    UT/Reg_File/Acc_reg_1_reg[15]_4[12]
    SLICE_X5Y81          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593    15.016    UT/Reg_File/CLK
    SLICE_X5Y81          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[12]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)       -0.067    15.189    UT/Reg_File/Acc_reg_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 BL/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UM/grid_ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.326ns (27.145%)  route 3.559ns (72.855%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.630     5.233    BL/clk_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  BL/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.419     5.652 r  BL/FSM_onehot_current_state_reg[7]/Q
                         net (fo=3, routed)           0.674     6.326    BL/FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.328     6.654 r  BL/tx_cycle_count[14]_i_4/O
                         net (fo=1, routed)           0.692     7.346    BL/tx_cycle_count[14]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.331     7.677 r  BL/tx_cycle_count[14]_i_2/O
                         net (fo=17, routed)          0.475     8.152    BL/tx_cycle_count[14]_i_2_n_0
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  BL/FSM_sequential_etat_p[3]_i_4/O
                         net (fo=29, routed)          1.097     9.373    BL/b2w/grid_ram_reg
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.124     9.497 r  BL/b2w/grid_ram_reg_i_23/O
                         net (fo=3, routed)           0.621    10.118    UM/grid_ram_reg_0[0]
    RAMB18_X0Y32         RAMB18E1                                     r  UM/grid_ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560    14.982    UM/CLK
    RAMB18_X0Y32         RAMB18E1                                     r  UM/grid_ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.241    
                         clock uncertainty           -0.035    15.206    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.469    UM/grid_ram_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 UC/Inst_Reg/R_nn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UT/neg_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.456ns (25.812%)  route 4.185ns (74.188%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.712     5.315    UC/Inst_Reg/CLK
    SLICE_X7Y80          FDCE                                         r  UC/Inst_Reg/R_nn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  UC/Inst_Reg/R_nn_reg/Q
                         net (fo=112, routed)         1.901     7.672    UT/Reg_File/sel_accu
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.152     7.824 f  UT/Reg_File/equal0_carry__0_i_3/O
                         net (fo=3, routed)           0.964     8.788    UT/Reg_File/data_out[13]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.326     9.114 r  UT/Reg_File/neg0_carry__0_i_2/O
                         net (fo=1, routed)           0.331     9.445    UT/ALU/neg_reg_reg[2]
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.843 r  UT/ALU/neg0_carry__0/CO[3]
                         net (fo=1, routed)           0.988    10.831    UC/CPU/neg_reg_reg_0[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  UC/CPU/neg_reg_i_1/O
                         net (fo=1, routed)           0.000    10.955    UT/neg_reg_reg_0
    SLICE_X6Y78          FDCE                                         r  UT/neg_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.591    15.014    UT/CLK
    SLICE_X6Y78          FDCE                                         r  UT/neg_reg_reg/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.081    15.335    UT/neg_reg_reg
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 BL/inst_uart_send/shift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/shift_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.568     1.487    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  BL/inst_uart_send/shift_reg[4]/Q
                         net (fo=1, routed)           0.087     1.715    BL/inst_uart_send/shift_reg_n_0_[4]
    SLICE_X12Y81         LUT4 (Prop_lut4_I3_O)        0.048     1.763 r  BL/inst_uart_send/shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    BL/inst_uart_send/shift[3]_i_1_n_0
    SLICE_X12Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.837     2.002    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X12Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[3]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X12Y81         FDSE (Hold_fdse_C_D)         0.133     1.633    BL/inst_uart_send/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BL/inst_uart_send/shift_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/shift_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.568     1.487    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X12Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDSE (Prop_fdse_C_Q)         0.164     1.651 r  BL/inst_uart_send/shift_reg[2]/Q
                         net (fo=1, routed)           0.049     1.700    BL/inst_uart_send/shift_reg_n_0_[2]
    SLICE_X13Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.745 r  BL/inst_uart_send/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    BL/inst_uart_send/shift[1]_i_1_n_0
    SLICE_X13Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.837     2.002    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X13Y81         FDSE (Hold_fdse_C_D)         0.092     1.592    BL/inst_uart_send/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BL/inst_uart_send/shift_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/shift_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.568     1.487    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X12Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDSE (Prop_fdse_C_Q)         0.164     1.651 r  BL/inst_uart_send/shift_reg[6]/Q
                         net (fo=1, routed)           0.050     1.701    BL/inst_uart_send/shift_reg_n_0_[6]
    SLICE_X13Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.746 r  BL/inst_uart_send/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    BL/inst_uart_send/shift[5]_i_1_n_0
    SLICE_X13Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.837     2.002    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[5]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X13Y81         FDSE (Hold_fdse_C_D)         0.092     1.592    BL/inst_uart_send/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 BL/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/w2b/word_dv_dly_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.565     1.484    BL/clk_IBUF_BUFG
    SLICE_X9Y78          FDCE                                         r  BL/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.625 r  BL/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.125     1.750    BL/w2b/Q[0]
    SLICE_X11Y78         FDCE                                         r  BL/w2b/word_dv_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.834     1.999    BL/w2b/clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  BL/w2b/word_dv_dly_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X11Y78         FDCE (Hold_fdce_C_D)         0.075     1.594    BL/w2b/word_dv_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BL/inst_uart_send/nbbits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/nbbits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.567     1.486    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  BL/inst_uart_send/nbbits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  BL/inst_uart_send/nbbits_reg[0]/Q
                         net (fo=4, routed)           0.120     1.748    BL/inst_uart_send/nbbits_reg_n_0_[0]
    SLICE_X12Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  BL/inst_uart_send/nbbits[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    BL/inst_uart_send/nbbits[1]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  BL/inst_uart_send/nbbits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.836     2.001    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  BL/inst_uart_send/nbbits_reg[1]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.120     1.619    BL/inst_uart_send/nbbits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 BL/inst_uart_send/shift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.568     1.487    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y81         FDSE                                         r  BL/inst_uart_send/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  BL/inst_uart_send/shift_reg[1]/Q
                         net (fo=1, routed)           0.095     1.724    BL/inst_uart_send/shift_reg_n_0_[1]
    SLICE_X15Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.769 r  BL/inst_uart_send/shift[0]_i_2/O
                         net (fo=1, routed)           0.000     1.769    BL/inst_uart_send/shift[0]_i_2_n_0
    SLICE_X15Y82         FDSE                                         r  BL/inst_uart_send/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.838     2.003    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y82         FDSE                                         r  BL/inst_uart_send/shift_reg[0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X15Y82         FDSE (Hold_fdse_C_D)         0.091     1.593    BL/inst_uart_send/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BL/inst_uart_send/nbbits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_send/nbbits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.567     1.486    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  BL/inst_uart_send/nbbits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  BL/inst_uart_send/nbbits_reg[0]/Q
                         net (fo=4, routed)           0.124     1.752    BL/inst_uart_send/nbbits_reg_n_0_[0]
    SLICE_X12Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  BL/inst_uart_send/nbbits[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    BL/inst_uart_send/nbbits[3]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  BL/inst_uart_send/nbbits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.836     2.001    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  BL/inst_uart_send/nbbits_reg[3]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121     1.620    BL/inst_uart_send/nbbits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BL/inst_uart_recv/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/inst_uart_recv/dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.571     1.490    BL/inst_uart_recv/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  BL/inst_uart_recv/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  BL/inst_uart_recv/shift_reg[3]/Q
                         net (fo=2, routed)           0.125     1.756    BL/inst_uart_recv/shift_reg_n_0_[3]
    SLICE_X8Y84          FDRE                                         r  BL/inst_uart_recv/dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.840     2.005    BL/inst_uart_recv/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BL/inst_uart_recv/dat_reg[3]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.076     1.579    BL/inst_uart_recv/dat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BL/inst_uart_recv/dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/b2w/byte_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.571     1.490    BL/inst_uart_recv/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BL/inst_uart_recv/dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  BL/inst_uart_recv/dat_reg[0]/Q
                         net (fo=1, routed)           0.110     1.764    BL/b2w/byte_reg_reg[7]_0[0]
    SLICE_X9Y83          FDCE                                         r  BL/b2w/byte_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.839     2.004    BL/b2w/clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  BL/b2w/byte_reg_reg[0]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X9Y83          FDCE (Hold_fdce_C_D)         0.070     1.573    BL/b2w/byte_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 BL/inst_uart_recv/dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BL/b2w/byte_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.571     1.490    BL/inst_uart_recv/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BL/inst_uart_recv/dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  BL/inst_uart_recv/dat_reg[1]/Q
                         net (fo=1, routed)           0.110     1.764    BL/b2w/byte_reg_reg[7]_0[1]
    SLICE_X9Y83          FDCE                                         r  BL/b2w/byte_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.839     2.004    BL/b2w/clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  BL/b2w/byte_reg_reg[1]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X9Y83          FDCE (Hold_fdce_C_D)         0.066     1.569    BL/b2w/byte_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    UM/grid_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X10Y77    BL/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y77    BL/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y77    BL/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y77    BL/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y78     BL/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y78     BL/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y77    BL/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y77    BL/FSM_onehot_current_state_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y81    BL/inst_uart_send/FIFO_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.585ns  (logic 4.467ns (46.606%)  route 5.118ns (53.394%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           0.616     2.193    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     2.317 r  LED_CTRL/sept_segment_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.644     2.960    LED_CTRL/sept_segment_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.923     6.008    sept_segment_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.585 r  sept_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.585    sept_segment[0]
    T10                                                               r  sept_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 4.679ns (49.502%)  route 4.773ns (50.498%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           0.876     2.453    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.148     2.601 r  LED_CTRL/sept_segment_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.452     3.053    LED_CTRL/sept_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.328     3.381 r  LED_CTRL/sept_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.510     5.891    sept_segment_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.452 r  sept_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.452    sept_segment[5]
    T11                                                               r  sept_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 4.440ns (47.017%)  route 5.004ns (52.983%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           0.876     2.453    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.124     2.577 r  LED_CTRL/sept_segment_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.498     3.075    LED_CTRL/sept_segment_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     3.199 r  LED_CTRL/sept_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.695     5.894    sept_segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.444 r  sept_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.444    sept_segment[3]
    K13                                                               r  sept_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.321ns (46.866%)  route 4.899ns (53.134%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           1.022     2.599    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124     2.723 r  LED_CTRL/sept_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942     5.665    sept_segment_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.221 r  sept_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.221    sept_segment[1]
    R10                                                               r  sept_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 4.424ns (50.486%)  route 4.338ns (49.514%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           1.123     2.700    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.124     2.824 r  LED_CTRL/sept_segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.161     2.985    LED_CTRL/sept_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  LED_CTRL/sept_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.119     5.228    sept_segment_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.762 r  sept_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.762    sept_segment[4]
    P15                                                               r  sept_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 4.377ns (49.990%)  route 4.378ns (50.010%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.497     1.015    SEPT_SEG_CTRL/cmp_mod4/AN_OBUF[0]
    SLICE_X6Y85          LUT1 (Prop_lut1_I0_O)        0.117     1.132 r  SEPT_SEG_CTRL/cmp_mod4/AN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.881     5.013    AN_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.742     8.755 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.755    AN[1]
    K2                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.427ns (52.058%)  route 4.077ns (47.942%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           0.445     2.022    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.813     2.958    LED_CTRL/sept_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     3.082 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.885     4.967    sept_segment_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.505 r  sept_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.505    sept_segment[6]
    L18                                                               r  sept_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.259ns (52.489%)  route 3.855ns (47.511%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.935     1.453    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_3/O
                         net (fo=9, routed)           0.830     2.407    LED_CTRL/sept_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.531 r  LED_CTRL/sept_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.090     4.621    sept_segment_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.114 r  sept_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.114    sept_segment[2]
    K16                                                               r  sept_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.071ns (60.415%)  route 2.668ns (39.585%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          2.668     3.186    AN_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         3.553     6.739 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.739    AN[0]
    U13                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SEPT_SEG_CTRL/cmp_mod4/cmp_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.679ns  (logic 1.477ns (40.134%)  route 2.203ns (59.866%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         2.203     3.679    SEPT_SEG_CTRL/cmp_mod4/rst_IBUF
    SLICE_X6Y86          FDCE                                         f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEPT_SEG_CTRL/cmp_mod4/cmp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.212ns (34.234%)  route 0.407ns (65.766%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.215     0.379    SEPT_SEG_CTRL/cmp_mod4/AN_OBUF[0]
    SLICE_X6Y85          LUT1 (Prop_lut1_I0_O)        0.048     0.427 r  SEPT_SEG_CTRL/cmp_mod4/AN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.192     0.619    SEPT_SEG_CTRL/cmp_mod4/AN_OBUF[1]
    SLICE_X6Y86          FDCE                                         r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SEPT_SEG_CTRL/cmp_mod4/cmp_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.244ns (21.294%)  route 0.904ns (78.706%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.904     1.148    SEPT_SEG_CTRL/cmp_mod4/rst_IBUF
    SLICE_X6Y86          FDCE                                         f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.418ns (65.207%)  route 0.757ns (34.793%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.757     0.921    AN_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.175 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.175    AN[0]
    U13                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.492ns (66.219%)  route 0.761ns (33.781%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.208     0.372    LED_CTRL/AN_OBUF[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.417 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.137     0.554    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.599 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.015    sept_segment_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.253 r  sept_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.253    sept_segment[6]
    L18                                                               r  sept_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.488ns (64.896%)  route 0.805ns (35.104%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.215     0.379    LED_CTRL/AN_OBUF[0]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.045     0.424 r  LED_CTRL/sept_segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.054     0.478    LED_CTRL/sept_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.523 r  LED_CTRL/sept_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.059    sept_segment_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.293 r  sept_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.293    sept_segment[4]
    P15                                                               r  sept_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.448ns (58.444%)  route 1.030ns (41.556%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.208     0.372    LED_CTRL/AN_OBUF[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.417 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.305     0.722    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.767 r  LED_CTRL/sept_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.517     1.284    sept_segment_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.478 r  sept_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.478    sept_segment[2]
    K16                                                               r  sept_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.505ns (56.227%)  route 1.172ns (43.773%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.344     0.508    LED_CTRL/AN_OBUF[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.553 r  LED_CTRL/sept_segment_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.050     0.604    LED_CTRL/sept_segment_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  LED_CTRL/sept_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.777     1.426    sept_segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.677 r  sept_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.677    sept_segment[3]
    K13                                                               r  sept_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.515ns (55.347%)  route 1.223ns (44.653%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.345     0.509    LED_CTRL/AN_OBUF[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.554 r  LED_CTRL/sept_segment_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.174     0.728    LED_CTRL/sept_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.773 r  LED_CTRL/sept_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.703     1.477    sept_segment_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.738 r  sept_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.738    sept_segment[5]
    T11                                                               r  sept_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.510ns (53.673%)  route 1.303ns (46.327%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.333     0.497    LED_CTRL/AN_OBUF[0]
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.542 r  LED_CTRL/sept_segment_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.082     0.624    LED_CTRL/sept_segment_OBUF[1]_inst_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.669 r  LED_CTRL/sept_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.888     1.557    sept_segment_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.814 r  sept_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.814    sept_segment[1]
    R10                                                               r  sept_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sept_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.531ns (53.638%)  route 1.324ns (46.362%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE                         0.000     0.000 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/C
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  SEPT_SEG_CTRL/cmp_mod4/cmp_reg/Q
                         net (fo=15, routed)          0.208     0.372    LED_CTRL/AN_OBUF[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.417 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.236     0.653    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.698 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.879     1.578    sept_segment_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.855 r  sept_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.855    sept_segment[0]
    T10                                                               r  sept_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.993ns  (logic 5.060ns (31.640%)  route 10.933ns (68.360%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          0.908    11.270    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           1.028    12.422    LED_CTRL/sept_segment_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.062    13.609    LED_CTRL/SEPT_SEG_CTRL/sel0[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.210    14.943    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124    15.067 r  LED_CTRL/sept_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.695    17.762    sept_segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    21.312 r  sept_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.312    sept_segment[3]
    K13                                                               r  sept_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.673ns  (logic 5.087ns (32.458%)  route 10.586ns (67.542%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          0.908    11.270    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           1.028    12.422    LED_CTRL/sept_segment_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.062    13.609    LED_CTRL/SEPT_SEG_CTRL/sel0[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.634    14.367    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124    14.491 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.923    17.414    sept_segment_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.991 r  sept_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.991    sept_segment[0]
    T10                                                               r  sept_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.633ns  (logic 5.065ns (32.403%)  route 10.567ns (67.597%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          0.908    11.270    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           1.028    12.422    LED_CTRL/sept_segment_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.062    13.609    LED_CTRL/SEPT_SEG_CTRL/sel0[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.597    14.330    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.124    14.454 r  LED_CTRL/sept_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.942    17.396    sept_segment_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    20.951 r  sept_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.951    sept_segment[1]
    R10                                                               r  sept_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.624ns  (logic 5.071ns (32.455%)  route 10.553ns (67.545%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          0.908    11.270    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           1.028    12.422    LED_CTRL/sept_segment_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.062    13.609    LED_CTRL/SEPT_SEG_CTRL/sel0[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.015    14.747    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124    14.871 r  LED_CTRL/sept_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.510    17.382    sept_segment_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.942 r  sept_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.942    sept_segment[5]
    T11                                                               r  sept_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.472ns  (logic 5.044ns (32.597%)  route 10.429ns (67.403%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          0.908    11.270    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           1.028    12.422    LED_CTRL/sept_segment_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.062    13.609    LED_CTRL/SEPT_SEG_CTRL/sel0[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.282    15.014    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    15.138 r  LED_CTRL/sept_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.119    17.257    sept_segment_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.791 r  sept_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.791    sept_segment[4]
    P15                                                               r  sept_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.917ns  (logic 5.047ns (33.837%)  route 9.869ns (66.163%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          1.078    11.440    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.124    11.564 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_11/O
                         net (fo=14, routed)          0.816    12.380    LED_CTRL/SEPT_SEG_CTRL/a0[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.124    12.504 r  LED_CTRL/sept_segment_OBUF[5]_inst_i_5/O
                         net (fo=15, routed)          1.249    13.753    LED_CTRL/SEPT_SEG_CTRL/a0[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.813    14.689    LED_CTRL/sept_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    14.813 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.885    16.698    sept_segment_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.235 r  sept_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.235    sept_segment[6]
    L18                                                               r  sept_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.913ns  (logic 5.003ns (33.549%)  route 9.910ns (66.451%))
  Logic Levels:           9  (LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.716     5.319    LED_CTRL/CLK
    SLICE_X2Y82          FDCE                                         r  LED_CTRL/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.837 r  LED_CTRL/led_reg_reg[13]/Q
                         net (fo=7, routed)           1.047     6.883    LED_CTRL/Q[13]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_23/O
                         net (fo=10, routed)          1.016     8.024    LED_CTRL/SEPT_SEG_CTRL/a0[9]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.148 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.969     9.116    LED_CTRL/sept_segment_OBUF[0]_inst_i_19_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_11/O
                         net (fo=13, routed)          0.998    10.238    LED_CTRL/SEPT_SEG_CTRL/a0[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_6/O
                         net (fo=15, routed)          0.908    11.270    LED_CTRL/SEPT_SEG_CTRL/a0[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.394 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           1.028    12.422    LED_CTRL/sept_segment_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  LED_CTRL/sept_segment_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           1.062    13.609    LED_CTRL/SEPT_SEG_CTRL/sel0[2]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  LED_CTRL/sept_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.792    14.524    LED_CTRL/sept_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    14.648 r  LED_CTRL/sept_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.090    16.738    sept_segment_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.231 r  sept_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.231    sept_segment[2]
    K16                                                               r  sept_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BL/inst_uart_send/shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.011ns (44.027%)  route 5.100ns (55.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.637     5.240    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X15Y82         FDSE                                         r  BL/inst_uart_send/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDSE (Prop_fdse_C_Q)         0.456     5.696 r  BL/inst_uart_send/shift_reg[0]/Q
                         net (fo=1, routed)           5.100    10.795    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.351 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.351    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 4.009ns (58.464%)  route 2.848ns (41.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.717     5.320    LED_CTRL/CLK
    SLICE_X3Y83          FDCE                                         r  LED_CTRL/led_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  LED_CTRL/led_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.848     8.624    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.176 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.176    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.976ns (59.873%)  route 2.665ns (40.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.717     5.320    LED_CTRL/CLK
    SLICE_X4Y84          FDCE                                         r  LED_CTRL/led_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  LED_CTRL/led_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.665     8.441    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.961 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.961    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.392ns (80.944%)  route 0.328ns (19.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    LED_CTRL/CLK
    SLICE_X3Y83          FDCE                                         r  LED_CTRL/led_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  LED_CTRL/led_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     1.987    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.238 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.238    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.416ns (77.958%)  route 0.400ns (22.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.600     1.519    LED_CTRL/CLK
    SLICE_X2Y84          FDCE                                         r  LED_CTRL/led_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  LED_CTRL/led_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.400     2.084    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.336 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.336    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.396ns (75.332%)  route 0.457ns (24.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.592     1.511    LED_CTRL/CLK
    SLICE_X0Y76          FDCE                                         r  LED_CTRL/led_reg_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  LED_CTRL/led_reg_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.457     2.109    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.364 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.364    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.396ns (74.429%)  route 0.480ns (25.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.594     1.513    LED_CTRL/CLK
    SLICE_X2Y78          FDCE                                         r  LED_CTRL/led_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  LED_CTRL/led_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.480     2.157    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.389 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.389    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.416ns (75.311%)  route 0.464ns (24.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.594     1.513    LED_CTRL/CLK
    SLICE_X2Y78          FDCE                                         r  LED_CTRL/led_reg_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  LED_CTRL/led_reg_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.464     2.142    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.394 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.394    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.412ns (73.277%)  route 0.515ns (26.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.592     1.511    LED_CTRL/CLK
    SLICE_X2Y76          FDCE                                         r  LED_CTRL/led_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  LED_CTRL/led_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.515     2.190    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.439 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.439    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.393ns (71.903%)  route 0.545ns (28.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.592     1.511    LED_CTRL/CLK
    SLICE_X0Y76          FDCE                                         r  LED_CTRL/led_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  LED_CTRL/led_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.545     2.197    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.449 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.449    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.420ns (72.938%)  route 0.527ns (27.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.592     1.511    LED_CTRL/CLK
    SLICE_X2Y76          FDCE                                         r  LED_CTRL/led_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  LED_CTRL/led_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.527     2.202    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.458 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.458    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.420ns (72.565%)  route 0.537ns (27.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.592     1.511    LED_CTRL/CLK
    SLICE_X2Y76          FDCE                                         r  LED_CTRL/led_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  LED_CTRL/led_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.537     2.212    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.468 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.468    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_CTRL/led_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.377ns (70.152%)  route 0.586ns (29.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.600     1.519    LED_CTRL/CLK
    SLICE_X0Y84          FDCE                                         r  LED_CTRL/led_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  LED_CTRL/led_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.586     2.246    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.482 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.482    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[14]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.391ns  (logic 1.477ns (19.977%)  route 5.915ns (80.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.915     7.391    LED_CTRL/rst_IBUF
    SLICE_X0Y76          FDCE                                         f  LED_CTRL/led_reg_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.590     5.013    LED_CTRL/CLK
    SLICE_X0Y76          FDCE                                         r  LED_CTRL/led_reg_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.391ns  (logic 1.477ns (19.977%)  route 5.915ns (80.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.915     7.391    LED_CTRL/rst_IBUF
    SLICE_X0Y76          FDCE                                         f  LED_CTRL/led_reg_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.590     5.013    LED_CTRL/CLK
    SLICE_X0Y76          FDCE                                         r  LED_CTRL/led_reg_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.391ns  (logic 1.477ns (19.977%)  route 5.915ns (80.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.915     7.391    LED_CTRL/rst_IBUF
    SLICE_X0Y76          FDCE                                         f  LED_CTRL/led_reg_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.590     5.013    LED_CTRL/CLK
    SLICE_X0Y76          FDCE                                         r  LED_CTRL/led_reg_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BL/inst_uart_send/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.271ns  (logic 1.630ns (22.413%)  route 5.641ns (77.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=234, routed)         4.959     6.435    BL/inst_uart_send/rst_IBUF
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.153     6.588 r  BL/inst_uart_send/cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.682     7.271    BL/inst_uart_send/cnt[7]_i_1__0_n_0
    SLICE_X13Y83         FDRE                                         r  BL/inst_uart_send/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.517     4.940    BL/inst_uart_send/clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  BL/inst_uart_send/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.792     7.268    LED_CTRL/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  LED_CTRL/led_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593     5.016    LED_CTRL/CLK
    SLICE_X2Y78          FDCE                                         r  LED_CTRL/led_reg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.792     7.268    LED_CTRL/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  LED_CTRL/led_reg_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593     5.016    LED_CTRL/CLK
    SLICE_X2Y78          FDCE                                         r  LED_CTRL/led_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.792     7.268    LED_CTRL/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  LED_CTRL/led_reg_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593     5.016    LED_CTRL/CLK
    SLICE_X2Y78          FDCE                                         r  LED_CTRL/led_reg_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.792     7.268    LED_CTRL/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  LED_CTRL/led_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593     5.016    LED_CTRL/CLK
    SLICE_X2Y78          FDCE                                         r  LED_CTRL/led_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UT/Reg_File/Acc_reg_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.792     7.268    UT/Reg_File/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  UT/Reg_File/Acc_reg_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593     5.016    UT/Reg_File/CLK
    SLICE_X3Y78          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UT/Reg_File/Acc_reg_2_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.792     7.268    UT/Reg_File/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  UT/Reg_File/Acc_reg_2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.593     5.016    UT/Reg_File/CLK
    SLICE_X3Y78          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.244ns (35.103%)  route 0.452ns (64.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.452     0.696    LED_CTRL/rst_IBUF
    SLICE_X1Y81          FDCE                                         f  LED_CTRL/led_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.868     2.033    LED_CTRL/CLK
    SLICE_X1Y81          FDCE                                         r  LED_CTRL/led_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UT/Reg_File/Acc_reg_2_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.244ns (34.236%)  route 0.470ns (65.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.470     0.714    UT/Reg_File/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  UT/Reg_File/Acc_reg_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.866     2.031    UT/Reg_File/CLK
    SLICE_X1Y79          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UT/Reg_File/Acc_reg_2_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.244ns (34.236%)  route 0.470ns (65.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.470     0.714    UT/Reg_File/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  UT/Reg_File/Acc_reg_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.866     2.031    UT/Reg_File/CLK
    SLICE_X1Y79          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UT/Reg_File/Acc_reg_2_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.244ns (34.236%)  route 0.470ns (65.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.470     0.714    UT/Reg_File/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  UT/Reg_File/Acc_reg_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.866     2.031    UT/Reg_File/CLK
    SLICE_X1Y79          FDCE                                         r  UT/Reg_File/Acc_reg_2_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.508%)  route 0.557ns (69.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.557     0.801    LED_CTRL/rst_IBUF
    SLICE_X3Y83          FDCE                                         f  LED_CTRL/led_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    LED_CTRL/CLK
    SLICE_X3Y83          FDCE                                         r  LED_CTRL/led_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.508%)  route 0.557ns (69.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.557     0.801    LED_CTRL/rst_IBUF
    SLICE_X3Y83          FDCE                                         f  LED_CTRL/led_reg_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    LED_CTRL/CLK
    SLICE_X3Y83          FDCE                                         r  LED_CTRL/led_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.508%)  route 0.557ns (69.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.557     0.801    LED_CTRL/rst_IBUF
    SLICE_X3Y83          FDCE                                         f  LED_CTRL/led_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    LED_CTRL/CLK
    SLICE_X3Y83          FDCE                                         r  LED_CTRL/led_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.508%)  route 0.557ns (69.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.557     0.801    LED_CTRL/rst_IBUF
    SLICE_X3Y83          FDCE                                         f  LED_CTRL/led_reg_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    LED_CTRL/CLK
    SLICE_X3Y83          FDCE                                         r  LED_CTRL/led_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.508%)  route 0.557ns (69.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.557     0.801    LED_CTRL/rst_IBUF
    SLICE_X2Y83          FDCE                                         f  LED_CTRL/led_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    LED_CTRL/CLK
    SLICE_X2Y83          FDCE                                         r  LED_CTRL/led_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_CTRL/led_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.508%)  route 0.557ns (69.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.557     0.801    LED_CTRL/rst_IBUF
    SLICE_X2Y83          FDCE                                         f  LED_CTRL/led_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    LED_CTRL/CLK
    SLICE_X2Y83          FDCE                                         r  LED_CTRL/led_reg_reg[5]/C





