=====
SETUP
27.563
13.905
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s3
4.474
4.932
i_tm1638/n110_s1
5.772
6.804
i_tm1638/tm_in_6_s10
8.302
9.124
i_tm1638/tm_rw_s5
9.939
10.971
i_tm1638/sio_stb_s5
10.977
12.003
i_tm1638/sio_stb_s0
13.905
=====
SETUP
28.762
12.706
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_2_s0
12.706
=====
SETUP
28.762
12.706
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_3_s0
12.706
=====
SETUP
28.762
12.706
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_4_s0
12.706
=====
SETUP
28.762
12.706
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_5_s0
12.706
=====
SETUP
29.018
12.093
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_1_s0
4.474
4.932
i_tm1638/n191_s4
5.770
6.802
i_tm1638/n188_s5
6.824
7.646
i_tm1638/n182_s4
8.476
9.102
i_tm1638/n178_s4
9.956
11.055
i_tm1638/n177_s3
11.061
12.093
i_tm1638/counter_18_s0
12.093
=====
SETUP
29.060
12.051
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n156_s97
7.419
8.451
i_tm1638/n156_s89
8.451
8.600
i_tm1638/n156_s94
9.099
9.901
i_tm1638/n156_s91
10.320
10.946
i_tm1638/n156_s90
10.952
12.051
i_tm1638/tm_in_1_s0
12.051
=====
SETUP
29.119
12.348
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n124_s77
6.735
7.537
i_tm1638/tm_latch_s11
7.962
9.061
i_tm1638/tm_latch_s12
9.551
10.650
i_tm1638/tm_latch_s8
10.986
12.012
i_tm1638/tm_latch_s0
12.348
=====
SETUP
29.143
11.968
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n154_s95
7.419
8.451
i_tm1638/n154_s88
8.451
8.600
i_tm1638/n154_s90
9.898
10.930
i_tm1638/n154_s89
10.936
11.968
i_tm1638/tm_in_3_s0
11.968
=====
SETUP
29.182
12.286
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_0_s0
12.286
=====
SETUP
29.182
12.286
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_1_s0
12.286
=====
SETUP
29.182
12.286
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_6_s0
12.286
=====
SETUP
29.210
11.901
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/index_0_s0
4.474
4.932
i_hackathon_top/i_7segment/n178_s32
5.363
6.395
i_hackathon_top/i_7segment/n179_s10
6.918
7.944
i_hackathon_top/i_7segment/abcdefgh_6_s16
8.387
9.486
i_tm1638/i_tm1638_regs/r_hex[6]_1_s0
11.901
=====
SETUP
29.210
11.901
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/index_0_s0
4.474
4.932
i_hackathon_top/i_7segment/n178_s32
5.363
6.395
i_hackathon_top/i_7segment/n179_s10
6.918
7.944
i_hackathon_top/i_7segment/abcdefgh_6_s16
8.387
9.486
i_tm1638/i_tm1638_regs/r_hex[1]_1_s0
11.901
=====
SETUP
29.228
11.883
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_1_s0
4.474
4.932
i_tm1638/n191_s4
5.770
6.802
i_tm1638/n188_s5
6.824
7.646
i_tm1638/n182_s4
8.476
9.102
i_tm1638/n181_s4
9.956
11.055
i_tm1638/n180_s3
11.061
11.883
i_tm1638/counter_15_s0
11.883
=====
SETUP
29.258
12.210
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_9_s0
4.474
4.932
i_tm1638/n128_s85
5.762
6.794
i_tm1638/n128_s82
7.598
8.630
i_tm1638/n128_s79
8.636
9.668
i_tm1638/instruction_step_5_s2
10.812
11.873
i_tm1638/instruction_step_5_s0
12.210
=====
SETUP
29.265
12.203
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.273
7.372
i_tm1638/tm_in_6_s9
8.698
9.797
i_tm1638/tm_in_6_s8
9.803
10.429
i_tm1638/tm_in_6_s5
10.434
11.495
i_tm1638/tm_in_7_s0
12.203
=====
SETUP
29.275
12.192
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_3_s1
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s7
5.354
6.453
i_tm1638/tm1638_sio/ctr_d_2_s5
6.469
7.501
i_tm1638/tm1638_sio/data_out_d_4_s7
8.328
9.354
i_tm1638/tm1638_sio/dio_out_s2
9.775
10.577
i_tm1638/tm1638_sio/dio_out_s0
12.192
=====
SETUP
29.341
11.770
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/index_0_s0
4.474
4.932
i_hackathon_top/i_7segment/n178_s32
5.363
6.395
i_hackathon_top/i_7segment/n179_s10
6.918
7.944
i_hackathon_top/i_7segment/abcdefgh_2_s16
8.387
9.486
i_tm1638/i_tm1638_regs/r_hex[0]_5_s0
11.770
=====
SETUP
29.354
11.757
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/index_0_s0
4.474
4.932
i_hackathon_top/i_7segment/n178_s32
5.363
6.395
i_hackathon_top/i_7segment/n179_s10
6.918
7.944
i_hackathon_top/i_7segment/abcdefgh_6_s16
8.387
9.486
i_tm1638/i_tm1638_regs/r_hex[7]_1_s0
11.757
=====
SETUP
29.354
11.757
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/index_0_s0
4.474
4.932
i_hackathon_top/i_7segment/n178_s32
5.363
6.395
i_hackathon_top/i_7segment/n179_s10
6.918
7.944
i_hackathon_top/i_7segment/abcdefgh_6_s16
8.387
9.486
i_tm1638/i_tm1638_regs/r_hex[5]_1_s0
11.757
=====
SETUP
29.358
11.753
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/index_0_s0
4.474
4.932
i_hackathon_top/i_7segment/n178_s32
5.363
6.395
i_hackathon_top/i_7segment/n179_s10
6.918
7.944
i_hackathon_top/i_7segment/abcdefgh_6_s16
8.387
9.486
i_tm1638/i_tm1638_regs/r_hex[0]_1_s0
11.753
=====
SETUP
29.358
11.753
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_9_s0
4.474
4.932
i_tm1638/n128_s85
5.762
6.794
i_tm1638/n128_s82
7.598
8.630
i_tm1638/n128_s79
8.636
9.668
i_tm1638/n128_s76
11.127
11.753
i_tm1638/instruction_step_0_s0
11.753
=====
SETUP
29.375
12.092
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_9_s0
4.474
4.932
i_tm1638/n128_s85
5.762
6.794
i_tm1638/n128_s82
7.598
8.630
i_tm1638/n128_s79
8.636
9.668
i_tm1638/instruction_step_3_s2
11.131
11.756
i_tm1638/instruction_step_3_s0
12.092
=====
SETUP
29.403
11.708
41.111
CLK_ibuf
0.000
4.230
i_hackathon_top/i_7segment/cnt_1_s0
4.474
4.932
i_hackathon_top/i_7segment/n51_s3
5.429
6.455
i_hackathon_top/i_7segment/n48_s3
6.880
7.979
i_hackathon_top/i_7segment/n41_s3
8.816
9.442
i_hackathon_top/i_7segment/n38_s3
9.453
10.255
i_hackathon_top/i_7segment/n37_s2
10.676
11.708
i_hackathon_top/i_7segment/cnt_18_s0
11.708
=====
HOLD
0.563
3.887
3.323
CLK_ibuf
0.000
3.126
i_reset_on_power_up/rst_r_s1
3.311
3.644
i_tm1638/reset_syn1_s0
3.887
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_5_s0
3.311
3.644
i_tm1638/n190_s3
3.647
4.019
i_tm1638/counter_5_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_9_s0
3.311
3.644
i_tm1638/n186_s3
3.647
4.019
i_tm1638/counter_9_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_19_s0
3.311
3.644
i_tm1638/n176_s3
3.647
4.019
i_tm1638/counter_19_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/i_7segment/cnt_0_s0
3.311
3.644
i_hackathon_top/i_7segment/n55_s2
3.647
4.019
i_hackathon_top/i_7segment/cnt_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/i_7segment/cnt_2_s0
3.311
3.644
i_hackathon_top/i_7segment/n53_s4
3.647
4.019
i_hackathon_top/i_7segment/cnt_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/i_7segment/cnt_16_s0
3.311
3.644
i_hackathon_top/i_7segment/n39_s2
3.647
4.019
i_hackathon_top/i_7segment/cnt_16_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_13_s0
0.185
0.518
i_lcd/n100_s2
0.520
0.892
i_lcd/H_PixelCount_13_s0
0.892
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_14_s1
0.185
0.518
i_lcd/n51_s1
0.521
0.893
i_lcd/V_PixelCount_14_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_3_s0
0.185
0.518
i_lcd/n110_s2
0.521
0.893
i_lcd/H_PixelCount_3_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_11_s0
0.185
0.518
i_lcd/n102_s2
0.521
0.893
i_lcd/H_PixelCount_11_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_1_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_1_s8
3.648
4.020
i_tm1638/tm1638_sio/sclk_q_1_s3
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_2_s1
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_2_s6
3.648
4.020
i_tm1638/tm1638_sio/sclk_q_2_s1
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_1_s0
3.311
3.644
i_tm1638/tm1638_sio/n61_s0
3.648
4.020
i_tm1638/tm1638_sio/ctr_q_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_8_s0
3.311
3.644
i_tm1638/n187_s3
3.648
4.020
i_tm1638/counter_8_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_11_s0
3.311
3.644
i_tm1638/n184_s3
3.648
4.020
i_tm1638/counter_11_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_13_s0
3.311
3.644
i_tm1638/n182_s3
3.648
4.020
i_tm1638/counter_13_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_18_s0
3.311
3.644
i_tm1638/n177_s3
3.648
4.020
i_tm1638/counter_18_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/i_7segment/cnt_3_s0
3.311
3.644
i_hackathon_top/i_7segment/n52_s2
3.648
4.020
i_hackathon_top/i_7segment/cnt_3_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/i_7segment/cnt_9_s0
3.311
3.644
i_hackathon_top/i_7segment/n46_s2
3.648
4.020
i_hackathon_top/i_7segment/cnt_9_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/i_7segment/cnt_11_s0
3.311
3.644
i_hackathon_top/i_7segment/n44_s2
3.648
4.020
i_hackathon_top/i_7segment/cnt_11_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_2_s1
0.185
0.518
i_lcd/n63_s3
0.523
0.895
i_lcd/V_PixelCount_2_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_4_s1
0.185
0.518
i_lcd/n61_s1
0.523
0.895
i_lcd/V_PixelCount_4_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_10_s1
0.185
0.518
i_lcd/n55_s1
0.523
0.895
i_lcd/V_PixelCount_10_s1
0.895
