* verilog结构
   * [generate](generate.md)
   * [过程结构initial,always与赋值](过程结构initial,always与赋值.md)
