{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "424d724b",
   "metadata": {},
   "outputs": [],
   "source": [
    "#To synthesize model and geenrate xclbin files, follow instructions in README. Jupyter notebook cannot be executed normally due to Vivado Y2K22 issue."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "204414dd",
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "invalid syntax (3170110345.py, line 10)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Input \u001b[0;32mIn [29]\u001b[0;36m\u001b[0m\n\u001b[0;31m    from 'lib/distilled_model' import *\u001b[0m\n\u001b[0m         ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m invalid syntax\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import h5py\n",
    "import os\n",
    "from random import shuffle\n",
    "import tensorflow as tf\n",
    "physical_devices = tf.config.list_physical_devices('GPU')\n",
    "tf.config.experimental.set_memory_growth(physical_devices[0], enable=True)\n",
    "import matplotlib.pyplot as plt\n",
    "import argparse\n",
    "from distilled_model import *\n",
    "from sklearn.model_selection import train_test_split\n",
    "from sklearn.preprocessing import StandardScaler\n",
    "from tensorflow.keras.callbacks import EarlyStopping, ReduceLROnPlateau\n",
    "import yaml\n",
    "import math\n",
    "import tqdm as notebook_tqdm\n",
    "import hls4ml\n",
    "import gc\n",
    "import gdown\n",
    "os.environ['CUDA_VISIBLE_DEVICES'] = '0'\n",
    "\n",
    "from hls4ml.model.profiling import numerical\n",
    "from hls4ml.converters import keras_to_hls\n",
    "from tensorflow.keras.utils    import to_categorical\n",
    "from tensorflow.keras.datasets import mnist\n",
    "from sklearn.datasets        import fetch_openml\n",
    "from sklearn.preprocessing   import LabelEncoder, StandardScaler\n",
    "import tensorflow        as tf\n",
    "import numpy             as np\n",
    "from tensorflow.keras.models       import Sequential\n",
    "from tensorflow.keras.optimizers   import Adam\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from tensorflow.keras.layers       import Activation, BatchNormalization, Flatten, MaxPool2D, Reshape\n",
    "from tensorflow.keras.layers       import Dense, Conv2D\n",
    "#import utils\n",
    "#from utils.callbacks import all_callbacks\n",
    "from qkeras.qlayers    import QDense, QActivation\n",
    "from qkeras            import QConv2D, QConv1D\n",
    "from qkeras.quantizers import quantized_bits, quantized_relu, quantized_tanh, binary_tanh\n",
    "from qkeras import *\n",
    "from tensorflow.keras.layers import *\n",
    "from tensorflow.keras.models import Model\n",
    "from tensorflow.keras.optimizers import *\n",
    "from tensorflow.keras.utils import to_categorical"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "113f287f",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Add vivado_hls and vitis_hls to path if needed\n",
    "os.environ['PATH'] = '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/bin:' + os.environ['PATH']\n",
    "os.environ['PATH'] = '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin:' + os.environ['PATH']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "adf538bc",
   "metadata": {},
   "outputs": [],
   "source": [
    "def post_process(results_dir, MODEL):\n",
    "    img = np.load('./data/02_scan_x256_y256_raw.npy')\n",
    "    img = np.transpose(img,(2,3,0,1))\n",
    "    data_r = np.copy(img)\n",
    "    data_r[data_r>1e3]=1e3\n",
    "    min_ = np.min(data_r)\n",
    "    max_ = np.max(data_r)\n",
    "\n",
    "    data_r = 1.0*(data_r-min_)/(max_-min_)\n",
    "\n",
    "    data_r = data_r.reshape(-1,1,124,124)\n",
    "    data_r_cut = data_r[:,:,2:122,2:122]\n",
    "    data_r_cut = data_r_cut.reshape(256,256,120,120)\n",
    "    X = data_r_cut.reshape(-1, 120,120)\n",
    "\n",
    "    # generate outputs/targets\n",
    "    dataset_h5 = h5py.File('./data/unbinned_results.h5','r+')\n",
    "    rots = np.array(dataset_h5['rotation'])\n",
    "    scal = np.array(dataset_h5['scale'])\n",
    "    y = np.concatenate((rots, scal), axis=1)\n",
    "    sc = StandardScaler()\n",
    "    _ = sc.fit(y)\n",
    "    base_8 = np.load('./data/base_8.npy', allow_pickle=1)\n",
    "\n",
    "    predictions = MODEL.predict(np.ascontiguousarray(X))\n",
    "    predictions = sc.inverse_transform(predictions)\n",
    "    predictions.shape\n",
    "    print('keras pred: ', predictions[1000])\n",
    "    print('actual:     ', y[1000])\n",
    "\n",
    "    rotation_, scale_ = predictions[:, 0:2], predictions[:, 2:]\n",
    "\n",
    "    mse = np.mean((y - predictions)**2)\n",
    "    print('model MSE on full dataset: ', mse)\n",
    "\n",
    "    #base=2,loss=0.024\n",
    "    j=0\n",
    "    list_new = []\n",
    "    fig,ax = plt.subplots(1,3,figsize=(20,10))\n",
    "    for i in range(2):\n",
    "        if np.sum(base_8[:,i]!=0):\n",
    "            j+=1\n",
    "            print(i)\n",
    "            list_new.append(i)\n",
    "            ax[i].title.set_text(str(i))\n",
    "            ax[i].imshow(base_8[:,i].reshape(256,256))\n",
    "    print('total activated channels: '+str(j))\n",
    "    ax[2].title.set_text('mean of the sample domain')\n",
    "    ax[2].imshow(np.mean(data_r_cut.reshape(256,256,-1),axis=2))\n",
    "    fig.savefig('./models/mlp_average_pool_12b/' + results_dir + '/fig.png')\n",
    "\n",
    "    fig,ax = plt.subplots(2,2,figsize = (10,10))\n",
    "    ax[0][0].imshow(rotation_[:,0].reshape(256,256))\n",
    "    ax[0][1].imshow(rotation_[:,1].reshape(256,256))\n",
    "    ax[1][0].hist(rotation_[:,0].reshape(-1),200)\n",
    "    ax[1][1].hist(rotation_[:,1].reshape(-1),200)\n",
    "    fig.savefig('./models/mlp_average_pool_12b/' + results_dir + '/rotation.png')\n",
    "\n",
    "    sample_base = base_8[:,1].reshape(256,256)\n",
    "    scale_0 = np.multiply(sample_base.reshape(256,256),scale_[:,0].reshape(256,256))\n",
    "    scale_1 = np.multiply(sample_base.reshape(256,256),scale_[:,3].reshape(256,256))\n",
    "\n",
    "    fig,ax = plt.subplots(2,2,figsize = (10,10))\n",
    "    clim0 = [1.14,1.19]\n",
    "    clim1 = [1.1,1.17]\n",
    "    ax[0][0].imshow(scale_0,clim=clim0)\n",
    "    ax[0][1].imshow(scale_1,clim=clim1)\n",
    "    ax[1][0].hist(scale_0.reshape(-1),200,range=clim0)\n",
    "    ax[1][1].hist(scale_1.reshape(-1),200,range=clim1)\n",
    "    fig.savefig('./models/mlp_average_pool_12b/' + results_dir + '/scale.png')\n",
    "\n",
    "    right_tri = np.sqrt(scale_0**2+scale_1**2).reshape(256,256)\n",
    "    np.save('./models/mlp_average_pool_12b/' + results_dir + '/right_triangle_mlp_average_pool_12b.npy', right_tri)\n",
    "    fig,ax = plt.subplots(1,2,figsize=(20,10))\n",
    "    clim=[1.59,1.65]\n",
    "    ax[0].imshow(right_tri,clim=clim)\n",
    "    ax[1].hist(right_tri.reshape(-1),200,range=clim)\n",
    "    fig.savefig('./models/mlp_average_pool_12b/' + results_dir + '/right_triangle.png')\n",
    "    \n",
    "def train_mlp():\n",
    "    history = MODEL.fit(X,y_scal,\n",
    "                    epochs=115,\n",
    "                    batch_size = 32,\n",
    "                    shuffle=True,\n",
    "                    validation_split = 0.2,)\n",
    "    \n",
    "    MODEL.save_weights(\"./models/mlp_average_pool_12b/model/model_weights.h5\")\n",
    "\n",
    "def train_mlp_large():\n",
    "    history = MODEL.fit(X,y_scal,\n",
    "                    epochs=100,\n",
    "                    batch_size = 32,\n",
    "                    shuffle=True,\n",
    "                    validation_split = 0.2,\n",
    "                    callbacks=callbacks)\n",
    "    MODEL.save_weights(\"./models/mlp_average_pool_12b/model/model_large_weights.h5\")\n",
    "\n",
    "    \n",
    "    \n",
    "\n",
    "def load_mlp():\n",
    "    MODEL.load_weights(\"./models/mlp_average_pool_12b/model/model_weights.h5\")\n",
    "    \n",
    "def load_mlp_large():\n",
    "    MODEL.load_weights(\"./models/mlp_average_pool_12b/model/model_large_weights.h5\")\n",
    "    \n",
    "def print_dict(d, indent=0):\n",
    "    align = 20\n",
    "    for key, value in d.items():\n",
    "        print('  ' * indent + str(key), end='')\n",
    "        if isinstance(value, dict):\n",
    "            print()\n",
    "            print_dict(value, indent+1)\n",
    "        else:\n",
    "            print(':' + ' ' * (20 - len(key) - 2 * indent) + str(value))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "b835c747",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "loading data...\n"
     ]
    }
   ],
   "source": [
    "print('loading data...')\n",
    "img = np.load('./data/02_scan_x256_y256_raw.npy')\n",
    "img = np.transpose(img,(2,3,0,1)) \n",
    "data_r = np.copy(img)\n",
    "data_r[data_r>1e3]=1e3\n",
    "min_ = np.min(data_r) \n",
    "max_ = np.max(data_r) \n",
    "data_r = 1.0*(data_r-min_)/(max_-min_)\n",
    "data_r = data_r.reshape(-1,1,124,124)\n",
    "data_r_cut = data_r[:,:,2:122,2:122] \n",
    "data_r_cut = data_r_cut.reshape(256,256,120,120) \n",
    "data_r_cut = np.rot90(data_r_cut)  \n",
    "X = data_r_cut.reshape(-1, 120,120)\n",
    "\n",
    "# generate outputs/targets\n",
    "dataset_h5 = h5py.File('./data/unbinned_results.h5','r+')\n",
    "rots = np.array(dataset_h5['rotation'])\n",
    "scal = np.array(dataset_h5['scale'])\n",
    "y = np.concatenate((rots, scal), axis=1)\n",
    "\n",
    "sc = StandardScaler()\n",
    "y_scal = sc.fit_transform(y)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "44ea4e68",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling QKeras Model...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-06-30 21:36:02.135714: I tensorflow/core/platform/cpu_feature_guard.cc:151] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2022-06-30 21:36:02.137858: I tensorflow/stream_executor/cuda/cuda_gpu_executor.cc:936] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero\n",
      "2022-06-30 21:36:02.138404: I tensorflow/stream_executor/cuda/cuda_gpu_executor.cc:936] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero\n",
      "2022-06-30 21:36:02.139028: I tensorflow/stream_executor/cuda/cuda_gpu_executor.cc:936] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero\n",
      "2022-06-30 21:36:02.467159: I tensorflow/stream_executor/cuda/cuda_gpu_executor.cc:936] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero\n",
      "2022-06-30 21:36:02.467654: I tensorflow/stream_executor/cuda/cuda_gpu_executor.cc:936] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero\n",
      "2022-06-30 21:36:02.468099: I tensorflow/stream_executor/cuda/cuda_gpu_executor.cc:936] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero\n",
      "2022-06-30 21:36:02.468538: I tensorflow/core/common_runtime/gpu/gpu_device.cc:1525] Created device /job:localhost/replica:0/task:0/device:GPU:0 with 11242 MB memory:  -> device: 0, name: NVIDIA GeForce RTX 3090, pci bus id: 0000:01:00.0, compute capability: 8.6\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 120, 120, 1)]     0         \n",
      "                                                                 \n",
      " average_pooling2d (AverageP  (None, 30, 30, 1)        0         \n",
      " ooling2D)                                                       \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 900)               0         \n",
      "                                                                 \n",
      " q_dense (QDense)            (None, 64)                57664     \n",
      "                                                                 \n",
      " batch_normalization (BatchN  (None, 64)               256       \n",
      " ormalization)                                                   \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 64)                0         \n",
      "                                                                 \n",
      " q_dense_1 (QDense)          (None, 32)                2080      \n",
      "                                                                 \n",
      " batch_normalization_1 (Batc  (None, 32)               128       \n",
      " hNormalization)                                                 \n",
      "                                                                 \n",
      " q_activation_1 (QActivation  (None, 32)               0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " q_dense_2 (QDense)          (None, 16)                528       \n",
      "                                                                 \n",
      " batch_normalization_2 (Batc  (None, 16)               64        \n",
      " hNormalization)                                                 \n",
      "                                                                 \n",
      " q_activation_2 (QActivation  (None, 16)               0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " q_dense_3 (QDense)          (None, 6)                 102       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 60,822\n",
      "Trainable params: 60,598\n",
      "Non-trainable params: 224\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "#Configure Training\n",
    "print('Compiling QKeras Model...')\n",
    "precision = 12\n",
    "MODEL = create_mlp_avg_pool(precision)\n",
    "optimizer = 'adam'\n",
    "loss = 'mse'\n",
    "\n",
    "stopping = EarlyStopping(monitor='val_loss',\n",
    "                             patience = 10)\n",
    "reduce_lr = ReduceLROnPlateau(monitor='val_loss', factor=0.5, patience=10,\n",
    "                                  mode='min', verbose=1, min_delta=0.001,\n",
    "                                  cooldown=4, min_lr=1e-5)\n",
    "callbacks=[\n",
    "        stopping,\n",
    "        reduce_lr,\n",
    "    ]\n",
    "\n",
    "MODEL.compile(optimizer=optimizer, loss=loss)\n",
    "MODEL.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "e33d6948",
   "metadata": {},
   "outputs": [],
   "source": [
    "load_mlp()\n",
    "#train_mlp()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "bc44e69a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Unable to save training history fig\n"
     ]
    }
   ],
   "source": [
    "# plot training history\n",
    "try:\n",
    "    plt.plot(history.history['loss'])\n",
    "    plt.plot(history.history['val_loss'])\n",
    "    plt.title('model accuracy')\n",
    "    plt.ylabel('loss')\n",
    "    plt.xlabel('epoch')\n",
    "    plt.legend(['training_loss', 'validation_loss'], loc='upper left')\n",
    "    plt.savefig('./models/mlp_average_pool_12b/keras_model_results/model.png')\n",
    "except:\n",
    "    print(\"Save failed\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "70b6ade5",
   "metadata": {},
   "source": [
    "## Keras Post-processing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "be79913a",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "import argparse\n",
    "import yaml"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "3ffe20ff",
   "metadata": {},
   "outputs": [],
   "source": [
    "results_dir = 'keras_model_results'\n",
    "post_process(results_dir, MODEL)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1eb8ccce",
   "metadata": {},
   "source": [
    "## Create HLS Model Config"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "59627311",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling HLS Model...\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: Input\n",
      "Layer name: average_pooling2d, layer type: AveragePooling2D\n",
      "Layer name: q_dense, layer type: QDense\n",
      "  -> Activation (linear), layer name: q_dense\n",
      "Layer name: batch_normalization, layer type: BatchNormalization\n",
      "Layer name: q_activation, layer type: QActivation\n",
      "  -> Activation (quantized_relu), layer name: q_activation\n",
      "Layer name: q_dense_1, layer type: QDense\n",
      "  -> Activation (linear), layer name: q_dense_1\n",
      "Layer name: batch_normalization_1, layer type: BatchNormalization\n",
      "Layer name: q_activation_1, layer type: QActivation\n",
      "  -> Activation (quantized_relu), layer name: q_activation_1\n",
      "Layer name: q_dense_2, layer type: QDense\n",
      "  -> Activation (linear), layer name: q_dense_2\n",
      "Layer name: batch_normalization_2, layer type: BatchNormalization\n",
      "Layer name: q_activation_2, layer type: QActivation\n",
      "  -> Activation (quantized_relu), layer name: q_activation_2\n",
      "Layer name: q_dense_3, layer type: QDense\n",
      "  -> Activation (linear), layer name: q_dense_3\n",
      "-----------------------------------\n",
      "OutputDir:           ./models/mlp_average_pool_12b/my-hls-test\n",
      "ProjectName:         myproject\n",
      "Backend:             VivadoAccelerator\n",
      "Part:                xcu250-figd2104-2L-e\n",
      "ClockPeriod:         5\n",
      "IOType:              io_stream\n",
      "HLSConfig\n",
      "  Model\n",
      "    ReuseFactor:     64\n",
      "    Strategy:        Resource\n",
      "    Precision:       ap_fixed<16,6>\n",
      "  LayerName\n",
      "    input_1\n",
      "      Precision\n",
      "        result:      ap_fixed<16,6>\n",
      "      Trace:         True\n",
      "      ReuseFactor:   64\n",
      "    average_pooling2d\n",
      "      Precision:     ap_fixed<16,6>\n",
      "      Trace:         True\n",
      "      ReuseFactor:   64\n",
      "    q_dense\n",
      "      Precision\n",
      "        weight:      ap_fixed<12,4>\n",
      "        bias:        ap_fixed<12,4>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_linear\n",
      "      Precision:     ap_fixed<16,6>\n",
      "      ReuseFactor:   64\n",
      "      table_size:    1024\n",
      "      table_t:       ap_fixed<18,8>\n",
      "      Trace:         True\n",
      "    batch_normalization\n",
      "      Precision\n",
      "        scale:       ap_fixed<16,6>\n",
      "        bias:        ap_fixed<16,8>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_activation\n",
      "      Precision\n",
      "        result:      ap_ufixed<12,3>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_activation_quantized_relu\n",
      "      Precision\n",
      "        result:      ap_ufixed<12,3>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_1\n",
      "      Precision\n",
      "        weight:      ap_fixed<12,4>\n",
      "        bias:        ap_fixed<12,4>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_1_linear\n",
      "      Precision:     ap_fixed<16,6>\n",
      "      ReuseFactor:   64\n",
      "      table_size:    1024\n",
      "      table_t:       ap_fixed<18,8>\n",
      "      Trace:         True\n",
      "    batch_normalization_1\n",
      "      Precision\n",
      "        scale:       ap_fixed<16,6>\n",
      "        bias:        ap_fixed<16,6>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_activation_1\n",
      "      Precision\n",
      "        result:      ap_ufixed<12,3>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_activation_1_quantized_relu\n",
      "      Precision\n",
      "        result:      ap_ufixed<12,3>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_2\n",
      "      Precision\n",
      "        weight:      ap_fixed<12,4>\n",
      "        bias:        ap_fixed<12,4>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_2_linear\n",
      "      Precision:     ap_fixed<16,6>\n",
      "      ReuseFactor:   64\n",
      "      table_size:    1024\n",
      "      table_t:       ap_fixed<18,8>\n",
      "      Trace:         True\n",
      "    batch_normalization_2\n",
      "      Precision\n",
      "        scale:       ap_fixed<16,6>\n",
      "        bias:        ap_fixed<16,6>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_activation_2\n",
      "      Precision\n",
      "        result:      ap_ufixed<12,3>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_activation_2_quantized_relu\n",
      "      Precision\n",
      "        result:      ap_ufixed<12,3>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_3\n",
      "      Precision\n",
      "        weight:      ap_fixed<12,4>\n",
      "        bias:        ap_fixed<12,4>\n",
      "      ReuseFactor:   64\n",
      "      Trace:         True\n",
      "    q_dense_3_linear\n",
      "      Precision:     ap_fixed<16,6>\n",
      "      ReuseFactor:   64\n",
      "      table_size:    1024\n",
      "      table_t:       ap_fixed<18,8>\n",
      "      Trace:         True\n",
      "  IOType:            io_stream\n",
      "  OutputDir:         ./models/mlp_average_pool_12b/my-hls-test\n",
      "AcceleratorConfig\n",
      "  Board:             alveo-u250\n",
      "  Interface:         axi_stream\n",
      "  Driver:            python\n",
      "  Precision\n",
      "    Input:           float\n",
      "    Output:          float\n",
      "  Platform:          xilinx_u250_gen3x16_xdma_4_1_202210_1\n",
      "KerasModel:          <keras.engine.functional.Functional object at 0x7f3610042520>\n",
      "-----------------------------------\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 120, 120, 1]], output shape: [None, 120, 120, 1]\n",
      "Layer name: average_pooling2d, layer type: AveragePooling2D, input shapes: [[None, 120, 120, 1]], output shape: [None, 30, 30, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 30, 30, 1]], output shape: [None, 900]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 900]], output shape: [None, 64]\n",
      "Layer name: batch_normalization, layer type: BatchNormalization, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 32]\n",
      "Layer name: batch_normalization_1, layer type: BatchNormalization, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_2, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 16]\n",
      "Layer name: batch_normalization_2, layer type: BatchNormalization, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: q_dense_3, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 6]\n",
      "Creating HLS model\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_dense\". Using ReuseFactor=60 instead. Valid ReuseFactor(s): 1,2,3,4,5,6,9,10,12,15,18,20,25,30,36,45,50,60,75,90,100,150,180,225,300,450,900,1800,3600,7200,14400,28800,57600.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_dense_3\". Using ReuseFactor=48 instead. Valid ReuseFactor(s): 1,2,4,8,16,32,48,96.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_dense\". Using ReuseFactor=60 instead. Valid ReuseFactor(s): 1,2,3,4,5,6,9,10,12,15,18,20,25,30,36,45,50,60,75,90,100,150,180,225,300,450,900,1800,3600,7200,14400,28800,57600.\n",
      "WARNING: Invalid ReuseFactor=64 in layer \"q_dense_3\". Using ReuseFactor=48 instead. Valid ReuseFactor(s): 1,2,4,8,16,32,48,96.\n",
      "Writing HLS project\n",
      "Done\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "#For FIFO Optimization\n",
    "#hls4ml.model.optimizer.get_optimizer('vivado:fifo_depth_optimization').configure(profiling_fifo_depth=100_000)\n",
    "\n",
    "print('Compiling HLS Model...')\n",
    "OUTPUT_DIR = './models/mlp_average_pool_12b/my-hls-test'\n",
    "PART = 'xcu250-figd2104-2L-e'\n",
    "IO_TYPE = 'io_stream'\n",
    "\n",
    "def config_mlp():\n",
    "    config = hls4ml.utils.config_from_keras_model(MODEL, granularity='name')\n",
    "    REUSE_FACTOR = 64\n",
    "    config['Model'] = {}\n",
    "    config['Model']['ReuseFactor'] = REUSE_FACTOR\n",
    "    #config['XilinxPart'] = PART\n",
    "    config['IOType'] = IO_TYPE\n",
    "    #config['Flows'] = ['vivado:fifo_depth_optimization']\n",
    "    # config['SkipOptimizers'] = ['reshape_stream']\n",
    "    config['SkipOptimizers']= ['relu_merge']\n",
    "    config['Model']['Strategy'] = 'Resource'\n",
    "    config['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "    config['OutputDir'] = './models/mlp_average_pool_12b/my-hls-test'\n",
    "\n",
    "    for layer in config['LayerName'].keys():\n",
    "        config['LayerName'][layer]['Trace'] = True\n",
    "        config['LayerName'][layer]['ReuseFactor'] = REUSE_FACTOR\n",
    "\n",
    "    config['LayerName']['q_dense']['Precision']['weight'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense']['Precision']['bias'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense_1']['Precision']['weight'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense_1']['Precision']['bias'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense_2']['Precision']['weight'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense_2']['Precision']['bias'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense_3']['Precision']['weight'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['q_dense_3']['Precision']['bias'] = 'ap_fixed<12,4>'\n",
    "    config['LayerName']['batch_normalization']['Precision']['bias'] = 'ap_fixed<16,8>'\n",
    "    return config\n",
    "\n",
    "    \n",
    "def config_mlp_large():\n",
    "    config = hls4ml.utils.config_from_keras_model(MODEL, granularity='name')\n",
    "    REUSE_FACTOR = 128\n",
    "    config['Model'] = {}\n",
    "    config['Model']['ReuseFactor'] = REUSE_FACTOR\n",
    "    #config['XilinxPart'] = PART\n",
    "    config['IOType'] = IO_TYPE\n",
    "    #config['Flows'] = ['vivado:fifo_depth_optimization']\n",
    "    # config['SkipOptimizers'] = ['reshape_stream']\n",
    "    config['SkipOptimizers']= ['relu_merge']\n",
    "    config['Model']['Strategy'] = 'Resource'\n",
    "    config['Model']['Precision'] = 'ap_fixed<16,6, AP_RND, AP_SAT>'\n",
    "    config['OutputDir'] = './models/mlp_average_pool_12b/my-hls-test'\n",
    "\n",
    "    for layer in config['LayerName'].keys():\n",
    "        config['LayerName'][layer]['Trace'] = True\n",
    "        config['LayerName'][layer]['ReuseFactor'] = REUSE_FACTOR\n",
    "\n",
    "    config['LayerName']['q_dense']['Precision']['weight'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense']['Precision']['bias'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_1']['Precision']['weight'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_1']['Precision']['bias'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_2']['Precision']['weight'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_2']['Precision']['bias'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_3']['Precision']['weight'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_3']['Precision']['bias'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_4']['Precision']['weight'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    config['LayerName']['q_dense_4']['Precision']['bias'] = 'ap_fixed<12,4, AP_RND, AP_SAT>'\n",
    "    return config\n",
    "\n",
    "\n",
    "\n",
    "config = config_mlp()\n",
    "\n",
    "\n",
    "BOARD = 'alveo-u250'\n",
    "CLOCK_PERIOD = 2\n",
    "BACKEND = 'VivadoAccelerator'\n",
    "\n",
    "cfg = hls4ml.converters.create_config(board=BOARD, clock_period= CLOCK_PERIOD, part=PART, backend=BACKEND)\n",
    "cfg['HLSConfig'] = config\n",
    "cfg['AcceleratorConfig']['Driver']    = 'python'\n",
    "cfg['AcceleratorConfig']['Board']     = BOARD\n",
    "cfg['AcceleratorConfig']['Interface'] = 'axi_stream'\n",
    "#cfg['AcceleratorConfig']['Interface'] = 'axi_lite'\n",
    "#cfg['AcceleratorConfig']['Interface'] = 'axi_master'\n",
    "cfg['AcceleratorConfig']['Precision']['Input']  = 'float'\n",
    "cfg['AcceleratorConfig']['Precision']['Output'] = 'float'\n",
    "cfg['AcceleratorConfig']['Platform'] = 'xilinx_u250_gen3x16_xdma_4_1_202210_1'\n",
    "cfg['IOType']= 'io_stream'\n",
    "cfg['KerasModel'] = MODEL\n",
    "cfg['OutputDir'] ='./models/mlp_average_pool_12b/my-hls-test'\n",
    "\n",
    "print(\"-----------------------------------\")\n",
    "print_dict(cfg)\n",
    "print(\"-----------------------------------\")\n",
    "\n",
    "HLS_MODEL = hls4ml.converters.keras_to_hls(cfg)\n",
    "HLS_MODEL.compile()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "afc977c0",
   "metadata": {},
   "source": [
    "## HLS Post-processing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "c9d25fdb",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "results_dir = 'hls_model_results'\n",
    "post_process(results_dir, HLS_MODEL)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b0536ea",
   "metadata": {},
   "source": [
    "## Profiling to Compare Layer Outputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "5f4e2d26",
   "metadata": {},
   "outputs": [],
   "source": [
    "print('Saving profiling figures...')\n",
    "X_test = np.ascontiguousarray(X)\n",
    "%matplotlib inline\n",
    "plots = hls4ml.model.profiling.numerical(model=MODEL, hls_model = HLS_MODEL, X=X_test[0:100])\n",
    "for i, plot in enumerate(plots):\n",
    "    plot.savefig(f'./models/mlp_average_pool_12b/profiling/profiling_{i}.png')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "f2c8f091",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Trace Model\n",
    "keras_trace = hls4ml.model.profiling.get_ymodel_keras(MODEL, X_test[0:100])\n",
    "y_hls, hls4ml_trace = HLS_MODEL.trace(X_test[0:100])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "f546c06f",
   "metadata": {},
   "outputs": [],
   "source": [
    "for layer in hls4ml_trace.keys():\n",
    "            plt.figure()\n",
    "            klayer = layer\n",
    "            if '_alpha' in layer:\n",
    "                klayer = layer.replace('_alpha', '')\n",
    "            plt.scatter(hls4ml_trace[layer].flatten(), keras_trace[klayer].flatten(), s=0.2)\n",
    "            min_x = min(np.amin(hls4ml_trace[layer]), np.amin(keras_trace[klayer]))\n",
    "            max_x = max(np.amax(hls4ml_trace[layer]), np.amax(keras_trace[klayer]))\n",
    "            plt.plot([min_x, max_x], [min_x, max_x], c='gray')\n",
    "            plt.xlabel('hls4ml {}'.format(layer))\n",
    "            plt.ylabel('QKeras {}'.format(klayer))\n",
    "            plt.savefig(os.path.join('./models/mlp_average_pool_12b/profiling/', 'profiling_{}.png'.format(layer)), dpi=300)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "6be3966d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "4242"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "del img\n",
    "del data_r\n",
    "del data_r_cut\n",
    "del X\n",
    "del dataset_h5\n",
    "del rots\n",
    "del scal\n",
    "del y\n",
    "del sc\n",
    "del y_scal\n",
    "gc.collect()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0156020d",
   "metadata": {},
   "source": [
    "## Synthesize and Generate RTL for HLS Model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "0641c10e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# To build normally\n",
    "HLS_MODEL.build(reset=False, csim=True, cosim=True, validation=True, synth=True, vsynth=True, export=True)\n",
    "\n",
    "# # To build normally and generate bitfile\n",
    "# HLS_MODEL.build(reset=False, csim=False, synth=True, cosim=False, validation=False, export=True, vsynth=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58a184bc",
   "metadata": {},
   "source": [
    "## Build xclbin for deployment"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "bcdc1266",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Autocomplete enabled for the xbutil command\n",
      "Autocomplete enabled for the xbmgmt command\n",
      "XILINX_XRT        : /opt/xilinx/xrt\n",
      "PATH              : /opt/xilinx/xrt/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin:/home/ferroelectric/Xilinx_2020/Vivado/2020.1/bin:/home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin:/home/ferroelectric/anaconda3/bin:/home/ferroelectric/anaconda3/condabin:/home/ferroelectric/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin\n",
      "LD_LIBRARY_PATH   : /opt/xilinx/xrt/lib:\n",
      "PYTHONPATH        : /opt/xilinx/xrt/python:\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable myproject\n",
      "## set myproject \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xcu250-figd2104-2L-e\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${myproject}_vivado_accelerator -part ${part} -force\n",
      "# set_property  ip_repo_paths  ${myproject}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip'.\n",
      "# add_files -scan_for_includes {src/krnl_rtl_int.sv src/krnl_rtl_axi_read_master.sv src/krnl_rtl_counter.sv src/myproject_kernel.v src/krnl_rtl_axi_write_master.sv src/krnl_rtl_control_s_axi.v}\n",
      "# import_files {src/krnl_rtl_int.sv src/krnl_rtl_axi_read_master.sv src/krnl_rtl_counter.sv src/myproject_kernel.v src/krnl_rtl_axi_write_master.sv src/krnl_rtl_control_s_axi.v}\n",
      "# create_ip -vlnv xilinx.com:hls:${myproject}_axi:1.0 -module_name myproject_axi_0\n",
      "# ipx::package_project -root_dir hls4ml_IP -vendor fastmachinelearning.org -library hls4ml -taxonomy /UserIP -import_files -set_current false\n",
      "WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_gmem' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'.\n",
      "WARNING: [IP_Flow 19-3158] Bus Interface 'm_axi_gmem': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.\n",
      "WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.\n",
      "WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.\n",
      "WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.\n",
      "INFO: [IP_Flow 19-2181] Payment Required is not set for this core.\n",
      "INFO: [IP_Flow 19-2187] The Product Guide file is missing.\n",
      "# ipx::unload_core hls4ml_IP/component.xml\n",
      "# ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory hls4ml_IP hls4ml_IP/component.xml\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip'.\n",
      "INFO: [IP_Flow 19-795] Syncing license key meta-data\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/hls4ml_IP/src/krnl_rtl_control_s_axi.v:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/hls4ml_IP/src/myproject_kernel.v:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/hls4ml_IP/src/krnl_rtl_axi_read_master.sv:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/hls4ml_IP/src/krnl_rtl_axi_write_master.sv:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/hls4ml_IP/src/krnl_rtl_counter.sv:]\n",
      "WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/hls4ml_IP/src/krnl_rtl_int.sv:]\n",
      "# ipx::associate_bus_interfaces -busif m_axi_gmem -clock ap_clk [ipx::current_core]\n",
      "INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_gmem'.\n",
      "# ipx::associate_bus_interfaces -busif s_axi_control -clock ap_clk [ipx::current_core]\n",
      "# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces ap_clk -of_objects [ipx::current_core]]\n",
      "# set_property value_resolve_type user [ipx::get_bus_parameters -of [::ipx::get_bus_interfaces -of [ipx::current_core] *clk*] \"FREQ_HZ\"]\n",
      "# ipx::add_register CTRL [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register GIER [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register IP_IER [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register IP_ISR [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register fifo_in [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register fifo_out [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register length_r_in [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# ipx::add_register length_r_out [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]\n",
      "# set_property Description \"Control Signals\" [ipx::get_registers CTRL -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x000 [ipx::get_registers CTRL -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers CTRL -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"Global Interrupt Enable Register\" [ipx::get_registers GIER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x004 [ipx::get_registers GIER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers GIER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"IP Interrupt Enable Register\" [ipx::get_registers IP_IER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x008 [ipx::get_registers IP_IER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers IP_IER -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"IP Interrupt Status Register\" [ipx::get_registers IP_ISR -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x00C [ipx::get_registers IP_ISR -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers IP_ISR -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"fifo_in pointer argument\" [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x010 [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 64 [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"fifo_out pointer argument\" [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x01C [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 64 [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"length_r_in value\" [ipx::get_registers length_r_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x028 [ipx::get_registers length_r_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers length_r_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Description \"length_r_out value\" [ipx::get_registers length_r_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Address_Offset 0x030 [ipx::get_registers length_r_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Size 32 [ipx::get_registers length_r_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# ipx::add_register_parameter ASSOCIATED_BUSIF [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# ipx::add_register_parameter ASSOCIATED_BUSIF [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]\n",
      "# set_property Value m_axi_gmem [ipx::get_register_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_registers fifo_in -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]]\n",
      "# set_property Value m_axi_gmem [ipx::get_register_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_registers fifo_out -of_objects [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps s_axi_control -of_objects [ipx::current_core]]]]]\n",
      "# set core [ipx::current_core]\n",
      "# set_property xpm_libraries {XPM_CDC XPM_MEMORY XPM_FIFO} $core\n",
      "# set_property sdx_kernel true $core\n",
      "# set_property sdx_kernel_type rtl $core\n",
      "# set_property core_revision 2 [ipx::current_core]\n",
      "# ipx::update_source_project_archive -component [ipx::current_core]\n",
      "# ipx::create_xgui_files [ipx::current_core]\n",
      "# ipx::update_checksums [ipx::current_core]\n",
      "# ipx::save_core [ipx::current_core]\n",
      "# ipx::check_integrity -quiet [ipx::current_core]\n",
      "# ipx::archive_core hls4ml_IP/fastmachinelearning.org_hls4ml_krnl_rtl_1.0.zip [ipx::current_core]\n",
      "# current_project project_1\n",
      "# package_xo  -force -xo_path xo_files/${myproject}_kernel.xo -kernel_name krnl_rtl -ip_directory hls4ml_IP\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.\n",
      "WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.\n",
      "INFO: [IP_Flow 19-2181] Payment Required is not set for this core.\n",
      "INFO: [IP_Flow 19-2187] The Product Guide file is missing.\n",
      "INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.\n",
      "WARNING: [Vivado 12-7038] The bus parameter 'ap_clk.FREQ_HZ' has been detected in the kernel IP 'krnl_rtl'. This may cause validation errors in v++ if a target platform has a different default kernel clock frequency. If validation errors do occur in v++, please edit and re-generate the kernel IP 'krnl_rtl' to remove the bus parameter 'ap_clk.FREQ_HZ'\n",
      "WARNING: [Common 17-1525] IP definition with the same IP name already exists in XO container. Will overwrite the existing IP definition.\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 21:37:36 2022...\n",
      "Option Map File Used: '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link\n",
      "\tLog files: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link\n",
      "INFO: [v++ 60-1657] Initializing dispatch client.\n",
      "Running Dispatch Server on port:41901\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin.link_summary, at Thu Jun 30 21:37:51 2022\n",
      "INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jun 30 21:37:51 2022\n",
      "Running Rule Check Server on port:44989\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html', at Thu Jun 30 21:37:52 2022\n",
      "INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u250_xdma_201830_2/hw/xilinx_u250_xdma_201830_2.dsa'\n",
      "INFO: [v++ 60-1302] Platform 'xilinx_u250_xdma_201830_2.xpfm' has been explicitly enabled for this release.\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_u250_xdma_201830_2\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [21:37:58] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --target hw --output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int --temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jun 30 21:37:59 2022\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xo_files/myproject_kernel.xo\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [21:37:59] build_xd_ip_db started: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/xilinx_u250_xdma_201830_2.hpfm -clkid 0 -ip /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/iprepo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0,krnl_rtl -o /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-37] [21:38:01] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1420.258 ; gain = 0.000 ; free physical = 30088 ; free virtual = 84308\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [21:38:01] cfgen started: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/cfgen -dmclkid 0 -r /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: krnl_rtl, num: 1  {krnl_rtl_1}\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_rtl_1.fifo_in to DDR[0]\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_rtl_1.fifo_out to DDR[0]\n",
      "INFO: [SYSTEM_LINK 82-37] [21:38:03] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1420.258 ; gain = 0.000 ; free physical = 30084 ; free virtual = 84305\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [21:38:03] cf2bd started: /home/ferroelectric/Xilinx_2020/Vitis/2020.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.xsd --temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link --output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int --target_bd pfm_dynamic.bd\n",
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/sys_link/_sysl/.xsd\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [SYSTEM_LINK 82-37] [21:38:05] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1420.258 ; gain = 0.000 ; free physical = 30075 ; free virtual = 84302\n",
      "INFO: [v++ 60-1441] [21:38:05] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 30106 ; free virtual = 84327\n",
      "INFO: [v++ 60-1443] [21:38:05] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/sdsl.dat -rtd /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/cf2sw.rtd -xclbin /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xclbin_orig.xml -o /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [21:38:06] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 30101 ; free virtual = 84325\n",
      "INFO: [v++ 60-1443] [21:38:06] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [21:38:07] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 29650 ; free virtual = 83874\n",
      "INFO: [v++ 60-1443] [21:38:07] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u250_xdma_201830_2 --remote_ip_cache /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/.ipcache --user_ip_repo_paths /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip --output_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int --log_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link --report_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link --config /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/vplConfig.ini -k /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link --no-info --iprepo /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 --messageDb /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link/vpl.pb /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "\n",
      "****** vpl v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/kernel_info.dat'.\n",
      "INFO: [VPL 60-423]   Target device: xilinx_u250_xdma_201830_2\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform\n",
      "[21:38:25] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[21:38:27] Run vpl: Step create_project: Completed\n",
      "[21:38:27] Run vpl: Step create_bd: Started\n",
      "[21:39:13] Run vpl: Step create_bd: Completed\n",
      "[21:39:13] Run vpl: Step update_bd: Started\n",
      "[21:39:13] Run vpl: Step update_bd: Completed\n",
      "[21:39:13] Run vpl: Step generate_target: Started\n",
      "[21:40:29] Run vpl: Step generate_target: RUNNING...\n",
      "[21:40:29] Run vpl: Step generate_target: Completed\n",
      "[21:40:29] Run vpl: Step config_hw_runs: Started\n",
      "[21:40:30] Run vpl: Step config_hw_runs: Completed\n",
      "[21:40:30] Run vpl: Step synth: Started\n",
      "[21:41:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:41:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:42:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:42:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:43:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:43:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:44:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:44:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:45:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:45:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:46:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:46:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:47:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:47:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:48:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:48:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:49:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:49:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:50:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:50:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:51:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:51:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:52:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:52:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:53:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:53:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:54:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:54:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[21:55:04] Top-level synthesis in progress.\n",
      "[21:55:34] Top-level synthesis in progress.\n",
      "[21:56:04] Top-level synthesis in progress.\n",
      "[21:56:34] Top-level synthesis in progress.\n",
      "[21:57:04] Top-level synthesis in progress.\n",
      "[21:57:24] Run vpl: Step synth: Completed\n",
      "[21:57:24] Run vpl: Step impl: Started\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[22:05:26] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 27m 18s \n",
      "\n",
      "[22:05:26] Starting logic optimization..\n",
      "[22:06:26] Phase 1 Generate And Synthesize MIG Cores\n",
      "[22:09:27] Phase 2 Generate And Synthesize Debug Cores\n",
      "[22:10:58] Phase 3 Retarget\n",
      "[22:11:28] Phase 4 Constant propagation\n",
      "[22:11:28] Phase 5 Sweep\n",
      "[22:11:58] Phase 6 BUFG optimization\n",
      "[22:12:28] Phase 7 Shift Register Optimization\n",
      "[22:12:28] Phase 8 Post Processing Netlist\n",
      "[22:13:29] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 02s \n",
      "\n",
      "[22:13:29] Starting logic placement..\n",
      "[22:13:59] Phase 1 Placer Initialization\n",
      "[22:13:59] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[22:17:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[22:18:00] Phase 1.3 Build Placer Netlist Model\n",
      "[22:19:30] Phase 1.4 Constrain Clocks/Macros\n",
      "[22:20:01] Phase 2 Global Placement\n",
      "[22:20:01] Phase 2.1 Floorplanning\n",
      "[22:20:31] Phase 2.1.1 Partition Driven Placement\n",
      "[22:20:31] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[22:21:31] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[22:22:01] Phase 2.1.1.3 PBP: Compute Congestion\n",
      "[22:22:01] Phase 2.1.1.4 PBP: UpdateTiming\n",
      "[22:22:32] Phase 2.1.1.5 PBP: Add part constraints\n",
      "[22:22:32] Phase 2.2 Global Placement Core\n",
      "[22:28:04] Phase 2.2.1 Physical Synthesis In Placer\n",
      "[22:31:06] Phase 3 Detail Placement\n",
      "[22:31:06] Phase 3.1 Commit Multi Column Macros\n",
      "[22:31:06] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[22:31:36] Phase 3.3 Area Swap Optimization\n",
      "[22:31:36] Phase 3.4 Pipeline Register Optimization\n",
      "[22:31:36] Phase 3.5 IO Cut Optimizer\n",
      "[22:32:06] Phase 3.6 Fast Optimization\n",
      "[22:32:37] Phase 3.7 Small Shape DP\n",
      "[22:32:37] Phase 3.7.1 Small Shape Clustering\n",
      "[22:33:07] Phase 3.7.2 Flow Legalize Slice Clusters\n",
      "[22:33:37] Phase 3.7.3 Slice Area Swap\n",
      "[22:34:38] Phase 3.8 Place Remaining\n",
      "[22:34:38] Phase 3.9 Re-assign LUT pins\n",
      "[22:35:08] Phase 3.10 Pipeline Register Optimization\n",
      "[22:35:08] Phase 3.11 Fast Optimization\n",
      "[22:36:39] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[22:36:39] Phase 4.1 Post Commit Optimization\n",
      "[22:37:39] Phase 4.1.1 Post Placement Optimization\n",
      "[22:37:39] Phase 4.1.1.1 BUFG Insertion\n",
      "[22:37:39] Phase 1 Physical Synthesis Initialization\n",
      "[22:38:39] Phase 4.1.1.2 BUFG Replication\n",
      "[22:42:41] Phase 4.1.1.3 Replication\n",
      "[22:42:41] Phase 4.2 Post Placement Cleanup\n",
      "[22:43:42] Phase 4.3 Placer Reporting\n",
      "[22:44:12] Phase 4.4 Final Placement Cleanup\n",
      "[22:57:49] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 44m 20s \n",
      "\n",
      "[22:57:49] Starting logic routing..\n",
      "[22:58:19] Phase 1 Build RT Design\n",
      "[22:59:19] Phase 2 Router Initialization\n",
      "[22:59:19] Phase 2.1 Create Timer\n",
      "[22:59:50] Phase 2.2 Fix Topology Constraints\n",
      "[22:59:50] Phase 2.3 Pre Route Cleanup\n",
      "[23:00:20] Phase 2.4 Global Clock Net Routing\n",
      "[23:00:20] Phase 2.5 Update Timing\n",
      "[23:02:51] Phase 2.6 Update Timing for Bus Skew\n",
      "[23:02:51] Phase 2.6.1 Update Timing\n",
      "[23:03:52] Phase 3 Initial Routing\n",
      "[23:03:52] Phase 3.1 Global Routing\n",
      "[23:04:22] Phase 3.2 Global Routing\n",
      "[23:05:22] Phase 4 Rip-up And Reroute\n",
      "[23:05:22] Phase 4.1 Global Iteration 0\n",
      "[23:14:57] Phase 4.2 Global Iteration 1\n",
      "[23:16:58] Phase 4.3 Global Iteration 2\n",
      "[23:18:29] Phase 4.4 Global Iteration 3\n",
      "[23:20:30] Phase 4.5 Global Iteration 4\n",
      "[23:22:31] Phase 4.6 Global Iteration 5\n",
      "[23:24:32] Phase 5 Delay and Skew Optimization\n",
      "[23:24:32] Phase 5.1 Delay CleanUp\n",
      "[23:24:32] Phase 5.1.1 Update Timing\n",
      "[23:25:32] Phase 5.1.2 Update Timing\n",
      "[23:26:03] Phase 5.2 Clock Skew Optimization\n",
      "[23:26:33] Phase 6 Post Hold Fix\n",
      "[23:26:33] Phase 6.1 Hold Fix Iter\n",
      "[23:26:33] Phase 6.1.1 Update Timing\n",
      "[23:28:04] Phase 7 Leaf Clock Prog Delay Opt\n",
      "[23:29:34] Phase 7.1 Delay CleanUp\n",
      "[23:29:34] Phase 7.1.1 Update Timing\n",
      "[23:30:35] Phase 7.1.2 Update Timing\n",
      "[23:31:05] Phase 7.2 Hold Fix Iter\n",
      "[23:31:05] Phase 7.2.1 Update Timing\n",
      "[23:33:06] Phase 7.3 Global Iteration for Hold\n",
      "[23:33:06] Phase 7.3.1 Update Timing\n",
      "[23:34:37] Phase 8 Route finalize\n",
      "[23:35:07] Phase 9 Verifying routed nets\n",
      "[23:35:07] Phase 10 Depositing Routes\n",
      "[23:35:37] Phase 11 Post Router Timing\n",
      "[23:36:08] Phase 12 Physical Synthesis in Router\n",
      "[23:36:08] Phase 12.1 Physical Synthesis Initialization\n",
      "[23:37:38] Phase 12.2 Critical Path Optimization\n",
      "[23:38:09] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 40m 19s \n",
      "\n",
      "[23:38:09] Starting bitstream generation..\n",
      "[23:45:42] Creating bitmap...\n",
      "[23:54:47] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...\n",
      "[23:54:47] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 16m 38s \n",
      "[23:54:49] Run vpl: Step impl: Completed\n",
      "[23:54:49] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "INFO: [v++ 60-1441] [23:54:50] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 02:16:43 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 24801 ; free virtual = 81684\n",
      "INFO: [v++ 60-1443] [23:54:50] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin\n",
      "INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin\n",
      "INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 181, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/address_map.xml -sdsl /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/sdsl.dat -xclbin /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.rtd -o /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.xml\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.rtd\n",
      "INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json\n",
      "INFO: [v++ 60-1618] Launching \n",
      "INFO: [v++ 60-1441] [23:54:51] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 24805 ; free virtual = 81688\n",
      "INFO: [v++ 60-1443] [23:54:51] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "XRT Build Version: 2.6.0 (Vitis)\n",
      "       Build Date: 2020-05-07 15:30:09\n",
      "          Hash ID: 9d35aca9e6be09a5402ec036a5607d26e74e01cc\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.\n",
      "Size   : 296 bytes\n",
      "Format : JSON\n",
      "File   : '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/debug_ip_layout.rtd'\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 63499847 bytes\n",
      "Format : RAW\n",
      "File   : '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/partial.bit'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.\n",
      "Size   : 274 bytes\n",
      "Format : JSON\n",
      "File   : '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 2898 bytes\n",
      "Format : JSON\n",
      "File   : '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 3140 bytes\n",
      "Format : RAW\n",
      "File   : '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/myproject_kernel.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 7007 bytes\n",
      "Format : RAW\n",
      "File   : '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully appended to.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "Successfully wrote (63521908 bytes) to the output file: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [23:54:51] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 24743 ; free virtual = 81688\n",
      "INFO: [v++ 60-1443] [23:54:51] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin.info --input /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [v++ 60-1441] [23:54:51] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 24745 ; free virtual = 81690\n",
      "INFO: [v++ 60-1443] [23:54:51] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [23:54:51] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.191 ; gain = 0.000 ; free physical = 24745 ; free virtual = 81690\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt\n",
      "INFO: [v++ 60-586] Created /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.ltx\n",
      "INFO: [v++ 60-586] Created myproject_kernel.xclbin\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link/v++_link_myproject_kernel_guidance.html\n",
      "\tTiming Report: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link/imp/xilinx_u250_xdma_201830_2_bb_locked_timing_summary_routed.rpt\n",
      "\tUtilizations Report: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/reports/link/imp/kernel_util_routed.rpt\n",
      "\tVivado Log: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/myproject_kernel.xclbin.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 2h 17m 10s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n"
     ]
    }
   ],
   "source": [
    "!source /opt/xilinx/xrt/setup.sh\n",
    "\n",
    "hls4ml.backends.VivadoAcceleratorBackend.make_xclbin(HLS_MODEL, 'xilinx_u250_xdma_201830_2')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "4d_tem",
   "language": "python",
   "name": "4d_tem"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
