module distortion(
	input signed [31:0] leftSampleIn,
	input signed [31:0] rightSampleIn,
	output signed [31:0] leftSampleOut,
	output signed [31:0] rightSampleOut,
	input ADCLRCK,
	input threshold
	);
	
	always @(posedge ADCLRCK)begin
		if(leftSampleIn > 24575)begin
			leftSampleOut <= 24575;
			rightSampleOut <= 24575;
		end
		else if(leftSampleIn < -24575)begin
			leftSampleOut <= -24575;
			rightSampleOut <= -24575;
		end
		else begin
		
		end
	end
endmodule
