library ieee;
use ieee.std_logic_1164.all;
entity roteiro5 IS
port (I3, I2, I1, I0, c : in BIT;
		Q3, Q2, Q1, Q0: out BIT);
end;

architecture main of roteiro5 is

	component latchD is
		port(D, c : in bit;
				Q : out bit);
	end component;

begin
	
	LD3: latchD PORT MAP(D => I3, c => c, Q => Q3);
	LD2: latchD PORT MAP(D => I2, c => c, Q => Q2);
	LD1: latchD PORT MAP(D => I1, c => c, Q => Q1);
	LD0: latchD PORT MAP(D => I0, c => c, Q => Q0);

end architecture main;