<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.catalog.arm.cortexm4.tiva.ce.Boot</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2013-2018, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> * */</span>
    32    
    33    <span class="comment">/*
</span>    34    <span class="comment"> *  ======== Boot.xdc ========
</span>    35    <span class="comment"> */</span>
    36    
    37    <span class=key>package</span> ti.catalog.arm.cortexm4.tiva.ce;
    38    
    39    import xdc.rov.ViewInfo;
    40    import xdc.runtime.Assert;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Boot ========
</span>    44    <span class="xdoc"> *  Stellaris M3 Boot Support.
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  The Boot module supports boot initialization for the Stellaris M3 devices.
</span>    47    <span class="xdoc"> *  A special boot init function is created based on the configuration
</span>    48    <span class="xdoc"> *  settings for this module.  This function is hooked into the
</span>    49    <span class="xdoc"> *  xdc.runtime.Reset.fxns[] array and called very early at boot time (prior
</span>    50    <span class="xdoc"> *  to cinit processing).
</span>    51    <span class="xdoc"> *
</span>    52    <span class="xdoc"> *  The code to support the boot module is placed in a separate section
</span>    53    <span class="xdoc"> *  named `".text:.bootCodeSection"` to allow placement of this section in
</span>    54    <span class="xdoc"> *  the linker .cmd file if necessary. This section is a subsection of the
</span>    55    <span class="xdoc"> *  `".text"` section so this code will be placed into the .text section unless
</span>    56    <span class="xdoc"> *  explicitly placed, either through
</span>    57    <span class="xdoc"> *  `{<b>@link</b> xdc.cfg.Program#sectMap Program.sectMap}` or through a linker
</span>    58    <span class="xdoc"> *  command file.
</span>    59    <span class="xdoc"> */</span>
    60    @Template(<span class="string">"./Boot.xdt"</span>)
    61    <span class=key>module</span> Boot
    62    {
    63        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
    64            Bool    configureClock;
    65            Bool    sysClockDivEnable;
    66            String  sysClockDiv;
    67            Bool    pwmClockDivEnable;
    68            String  pwmClockDiv;
    69            String  xtal;
    70            String  oscSrc;
    71            Bool    pllBypass;
    72            Bool    ioscDisable;
    73            Bool    moscDisable;
    74        }
    75    
    76        @Facet
    77        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
    78            ViewInfo.create({
    79                viewMap: [
    80                [
    81                    <span class="string">'Module'</span>,
    82                    {
    83                        type: ViewInfo.MODULE,
    84                        viewInitFxn: <span class="string">'viewInitModule'</span>,
    85                        structName: <span class="string">'ModuleView'</span>
    86                    }
    87                ],
    88                ]
    89            });
    90    
    91    
    92        <span class=key>metaonly</span> <span class=key>enum</span> SysDiv {
    93            SYSDIV_1     = 0x07800000,  <span class="xdoc">/*! CPU clock is osc/pll / 1 */</span>
    94            SYSDIV_2     = 0x00C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 2 */</span>
    95            SYSDIV_3     = 0x01400000,  <span class="xdoc">/*! CPU clock is osc/pll / 3 */</span>
    96            SYSDIV_4     = 0x01C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 4 */</span>
    97            SYSDIV_5     = 0x02400000,  <span class="xdoc">/*! CPU clock is osc/pll / 5 */</span>
    98            SYSDIV_6     = 0x02C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 6 */</span>
    99            SYSDIV_7     = 0x03400000,  <span class="xdoc">/*! CPU clock is osc/pll / 7 */</span>
   100            SYSDIV_8     = 0x03C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 8 */</span>
   101            SYSDIV_9     = 0x04400000,  <span class="xdoc">/*! CPU clock is osc/pll / 9 */</span>
   102            SYSDIV_10    = 0x04C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 10 */</span>
   103            SYSDIV_11    = 0x05400000,  <span class="xdoc">/*! CPU clock is osc/pll / 11 */</span>
   104            SYSDIV_12    = 0x05C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 12 */</span>
   105            SYSDIV_13    = 0x06400000,  <span class="xdoc">/*! CPU clock is osc/pll / 13 */</span>
   106            SYSDIV_14    = 0x06C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 14 */</span>
   107            SYSDIV_15    = 0x07400000,  <span class="xdoc">/*! CPU clock is osc/pll / 15 */</span>
   108            SYSDIV_16    = 0x07C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 16 */</span>
   109            SYSDIV_17    = 0x88400000,  <span class="xdoc">/*! CPU clock is osc/pll / 17 */</span>
   110            SYSDIV_18    = 0x88C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 18 */</span>
   111            SYSDIV_19    = 0x89400000,  <span class="xdoc">/*! CPU clock is osc/pll / 19 */</span>
   112            SYSDIV_20    = 0x89C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 20 */</span>
   113            SYSDIV_21    = 0x8A400000,  <span class="xdoc">/*! CPU clock is osc/pll / 21 */</span>
   114            SYSDIV_22    = 0x8AC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 22 */</span>
   115            SYSDIV_23    = 0x8B400000,  <span class="xdoc">/*! CPU clock is osc/pll / 23 */</span>
   116            SYSDIV_24    = 0x8BC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 24 */</span>
   117            SYSDIV_25    = 0x8C400000,  <span class="xdoc">/*! CPU clock is osc/pll / 25 */</span>
   118            SYSDIV_26    = 0x8CC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 26 */</span>
   119            SYSDIV_27    = 0x8D400000,  <span class="xdoc">/*! CPU clock is osc/pll / 27 */</span>
   120            SYSDIV_28    = 0x8DC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 28 */</span>
   121            SYSDIV_29    = 0x8E400000,  <span class="xdoc">/*! CPU clock is osc/pll / 29 */</span>
   122            SYSDIV_30    = 0x8EC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 30 */</span>
   123            SYSDIV_31    = 0x8F400000,  <span class="xdoc">/*! CPU clock is osc/pll / 31 */</span>
   124            SYSDIV_32    = 0x8FC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 32 */</span>
   125            SYSDIV_33    = 0x90400000,  <span class="xdoc">/*! CPU clock is osc/pll / 33 */</span>
   126            SYSDIV_34    = 0x90C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 34 */</span>
   127            SYSDIV_35    = 0x91400000,  <span class="xdoc">/*! CPU clock is osc/pll / 35 */</span>
   128            SYSDIV_36    = 0x91C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 36 */</span>
   129            SYSDIV_37    = 0x92400000,  <span class="xdoc">/*! CPU clock is osc/pll / 37 */</span>
   130            SYSDIV_38    = 0x92C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 38 */</span>
   131            SYSDIV_39    = 0x93400000,  <span class="xdoc">/*! CPU clock is osc/pll / 39 */</span>
   132            SYSDIV_40    = 0x93C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 40 */</span>
   133            SYSDIV_41    = 0x94400000,  <span class="xdoc">/*! CPU clock is osc/pll / 41 */</span>
   134            SYSDIV_42    = 0x94C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 42 */</span>
   135            SYSDIV_43    = 0x95400000,  <span class="xdoc">/*! CPU clock is osc/pll / 43 */</span>
   136            SYSDIV_44    = 0x95C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 44 */</span>
   137            SYSDIV_45    = 0x96400000,  <span class="xdoc">/*! CPU clock is osc/pll / 45 */</span>
   138            SYSDIV_46    = 0x96C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 46 */</span>
   139            SYSDIV_47    = 0x97400000,  <span class="xdoc">/*! CPU clock is osc/pll / 47 */</span>
   140            SYSDIV_48    = 0x97C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 48 */</span>
   141            SYSDIV_49    = 0x98400000,  <span class="xdoc">/*! CPU clock is osc/pll / 49 */</span>
   142            SYSDIV_50    = 0x98C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 50 */</span>
   143            SYSDIV_51    = 0x99400000,  <span class="xdoc">/*! CPU clock is osc/pll / 51 */</span>
   144            SYSDIV_52    = 0x99C00000,  <span class="xdoc">/*! CPU clock is osc/pll / 52 */</span>
   145            SYSDIV_53    = 0x9A400000,  <span class="xdoc">/*! CPU clock is osc/pll / 53 */</span>
   146            SYSDIV_54    = 0x9AC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 54 */</span>
   147            SYSDIV_55    = 0x9B400000,  <span class="xdoc">/*! CPU clock is osc/pll / 55 */</span>
   148            SYSDIV_56    = 0x9BC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 56 */</span>
   149            SYSDIV_57    = 0x9C400000,  <span class="xdoc">/*! CPU clock is osc/pll / 57 */</span>
   150            SYSDIV_58    = 0x9CC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 58 */</span>
   151            SYSDIV_59    = 0x9D400000,  <span class="xdoc">/*! CPU clock is osc/pll / 59 */</span>
   152            SYSDIV_60    = 0x9DC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 60 */</span>
   153            SYSDIV_61    = 0x9E400000,  <span class="xdoc">/*! CPU clock is osc/pll / 61 */</span>
   154            SYSDIV_62    = 0x9EC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 62 */</span>
   155            SYSDIV_63    = 0x9F400000,  <span class="xdoc">/*! CPU clock is osc/pll / 63 */</span>
   156            SYSDIV_64    = 0x9FC00000,  <span class="xdoc">/*! CPU clock is osc/pll / 64 */</span>
   157            SYSDIV_2_5   = 0xC1000000,  <span class="xdoc">/*! CPU clock is osc/pll / 2.5 */</span>
   158            SYSDIV_3_5   = 0xC1800000,  <span class="xdoc">/*! CPU clock is osc/pll / 3.5 */</span>
   159            SYSDIV_4_5   = 0xC2000000,  <span class="xdoc">/*! CPU clock is osc/pll / 4.5 */</span>
   160            SYSDIV_5_5   = 0xC2800000,  <span class="xdoc">/*! CPU clock is osc/pll / 5.5 */</span>
   161            SYSDIV_6_5   = 0xC3000000,  <span class="xdoc">/*! CPU clock is osc/pll / 6.5 */</span>
   162            SYSDIV_7_5   = 0xC3800000,  <span class="xdoc">/*! CPU clock is osc/pll / 7.5 */</span>
   163            SYSDIV_8_5   = 0xC4000000,  <span class="xdoc">/*! CPU clock is osc/pll / 8.5 */</span>
   164            SYSDIV_9_5   = 0xC4800000,  <span class="xdoc">/*! CPU clock is osc/pll / 9.5 */</span>
   165            SYSDIV_10_5  = 0xC5000000,  <span class="xdoc">/*! CPU clock is osc/pll / 10.5 */</span>
   166            SYSDIV_11_5  = 0xC5800000,  <span class="xdoc">/*! CPU clock is osc/pll / 11.5 */</span>
   167            SYSDIV_12_5  = 0xC6000000,  <span class="xdoc">/*! CPU clock is osc/pll / 12.5 */</span>
   168            SYSDIV_13_5  = 0xC6800000,  <span class="xdoc">/*! CPU clock is osc/pll / 13.5 */</span>
   169            SYSDIV_14_5  = 0xC7000000,  <span class="xdoc">/*! CPU clock is osc/pll / 14.5 */</span>
   170            SYSDIV_15_5  = 0xC7800000,  <span class="xdoc">/*! CPU clock is osc/pll / 15.5 */</span>
   171            SYSDIV_16_5  = 0xC8000000,  <span class="xdoc">/*! CPU clock is osc/pll / 16.5 */</span>
   172            SYSDIV_17_5  = 0xC8800000,  <span class="xdoc">/*! CPU clock is osc/pll / 17.5 */</span>
   173            SYSDIV_18_5  = 0xC9000000,  <span class="xdoc">/*! CPU clock is osc/pll / 18.5 */</span>
   174            SYSDIV_19_5  = 0xC9800000,  <span class="xdoc">/*! CPU clock is osc/pll / 19.5 */</span>
   175            SYSDIV_20_5  = 0xCA000000,  <span class="xdoc">/*! CPU clock is osc/pll / 20.5 */</span>
   176            SYSDIV_21_5  = 0xCA800000,  <span class="xdoc">/*! CPU clock is osc/pll / 21.5 */</span>
   177            SYSDIV_22_5  = 0xCB000000,  <span class="xdoc">/*! CPU clock is osc/pll / 22.5 */</span>
   178            SYSDIV_23_5  = 0xCB800000,  <span class="xdoc">/*! CPU clock is osc/pll / 23.5 */</span>
   179            SYSDIV_24_5  = 0xCC000000,  <span class="xdoc">/*! CPU clock is osc/pll / 24.5 */</span>
   180            SYSDIV_25_5  = 0xCC800000,  <span class="xdoc">/*! CPU clock is osc/pll / 25.5 */</span>
   181            SYSDIV_26_5  = 0xCD000000,  <span class="xdoc">/*! CPU clock is osc/pll / 26.5 */</span>
   182            SYSDIV_27_5  = 0xCD800000,  <span class="xdoc">/*! CPU clock is osc/pll / 27.5 */</span>
   183            SYSDIV_28_5  = 0xCE000000,  <span class="xdoc">/*! CPU clock is osc/pll / 28.5 */</span>
   184            SYSDIV_29_5  = 0xCE800000,  <span class="xdoc">/*! CPU clock is osc/pll / 29.5 */</span>
   185            SYSDIV_30_5  = 0xCF000000,  <span class="xdoc">/*! CPU clock is osc/pll / 30.5 */</span>
   186            SYSDIV_31_5  = 0xCF800000,  <span class="xdoc">/*! CPU clock is osc/pll / 31.5 */</span>
   187            SYSDIV_32_5  = 0xD0000000,  <span class="xdoc">/*! CPU clock is osc/pll / 32.5 */</span>
   188            SYSDIV_33_5  = 0xD0800000,  <span class="xdoc">/*! CPU clock is osc/pll / 33.5 */</span>
   189            SYSDIV_34_5  = 0xD1000000,  <span class="xdoc">/*! CPU clock is osc/pll / 34.5 */</span>
   190            SYSDIV_35_5  = 0xD1800000,  <span class="xdoc">/*! CPU clock is osc/pll / 35.5 */</span>
   191            SYSDIV_36_5  = 0xD2000000,  <span class="xdoc">/*! CPU clock is osc/pll / 36.5 */</span>
   192            SYSDIV_37_5  = 0xD2800000,  <span class="xdoc">/*! CPU clock is osc/pll / 37.5 */</span>
   193            SYSDIV_38_5  = 0xD3000000,  <span class="xdoc">/*! CPU clock is osc/pll / 38.5 */</span>
   194            SYSDIV_39_5  = 0xD3800000,  <span class="xdoc">/*! CPU clock is osc/pll / 39.5 */</span>
   195            SYSDIV_40_5  = 0xD4000000,  <span class="xdoc">/*! CPU clock is osc/pll / 40.5 */</span>
   196            SYSDIV_41_5  = 0xD4800000,  <span class="xdoc">/*! CPU clock is osc/pll / 41.5 */</span>
   197            SYSDIV_42_5  = 0xD5000000,  <span class="xdoc">/*! CPU clock is osc/pll / 42.5 */</span>
   198            SYSDIV_43_5  = 0xD5800000,  <span class="xdoc">/*! CPU clock is osc/pll / 43.5 */</span>
   199            SYSDIV_44_5  = 0xD6000000,  <span class="xdoc">/*! CPU clock is osc/pll / 44.5 */</span>
   200            SYSDIV_45_5  = 0xD6800000,  <span class="xdoc">/*! CPU clock is osc/pll / 45.5 */</span>
   201            SYSDIV_46_5  = 0xD7000000,  <span class="xdoc">/*! CPU clock is osc/pll / 46.5 */</span>
   202            SYSDIV_47_5  = 0xD7800000,  <span class="xdoc">/*! CPU clock is osc/pll / 47.5 */</span>
   203            SYSDIV_48_5  = 0xD8000000,  <span class="xdoc">/*! CPU clock is osc/pll / 48.5 */</span>
   204            SYSDIV_49_5  = 0xD8800000,  <span class="xdoc">/*! CPU clock is osc/pll / 49.5 */</span>
   205            SYSDIV_50_5  = 0xD9000000,  <span class="xdoc">/*! CPU clock is osc/pll / 50.5 */</span>
   206            SYSDIV_51_5  = 0xD9800000,  <span class="xdoc">/*! CPU clock is osc/pll / 51.5 */</span>
   207            SYSDIV_52_5  = 0xDA000000,  <span class="xdoc">/*! CPU clock is osc/pll / 52.5 */</span>
   208            SYSDIV_53_5  = 0xDA800000,  <span class="xdoc">/*! CPU clock is osc/pll / 53.5 */</span>
   209            SYSDIV_54_5  = 0xDB000000,  <span class="xdoc">/*! CPU clock is osc/pll / 54.5 */</span>
   210            SYSDIV_55_5  = 0xDB800000,  <span class="xdoc">/*! CPU clock is osc/pll / 55.5 */</span>
   211            SYSDIV_56_5  = 0xDC000000,  <span class="xdoc">/*! CPU clock is osc/pll / 56.5 */</span>
   212            SYSDIV_57_5  = 0xDC800000,  <span class="xdoc">/*! CPU clock is osc/pll / 57.5 */</span>
   213            SYSDIV_58_5  = 0xDD000000,  <span class="xdoc">/*! CPU clock is osc/pll / 58.5 */</span>
   214            SYSDIV_59_5  = 0xDD800000,  <span class="xdoc">/*! CPU clock is osc/pll / 59.5 */</span>
   215            SYSDIV_60_5  = 0xDE000000,  <span class="xdoc">/*! CPU clock is osc/pll / 60.5 */</span>
   216            SYSDIV_61_5  = 0xDE800000,  <span class="xdoc">/*! CPU clock is osc/pll / 61.5 */</span>
   217            SYSDIV_62_5  = 0xDF000000,  <span class="xdoc">/*! CPU clock is osc/pll / 62.5 */</span>
   218            SYSDIV_63_5  = 0xDF800000   <span class="xdoc">/*! CPU clock is osc/pll / 63.5 */</span>
   219        }
   220    
   221        <span class=key>metaonly</span> <span class=key>enum</span> PwmDiv {
   222            PWMDIV_1     = 0x00000000,  <span class="xdoc">/*! PWM clock /1 */</span>
   223            PWMDIV_2     = 0x00100000,  <span class="xdoc">/*! PWM clock /2 */</span>
   224            PWMDIV_4     = 0x00120000,  <span class="xdoc">/*! PWM clock /4 */</span>
   225            PWMDIV_8     = 0x00140000,  <span class="xdoc">/*! PWM clock /8 */</span>
   226            PWMDIV_16    = 0x00160000,  <span class="xdoc">/*! PWM clock /16 */</span>
   227            PWMDIV_32    = 0x00180000,  <span class="xdoc">/*! PWM clock /32 */</span>
   228            PWMDIV_64    = 0x001A0000   <span class="xdoc">/*! PWM clock /64 */</span>
   229        }
   230    
   231        <span class=key>metaonly</span> <span class=key>enum</span> XtalFreq {
   232            XTAL_1MHZ    = 0x00000000,  <span class="xdoc">/*! 1.0 MHz */</span>
   233            XTAL_1_84MHZ = 0x00000040,  <span class="xdoc">/*! 1.8432 MHz */</span>
   234            XTAL_2MHZ    = 0x00000080,  <span class="xdoc">/*! 2.0 MHz */</span>
   235            XTAL_2_45MHZ = 0x000000C0,  <span class="xdoc">/*! 2.4576 MHz */</span>
   236            XTAL_3_57MHZ = 0x00000100,  <span class="xdoc">/*! 3.579545 MHz */</span>
   237            XTAL_3_68MHZ = 0x00000140,  <span class="xdoc">/*! 3.6864 MHz */</span>
   238            XTAL_4MHZ    = 0x00000180,  <span class="xdoc">/*! 4.0 MHz */</span>
   239            XTAL_4_09MHZ = 0x000001C0,  <span class="xdoc">/*! 4.096 MHz */</span>
   240            XTAL_4_91MHZ = 0x00000200,  <span class="xdoc">/*! 4.9152 MHz */</span>
   241            XTAL_5MHZ    = 0x00000240,  <span class="xdoc">/*! 5.0 MHz */</span>
   242            XTAL_5_12MHZ = 0x00000280,  <span class="xdoc">/*! 5.12 MHz */</span>
   243            XTAL_6MHZ    = 0x000002C0,  <span class="xdoc">/*! 6.0 MHz */</span>
   244            XTAL_6_14MHZ = 0x00000300,  <span class="xdoc">/*! 6.144 MHz */</span>
   245            XTAL_7_37MHZ = 0x00000340,  <span class="xdoc">/*! 7.3728 MHz */</span>
   246            XTAL_8MHZ    = 0x00000380,  <span class="xdoc">/*! 8.0 MHz */</span>
   247            XTAL_8_19MHZ = 0x000003C0,  <span class="xdoc">/*! 8.192 MHz */</span>
   248            XTAL_10MHZ   = 0x00000400,  <span class="xdoc">/*! 10.0 MHz (USB) */</span>
   249            XTAL_12MHZ   = 0x00000440,  <span class="xdoc">/*! 12.0 MHz (USB) */</span>
   250            XTAL_12_2MHZ = 0x00000480,  <span class="xdoc">/*! 12.288 MHz */</span>
   251            XTAL_13_5MHZ = 0x000004C0,  <span class="xdoc">/*! 13.56 MHz */</span>
   252            XTAL_14_3MHZ = 0x00000500,  <span class="xdoc">/*! 14.31818 MHz */</span>
   253            XTAL_16MHZ   = 0x00000540,  <span class="xdoc">/*! 16.0 MHz (USB) */</span>
   254            XTAL_16_3MHZ = 0x00000580,  <span class="xdoc">/*! 16.384 MHz */</span>
   255            XTAL_18MHZ   = 0x000005C0,  <span class="xdoc">/*! 18.0 MHz */</span>
   256            XTAL_20MHZ   = 0x00000600,  <span class="xdoc">/*! 20.0 MHz */</span>
   257            XTAL_24MHZ   = 0x00000640,  <span class="xdoc">/*! 24.0 MHz */</span>
   258            XTAL_25MHZ   = 0x00000680   <span class="xdoc">/*! 25.0 MHz */</span>
   259        }
   260    
   261        <span class=key>metaonly</span> <span class=key>enum</span> OscSrc {
   262            OSCSRC_MAIN     = 0x00000000,  <span class="xdoc">/*! Main oscillator */</span>
   263            OSCSRC_INT      = 0x00000010,  <span class="xdoc">/*! Internal oscillator */</span>
   264            OSCSRC_INT4     = 0x00000020,  <span class="xdoc">/*! Internal oscillator / 4 */</span>
   265            OSCSRC_INT30    = 0x00000030,  <span class="xdoc">/*! Internal 30 KHz oscillator */</span>
   266            OSCSRC_EXT4_19  = 0x80000028,  <span class="xdoc">/*! External 4.19 MHz */</span>
   267            OSCSRC_EXT32    = 0x80000038   <span class="xdoc">/*! External 32 KHz */</span>
   268        }
   269    
   270        <span class="comment">/* The LDO setting is not supported on TIVA devices */</span>
   271        <span class=key>metaonly</span> <span class=key>enum</span> LdoOut {
   272            LDOPCTL_2_55V    = 0x0000001F,  <span class="comment">/* LDO output of 2.55V */</span>
   273            LDOPCTL_2_60V    = 0x0000001E,  <span class="comment">/* LDO output of 2.60V */</span>
   274            LDOPCTL_2_65V    = 0x0000001D,  <span class="comment">/* LDO output of 2.65V */</span>
   275            LDOPCTL_2_70V    = 0x0000001C,  <span class="comment">/* LDO output of 2.70V */</span>
   276            LDOPCTL_2_75V    = 0x0000001B,  <span class="comment">/* LDO output of 2.75V */</span>
   277            LDOPCTL_2_25V    = 0x00000005,  <span class="comment">/* LDO output of 2.25V */</span>
   278            LDOPCTL_2_30V    = 0x00000004,  <span class="comment">/* LDO output of 2.30V */</span>
   279            LDOPCTL_2_35V    = 0x00000003,  <span class="comment">/* LDO output of 2.35V */</span>
   280            LDOPCTL_2_40V    = 0x00000002,  <span class="comment">/* LDO output of 2.40V */</span>
   281            LDOPCTL_2_45V    = 0x00000001,  <span class="comment">/* LDO output of 2.45V */</span>
   282            LDOPCTL_2_50V    = 0x00000000   <span class="comment">/* LDO output of 2.50V */</span>
   283        }
   284    
   285        <span class=key>metaonly</span> <span class=key>enum</span> VcoFreq {
   286            VCO_480          = 0xF1000000,  <span class="xdoc">/*! VCO is 480 MHz */</span>
   287            VCO_320          = 0xF0000000   <span class="xdoc">/*! VCO is 320 MHz */</span>
   288        }
   289    
   290        <span class="xdoc">/*! Asserted in Boot_sysCtlClockSet */</span>
   291        <span class=key>config</span> Assert.Id A_mustUseEnhancedClockMode = {
   292            msg: <span class="string">"A_mustUseEnhancedClockMode: This device requires the Enhanced Clock Mode."</span>
   293        };
   294    
   295        <span class="xdoc">/*! Asserted in Boot_sysCtlClockFreqSet */</span>
   296        <span class=key>config</span> Assert.Id A_mustNotUseEnhancedClockMode = {
   297            msg: <span class="string">"A_mustNotUseEnhancedClockMode: This device does not support the Enhanced Clock Mode."</span>
   298        };
   299    
   300    
   301        <span class="xdoc">/*!
</span>   302    <span class="xdoc">     *  Clock configuration flag, default is false.
</span>   303    <span class="xdoc">     *
</span>   304    <span class="xdoc">     *  Set to true to automatically configure the Clock.
</span>   305    <span class="xdoc">     */</span>
   306        <span class=key>metaonly</span> <span class=key>config</span> Bool configureClock = <span class=key>false</span>;
   307    
   308        <span class="xdoc">/*! SYS Clock Divisor */</span>
   309        <span class=key>metaonly</span> <span class=key>config</span> SysDiv sysClockDiv = SYSDIV_1;
   310    
   311        <span class="xdoc">/*! PWM Clock Divisor */</span>
   312        <span class=key>metaonly</span> <span class=key>config</span> PwmDiv pwmClockDiv = PWMDIV_1;
   313    
   314        <span class="xdoc">/*! Crystal Value */</span>
   315        <span class=key>metaonly</span> <span class=key>config</span> XtalFreq xtal = XTAL_1MHZ;
   316    
   317        <span class="xdoc">/*! Oscillator Source */</span>
   318        <span class=key>metaonly</span> <span class=key>config</span> OscSrc oscSrc = OSCSRC_MAIN;
   319    
   320        <span class="xdoc">/*! VCO frequency */</span>
   321        <span class=key>metaonly</span> <span class=key>config</span> VcoFreq vcoFreq = VCO_320;
   322    
   323        <span class="xdoc">/*! PLL Bypass flag */</span>
   324        <span class=key>metaonly</span> <span class=key>config</span> Bool pllBypass = <span class=key>false</span>;
   325    
   326        <span class="xdoc">/*! Internal Oscillator Disable flag */</span>
   327        <span class=key>metaonly</span> <span class=key>config</span> Bool ioscDisable = <span class=key>false</span>;
   328    
   329        <span class="xdoc">/*! Main Oscillator Disable flag */</span>
   330        <span class=key>metaonly</span> <span class=key>config</span> Bool moscDisable = <span class=key>false</span>;
   331    
   332        <span class="xdoc">/*!
</span>   333    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   334    <span class="xdoc">     *  LDO configuration flag, default is false.
</span>   335    <span class="xdoc">     *
</span>   336    <span class="xdoc">     *  Set to true to automatically configure the LDO.
</span>   337    <span class="xdoc">     */</span>
   338        <span class=key>metaonly</span> <span class=key>config</span> Bool configureLdo = <span class=key>false</span>;
   339    
   340        <span class="xdoc">/*!
</span>   341    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   342    <span class="xdoc">     *  LDO VADJ setting, default is 2.5V
</span>   343    <span class="xdoc">     */</span>
   344        <span class=key>metaonly</span> <span class=key>config</span> LdoOut ldoOut = LDOPCTL_2_50V;
   345    
   346        <span class="xdoc">/*!
</span>   347    <span class="xdoc">     *  Enahnced Clocking Mode.
</span>   348    <span class="xdoc">     *
</span>   349    <span class="xdoc">     *  Must be set to true for OneMCU devices that support this feature.
</span>   350    <span class="xdoc">     */</span>
   351        <span class=key>metaonly</span> <span class=key>config</span> Bool enhancedClockMode = <span class=key>false</span>;
   352    
   353        <span class="xdoc">/*!
</span>   354    <span class="xdoc">     *  Desired CPU Clock Frequency in Hz.
</span>   355    <span class="xdoc">     *
</span>   356    <span class="xdoc">     *  Configurable only on devices with "Enhanced Clocking Mode" support.
</span>   357    <span class="xdoc">     */</span>
   358        <span class=key>metaonly</span> <span class=key>config</span> UInt cpuFrequency = 40000000;
   359    
   360        <span class="comment">/*
</span>   361    <span class="comment">     *  @_nodoc
</span>   362    <span class="comment">     *  ======== sysCtlClockSet ========
</span>   363    <span class="comment">     *  wrapper for Boot_sysCtlClockSetI()
</span>   364    <span class="comment">     *  verifies that this function is correct for this devices.
</span>   365    <span class="comment">     *  then calls Boot_sysCtlClockSetI()
</span>   366    <span class="comment">     *
</span>   367    <span class="comment">     *  param ulConfig is the required configuration of the device clocking.
</span>   368    <span class="comment">     */</span>
   369        @DirectCall
   370        Void sysCtlClockSet(ULong ulConfig);
   371    
   372        <span class="comment">/*
</span>   373    <span class="comment">     *  @_nodoc
</span>   374    <span class="comment">     *  ======== sysCtlClockFreqSet ========
</span>   375    <span class="comment">     *  Configures the system clock.
</span>   376    <span class="comment">     *
</span>   377    <span class="comment">     *  wrapper for Boot_sysCtlClockFreqSetI()
</span>   378    <span class="comment">     *  verifies that this function is correct for this devices.
</span>   379    <span class="comment">     *  then calls Boot_sysCtlClockFreqSetI()
</span>   380    <span class="comment">     *
</span>   381    <span class="comment">     *  @param ulConfig is the required configuration of the device clocking.
</span>   382    <span class="comment">     *  @param ulSysClock is the requested processor frequency.
</span>   383    <span class="comment">     *
</span>   384    <span class="comment">     *  @return The actual configured system clock frequency in Hz or zero if the
</span>   385    <span class="comment">     *  value could not be changed due to a parameter error or PLL lock failure.
</span>   386    <span class="comment">     */</span>
   387        @DirectCall
   388        ULong sysCtlClockFreqSet(ULong ulConfig, ULong ulSysClock);
   389    
   390        <span class="xdoc">/*!
</span>   391    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   392    <span class="xdoc">     *  ======== registerFreqListener ========
</span>   393    <span class="xdoc">     *  Register a module to be notified whenever the frequency changes.
</span>   394    <span class="xdoc">     *
</span>   395    <span class="xdoc">     *  The registered module must have a function named 'fireFrequencyUpdate'
</span>   396    <span class="xdoc">     *  which takes the new frequency as an argument.
</span>   397    <span class="xdoc">     */</span>
   398        <span class=key>function</span> registerFreqListener();
   399    
   400    <span class=key>internal</span>:
   401    
   402        <span class="comment">/*
</span>   403    <span class="comment">     *  ======== sysCtlClockSetI ========
</span>   404    <span class="comment">     *  Configures the system clock. (legacy function)
</span>   405    <span class="comment">     *
</span>   406    <span class="comment">     *  param ulConfig is the required configuration of the device clocking.
</span>   407    <span class="comment">     */</span>
   408        Void sysCtlClockSetI(ULong ulConfig);
   409    
   410        <span class="comment">/*
</span>   411    <span class="comment">     *  ======== sysCtlClockFreqSetI ========
</span>   412    <span class="comment">     *  Configures the system clock.
</span>   413    <span class="comment">     *
</span>   414    <span class="comment">     *  @param ulConfig is the required configuration of the device clocking.
</span>   415    <span class="comment">     *  @param ulSysClock is the requested processor frequency.
</span>   416    <span class="comment">     *
</span>   417    <span class="comment">     *  @return The actual configured system clock frequency in Hz or zero if the
</span>   418    <span class="comment">     *  value could not be changed due to a parameter error or PLL lock failure.
</span>   419    <span class="comment">     */</span>
   420        ULong sysCtlClockFreqSetI(ULong ulConfig, ULong ulSysClock);
   421    
   422        <span class="comment">/*
</span>   423    <span class="comment">     *  ======== sysCtlDelayI ========
</span>   424    <span class="comment">     *  Provides a small delay.
</span>   425    <span class="comment">     *
</span>   426    <span class="comment">     *  @param ulCount is the number of delay loop iterations to perform.
</span>   427    <span class="comment">     */</span>
   428        Void sysCtlDelayI(ULong ulCount);
   429    
   430        <span class="comment">/*
</span>   431    <span class="comment">     *  ======== init ========
</span>   432    <span class="comment">     *  Generated entry point into clock initialization function.
</span>   433    <span class="comment">     *
</span>   434    <span class="comment">     *  Installed as a Startup.firstFxn.
</span>   435    <span class="comment">     *  Calls either Boot_sysCtlClockSet() or Boot_sysCtlClockFreqSet()
</span>   436    <span class="comment">     *  depending on value of 'Boot.enhancedClockMode'.
</span>   437    <span class="comment">     */</span>
   438        Void init();
   439    
   440        <span class="xdoc">/*!
</span>   441    <span class="xdoc">     *  computed RCC value based on settings
</span>   442    <span class="xdoc">     */</span>
   443        <span class=key>metaonly</span> <span class=key>config</span> UInt ulConfig;
   444    
   445        <span class="xdoc">/*!
</span>   446    <span class="xdoc">     *  computed cpu frequency based on clock settings
</span>   447    <span class="xdoc">     */</span>
   448        <span class=key>metaonly</span> <span class=key>config</span> UInt computedCpuFrequency;
   449    
   450    };
</pre>
</body></html>
