\section{D\+M\+A\+\_\+\+Init\+Type\+Def Struct Reference}
\label{structDMA__InitTypeDef}\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}


D\+MA Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+dma.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Channel}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Memory0\+Base\+Addr}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+D\+IR}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Buffer\+Size}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Peripheral\+Inc}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Memory\+Inc}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Peripheral\+Data\+Size}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Memory\+Data\+Size}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Mode}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Priority}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Memory\+Burst}
\item 
uint32\+\_\+t \textbf{ D\+M\+A\+\_\+\+Peripheral\+Burst}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Init structure definition. 

Definition at line \textbf{ 48} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDMA__InitTypeDef_ad5e4b9069a7a145b3312d54d09059f78}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}}
\index{D\+M\+A\+\_\+\+Buffer\+Size@{D\+M\+A\+\_\+\+Buffer\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Buffer\+Size}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Buffer\+Size}

Specifies the buffer size, in data unit, of the specified Stream. The data unit is equal to the configuration set in D\+M\+A\+\_\+\+Peripheral\+Data\+Size or D\+M\+A\+\_\+\+Memory\+Data\+Size members depending in the transfer direction. 

Definition at line \textbf{ 63} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_afae070f2d49543b1acd3e318c6de8527}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Channel@{D\+M\+A\+\_\+\+Channel}}
\index{D\+M\+A\+\_\+\+Channel@{D\+M\+A\+\_\+\+Channel}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Channel}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \doxyref{D\+M\+A\+\_\+channel}{p.}{group__DMA__channel} 

Definition at line \textbf{ 50} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a4cf4283185065f65d5a63089877cbb8d}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}}
\index{D\+M\+A\+\_\+\+D\+IR@{D\+M\+A\+\_\+\+D\+IR}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+D\+IR}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+D\+IR}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \doxyref{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction}{p.}{group__DMA__data__transfer__direction} 

Definition at line \textbf{ 59} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a684555f9f5644259b7c4ca446b6dcf8f}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}}
\index{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+F\+I\+F\+O\+Mode}

Specifies if the F\+I\+FO mode or Direct mode will be used for the specified Stream. This parameter can be a value of \doxyref{D\+M\+A\+\_\+fifo\+\_\+direct\+\_\+mode}{p.}{group__DMA__fifo__direct__mode} \begin{DoxyNote}{Note}
The Direct mode (F\+I\+FO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}


Definition at line \textbf{ 87} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a2bbb3ea272279aa5cddef702e153a09d}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}}
\index{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold@{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+F\+I\+F\+O\+Threshold}

Specifies the F\+I\+FO threshold level. This parameter can be a value of \doxyref{D\+M\+A\+\_\+fifo\+\_\+threshold\+\_\+level}{p.}{group__DMA__fifo__threshold__level} 

Definition at line \textbf{ 92} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_aebf1267410908265f83a8037245c337e}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory0\+Base\+Addr@{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Memory0\+Base\+Addr@{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Memory0\+Base\+Addr}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory0\+Base\+Addr}

Specifies the memory 0 base address for D\+M\+Ay Streamx. This memory is the default memory used when double buffer mode is not enabled. 

Definition at line \textbf{ 55} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a90987eb939726acf365f2bf039a51725}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Burst@{D\+M\+A\+\_\+\+Memory\+Burst}}
\index{D\+M\+A\+\_\+\+Memory\+Burst@{D\+M\+A\+\_\+\+Memory\+Burst}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Memory\+Burst}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \doxyref{D\+M\+A\+\_\+memory\+\_\+burst}{p.}{group__DMA__memory__burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line \textbf{ 95} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a7ec1648d136d31d6c504565bf6949eb6}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Memory\+Data\+Size@{D\+M\+A\+\_\+\+Memory\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Memory\+Data\+Size}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory\+Data\+Size}

Specifies the Memory data width. This parameter can be a value of \doxyref{D\+M\+A\+\_\+memory\+\_\+data\+\_\+size}{p.}{group__DMA__memory__data__size} 

Definition at line \textbf{ 76} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_ad8f8a0f3ba4db5d79fd78d02093e4eb9}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}}
\index{D\+M\+A\+\_\+\+Memory\+Inc@{D\+M\+A\+\_\+\+Memory\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Memory\+Inc}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Memory\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \doxyref{D\+M\+A\+\_\+memory\+\_\+incremented\+\_\+mode}{p.}{group__DMA__memory__incremented__mode} 

Definition at line \textbf{ 70} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a5f09c16a03a50120c1a1a49ae6a7c667}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}}
\index{D\+M\+A\+\_\+\+Mode@{D\+M\+A\+\_\+\+Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Mode}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Mode}

Specifies the operation mode of the D\+M\+Ay Streamx. This parameter can be a value of \doxyref{D\+M\+A\+\_\+circular\+\_\+normal\+\_\+mode}{p.}{group__DMA__circular__normal__mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}


Definition at line \textbf{ 79} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_ad02abd574cca0caeacd0cc05d2174a42}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}}
\index{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr@{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Base\+Addr}

Specifies the peripheral base address for D\+M\+Ay Streamx. 

Definition at line \textbf{ 53} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a6772e281310a3e93781364c723984138}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Burst@{D\+M\+A\+\_\+\+Peripheral\+Burst}}
\index{D\+M\+A\+\_\+\+Peripheral\+Burst@{D\+M\+A\+\_\+\+Peripheral\+Burst}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Peripheral\+Burst}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \doxyref{D\+M\+A\+\_\+peripheral\+\_\+burst}{p.}{group__DMA__peripheral__burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line \textbf{ 100} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_a61bf939d8657d44a9beb1daa91c14668}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}}
\index{D\+M\+A\+\_\+\+Peripheral\+Data\+Size@{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Peripheral\+Data\+Size}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Data\+Size}

Specifies the Peripheral data width. This parameter can be a value of \doxyref{D\+M\+A\+\_\+peripheral\+\_\+data\+\_\+size}{p.}{group__DMA__peripheral__data__size} 

Definition at line \textbf{ 73} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_ad0bf5e8b3968eaf8dc18e923b94acfe1}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc@{D\+M\+A\+\_\+\+Peripheral\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Peripheral\+Inc}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Peripheral\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \doxyref{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}{p.}{group__DMA__peripheral__incremented__mode} 

Definition at line \textbf{ 67} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.

\mbox{\label{structDMA__InitTypeDef_aabb62e3f5536fc15a201058a1b6bda18}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}}
\index{D\+M\+A\+\_\+\+Priority@{D\+M\+A\+\_\+\+Priority}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{D\+M\+A\+\_\+\+Priority}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A\+\_\+\+Priority}

Specifies the software priority for the D\+M\+Ay Streamx. This parameter can be a value of \doxyref{D\+M\+A\+\_\+priority\+\_\+level}{p.}{group__DMA__priority__level} 

Definition at line \textbf{ 84} of file \textbf{ stm32f4xx\+\_\+dma.\+h}.



Referenced by \textbf{ D\+M\+A\+\_\+\+Init()}, and \textbf{ D\+M\+A\+\_\+\+Struct\+Init()}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/\textbf{ stm32f4xx\+\_\+dma.\+h}\end{DoxyCompactItemize}
