/*
 * Sys_init.h
 *
 *  Created on: 2017-2-22
 *      Author: zhjl769
 */

#ifndef SYS_INIT_H_
#define SYS_INIT_H_

/* Create the EDMA configuration structure for ping transfers */
EDMA_Config MY_EDMA_config = {
  EDMA_OPT_RMK(
    EDMA_OPT_PRI_LOW,
    EDMA_OPT_ESIZE_32BIT,
    EDMA_OPT_2DS_NO,
    EDMA_OPT_SUM_NONE,
    EDMA_OPT_2DD_NO,
    EDMA_OPT_DUM_INC,
    EDMA_OPT_TCINT_YES,
    EDMA_OPT_TCC_OF(TCCINTNUM),
    EDMA_OPT_LINK_YES,
    EDMA_OPT_FS_NO
  ),
  EDMA_SRC_OF(&ping_data),
  EDMA_CNT_OF(BUFF_SZ),
  EDMA_DST_OF(ping),
  EDMA_IDX_OF(0x00000004),
  EDMA_RLD_OF(0x00000000)
};

/* Create the EDMA configuration structure for pong transfers  */
EDMA_Config cfgEdmaPong = {
  EDMA_OPT_RMK(
    EDMA_OPT_PRI_LOW,
    EDMA_OPT_ESIZE_32BIT,
    EDMA_OPT_2DS_NO,
    EDMA_OPT_SUM_NONE,
    EDMA_OPT_2DD_NO,
    EDMA_OPT_DUM_INC,
    EDMA_OPT_TCINT_YES,
    EDMA_OPT_TCC_OF(TCCINTNUM),
    EDMA_OPT_LINK_YES,
    EDMA_OPT_FS_NO
  ),
  EDMA_SRC_OF(&pong_data),
  EDMA_CNT_OF(BUFF_SZ),
  EDMA_DST_OF(pong),
  EDMA_IDX_OF(0x00000004),
  EDMA_RLD_OF(0x00000000)
};


/* create a config structure for digital loopback mode */
static MCBSP_Config MY_MCBSP_Config = {
		MCBSP_SPCR_RMK(
				MCBSP_SPCR_FREE_YES,
				MCBSP_SPCR_SOFT_YES,
				MCBSP_SPCR_FRST_YES,
				MCBSP_SPCR_GRST_YES,
				MCBSP_SPCR_XINTM_XRDY,
				MCBSP_SPCR_XSYNCERR_NO,
				MCBSP_SPCR_XRST_YES,
				MCBSP_SPCR_DLB_ON,
				MCBSP_SPCR_RJUST_RSE,
				MCBSP_SPCR_CLKSTP_DISABLE,
				MCBSP_SPCR_DXENA_OFF,
				MCBSP_SPCR_RINTM_RRDY,
				MCBSP_SPCR_RSYNCERR_NO,
				MCBSP_SPCR_RRST_YES
		),
		MCBSP_RCR_RMK(
				MCBSP_RCR_RPHASE_SINGLE,
				MCBSP_RCR_RFRLEN2_OF(0),
				MCBSP_RCR_RWDLEN2_16BIT,
				MCBSP_RCR_RCOMPAND_MSB,
				MCBSP_RCR_RFIG_YES,
				MCBSP_RCR_RDATDLY_0BIT,
				MCBSP_RCR_RFRLEN1_OF(0),
				MCBSP_RCR_RWDLEN1_16BIT,
				MCBSP_RCR_RWDREVRS_DISABLE
		),
		MCBSP_XCR_RMK(
				MCBSP_XCR_XPHASE_SINGLE,
				MCBSP_XCR_XFRLEN2_OF(0),
				MCBSP_XCR_XWDLEN2_8BIT,
				MCBSP_XCR_XCOMPAND_MSB,
				MCBSP_XCR_XFIG_YES,
				MCBSP_XCR_XDATDLY_0BIT,
				MCBSP_XCR_XFRLEN1_OF(0),
				MCBSP_XCR_XWDLEN1_32BIT,
				MCBSP_XCR_XWDREVRS_DISABLE
		),
		MCBSP_SRGR_RMK(
				MCBSP_SRGR_GSYNC_FREE,
				MCBSP_SRGR_CLKSP_RISING,
				MCBSP_SRGR_CLKSM_INTERNAL,
				MCBSP_SRGR_FSGM_DXR2XSR,
				MCBSP_SRGR_FPER_OF(63),
				MCBSP_SRGR_FWID_OF(31),
				MCBSP_SRGR_CLKGDV_OF(15)
		),
		MCBSP_MCR_DEFAULT,
		MCBSP_RCERE0_DEFAULT,
		MCBSP_RCERE1_DEFAULT,
		MCBSP_RCERE2_DEFAULT,
		MCBSP_RCERE3_DEFAULT,
		MCBSP_XCERE0_DEFAULT,
		MCBSP_XCERE1_DEFAULT,
		MCBSP_XCERE2_DEFAULT,
		MCBSP_XCERE3_DEFAULT,
		MCBSP_PCR_RMK(
				MCBSP_PCR_XIOEN_SP,
				MCBSP_PCR_RIOEN_SP,
				MCBSP_PCR_FSXM_INTERNAL,
				MCBSP_PCR_FSRM_EXTERNAL,
				MCBSP_PCR_CLKXM_OUTPUT,
				MCBSP_PCR_CLKRM_INPUT,
				MCBSP_PCR_CLKSSTAT_0,
				MCBSP_PCR_DXSTAT_0,
				MCBSP_PCR_FSXP_ACTIVEHIGH,
				MCBSP_PCR_FSRP_ACTIVEHIGH,
				MCBSP_PCR_CLKXP_RISING,
				MCBSP_PCR_CLKRP_FALLING
		),
};


#endif /* SYS_INIT_H_ */
