{"Source Block": ["oh/elink/hdl/erx_remap.v@78:91@HdlStmProcess", "       emesh_access_out         <= 1'b0;\n     else if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n       emesh_access_out         <= emesh_access_in;\n\n   //Packet\n   always @ (posedge clk)\n     if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n       emesh_packet_out[PW-1:0] <= {emesh_packet_in[103:40],\n                                    remap_mux[31:0],\n                                    emesh_packet_in[7:0]\n\t\t\t\t    };\n   \nendmodule // etx_mux\n\n"], "Clone Blocks": [["oh/elink/hdl/erx_remap.v@71:85", "\t\t\t     (remap_mode[1:0]==2'b01) ? static_remap[31:0] :\n\t  \t\t                                dynamic_remap[31:0];\n\n\n   //Access\n   always @ (posedge clk)\n     if (reset)\n       emesh_access_out         <= 1'b0;\n     else if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n       emesh_access_out         <= emesh_access_in;\n\n   //Packet\n   always @ (posedge clk)\n     if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n       emesh_packet_out[PW-1:0] <= {emesh_packet_in[103:40],\n"]], "Diff Content": {"Delete": [[83, "   always @ (posedge clk)\n"], [84, "     if((write_in & ~rx_wr_wait) | (read_in & ~rx_rd_wait))    \n"]], "Add": [[84, "   always @ (posedge clk)    \n"]]}}