# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/APB_Master.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/APB_Slave.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/ControlUnit.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/DataPath.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/MCU.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/RV32I_Core.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/ram.sv" \
"../../../../0421_CPU.srcs/sources_1/imports/20250418_RISC_V_AMBA_APB/rom.sv" \
"../../../../0421_CPU.srcs/sim_1/imports/20250411_RISC_V_SingleCycle_All_Type/tb_RV32I.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
