<div align="center">
   <img src='https://github.com/user-attachments/assets/9f11bef9-e1f1-4f73-ad2a-65e0317aa016' />


<h3 align="center">SURE ProEd (SURE Trust) - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2> M Harish G1-25 Integerated VLSI </h2>
</div>
<h2 ğŸ° Vending Machine Controller - Digital IP Core </h2>

<div align="center">

[![Verilog](https://img.shields.io/badge/Language-Verilog-blue.svg)](https://en.wikipedia.org/wiki/Verilog)
[![Status](https://img.shields.io/badge/Status-Complete-success.svg)]()

**A parameterized, synthesizable Verilog RTL design for flexible vending machine controller IP**

[Features](#-key-features) â€¢ [Architecture](#ï¸-architecture) â€¢ [Getting Started](#-getting-started) â€¢ [Configuration](#ï¸-configuration-guide) â€¢ [Simulation](#-simulation)

</div>

---

## ğŸ“‹ Table of Contents
- [ğŸ¯ Overview](#-overview)
- [âœ¨ Key Features](#-key-features)
- [ğŸ›ï¸ Architecture](#ï¸-architecture)
- [ğŸ“ Design Specifications](#-design-specifications)
- [ğŸ§© Module Hierarchy](#-module-hierarchy)
- [ğŸš€ Getting Started](#-getting-started)
- [âš™ï¸ Configuration Guide](#ï¸-configuration-guide)
- [ğŸ§ª Simulation](#-simulation)
- [ğŸ”® Future Enhancements](#-future-enhancements)
---

## ğŸ¯ Overview

This project implements a **configurable vending machine controller** as a production-grade digital IP core designed for seamless integration into various vending machine systems. The design supports multiple items with different prices, handles asynchronous user inputs, and provides a robust APB configuration interface for system setup.

**Project developed as part of:** SURE ProEd - Integrated VLSI Internship (Front-End Design/Verification)

---

## âœ¨ Key Features

### ğŸ¯ Core Specifications
| Feature | Specification | Notes |
|---------|--------------|-------|
| âš¡ Operating Frequency | 100 MHz | High-performance system clock |
| ğŸ“¦ Max Items | 1024 | Fully parameterized design |
| ğŸ’µ Currency Support | 5, 10, 15, 20, 50, 100 Rs | Six denominations |
| â±ï¸ Transaction Latency | <10 clock cycles | Currency to dispense |
| ğŸ”¢ APB Clock | 50 MHz | Configuration interface |
| ğŸ“¶ Input Frequency Range | 10 KHz - 50 MHz | Asynchronous inputs |

### ğŸ›¡ï¸ Advanced Capabilities
- ğŸ“Š **Real-Time Inventory**: Live tracking of dispensed and available items
- ğŸ” **Smart Change Return**: Automatic calculation and dispense of exact change
- ğŸš« **Error Handling**: Immediate refund for out-of-stock or invalid transactions
- ğŸ” **Industry Standard**: AMBA APB protocol compliance
- ğŸŒ‰ **Clock Domain Crossing**: Safe CDC for multi-clock operation
- ğŸ§Š **Metastability Protection**: 2-stage synchronizers on all async inputs

---

## ğŸ›ï¸ Architecture

### ğŸ—ï¸ High-Level Block Diagram

![Image](https://github.com/Harish8-0/Vending-Machine-Controller-/blob/main/Architecture/Basic_Block_Diagram.jpg)

### ğŸ”„ Operating Modes

| Mode | Signal Condition | Description | Icon |
|------|-----------------|-------------|------|
| **RESET** | `rstn == 0` | Initialize all hardware registers | ğŸ”„ |
| **CONFIG** | `rstn == 1 && cfg_mode == 1` | Load item details via APB | âš™ï¸ |
| **OPERATION** | `rstn == 1 && cfg_mode == 0` | Normal vending operation | ğŸ° |

---

## ğŸ“ Design Specifications

### â±ï¸ Timing Requirements
| Parameter | Value | Tolerance |
|-----------|-------|-----------|
| ğŸ”µ System Clock | 100 MHz | Â±50 ppm |
| ğŸŸ¢ APB Clock | 50 MHz | Â±50 ppm |
| ğŸŸ¡ User Input Frequency | 10 KHz - 50 MHz | Asynchronous |
| âš¡ Latency | <10 clocks | Worst case |

### ğŸ”Œ Interface Specifications

#### ğŸ›ï¸ General Control Signals
| Signal | Width | Direction | Clock Domain | Description |
|--------|-------|-----------|--------------|-------------|
| `clk_fsm` | 1 | Input | - | 100MHz system clock |
| `clk_apb` | 1 | Input | - | 50MHz APB clock |
| `rstn` | 1 | Input | - | Active-low async reset |
| `cfg_mode` | 1 | Input | FSM | Configuration mode enable |

#### ğŸ’° User Input Interface (Asynchronous)
| Signal | Width | Direction | Description |
|--------|-------|-----------|-------------|
| `currency_valid_async` | 1 | Input | ğŸ’µ Currency insertion pulse |
| `currency_value_async` | logâ‚‚(MAX_NOTE_VAL)+1 | Input | ğŸ’° Denomination value |
| `item_select_valid_async` | 1 | Input | ğŸ›’ Item selection pulse |
| `item_select_async` | logâ‚‚(MAX_ITEMS) | Input | ğŸ”¢ Selected item number |

#### ğŸ“ APB Configuration Interface
| Signal | Width | Direction | Description |
|--------|-------|-----------|-------------|
| `paddr` | 15 | Input | ğŸ“ APB address |
| `psel` | 1 | Input | âœ… Slave select |
| `pwrite` | 1 | Input | âœï¸ Write enable |
| `pwdata` | 32 | Input | ğŸ“¥ Write data |
| `prdata` | 32 | Output | ğŸ“¤ Read data |
| `pready` | 1 | Output | â³ Transfer complete |

#### ğŸ“¤ Output Interface
| Signal | Width | Direction | Description |
|--------|-------|-----------|-------------|
| `item_dispense_valid` | 1 | Output | âœ… Dispense valid pulse |
| `item_dispense` | logâ‚‚(MAX_ITEMS) | Output | ğŸ“¦ Item number dispensed |
| `currency_change` | 8 | Output | ğŸ’¸ Change amount |

---

## ğŸ§© Module Hierarchy

```
ğŸ“¦ vending_top (Top-Level Integration)
â”‚
â”œâ”€â”€ ğŸ”„ input_cdc (Asynchronous Input Synchronization)
â”‚   â”œâ”€â”€ pulse_sync (currency_valid)
â”‚   â””â”€â”€ pulse_sync (item_select_valid)
â”‚
â”œâ”€â”€ âš™ï¸ main_fsm (Core State Machine)
â”‚   â””â”€â”€ States: IDLE â†’ WAIT_FOR_MONEY â†’ DISPENSE/EMPTY
â”‚
â”œâ”€â”€ ğŸ’¾ item_memory (Dual-Interface Memory)
â”‚   â”œâ”€â”€ FSM interface (100 MHz)
â”‚   â””â”€â”€ Config interface (50 MHz)
â”‚
â””â”€â”€ ğŸ”Œ apb_cdc (APB Clock Domain Crossing)
    â””â”€â”€ Safe APB to FSM domain bridge
```

### ğŸ“š Module Descriptions

| Module | Responsibility | Key Features |
|--------|---------------|--------------|
| **ğŸ  vending_top** | Top-level integration | Connects all submodules |
| **ğŸ”„ input_cdc** | Input synchronization | 2-stage pulse synchronizers, metastability protection |
| **âš™ï¸ main_fsm** | Core control logic | Item selection, currency accumulation, change calculation |
| **ğŸ’¾ item_memory** | Data storage | Stores cost, available count, dispensed count |
| **ğŸ”Œ apb_cdc** | Configuration bridge | Safe APB to FSM clock domain crossing |

---

## ğŸš€ Getting Started

### ğŸ“‹ Prerequisites
- ğŸ–¥ï¸ Verilog simulator (ModelSim/VCS/Icarus Verilog)
- ğŸ“Š Waveform viewer (GTKWave/ModelSim)
- ğŸ§  Basic knowledge of Verilog and digital design

### âš¡ Quick Start

#### 1ï¸âƒ£ Clone the Repository
```bash
git clone https://github.com/yourusername/vending-machine-controller.git
cd vending-machine-controller
```

#### 2ï¸âƒ£ Compile the Design
```bash
# ğŸŸ¦ Using Icarus Verilog
iverilog -o vending_sim src/*.v tb/tb_top.v

# ğŸŸ¥ Using VCS
vcs -full64 -sverilog +v2k -timescale=1ns/1ps \
    src/*.v tb/tb_top.v -o vending_sim
```

#### 3ï¸âƒ£ Run Simulation
```bash
# â–¶ï¸ Execute simulation
./vending_sim +TEST_NAME=directed_test +DEBUG

# ğŸ“ˆ View waveforms
gtkwave dump.vcd
```

---

## âš™ï¸ Configuration Guide

### ğŸ“ APB Register Map

#### Base Address: `0x4000_0000`

| Address | Register | Access | Description |
|---------|----------|--------|-------------|
| `0x4000_0000` | ğŸ¯ `no_of_items` | RW | Number of active items |
| `0x4000_0004` | ğŸ“¦ `item_cfg[0]` | RW | Item 0 configuration |
| `0x4000_0008` | ğŸ“¦ `item_cfg[1]` | RW | Item 1 configuration |
| ... | ... | ... | ... |
| `0x4000_xxxx` | ğŸ“¦ `item_cfg[N-1]` | RW | Item N-1 configuration |

### ğŸ“‹ Item Configuration Register Format (32 bits)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   [31:24]    â”‚   [23:16]    â”‚   [15:0]     â”‚
â”‚  ğŸ“Š disp_    â”‚  ğŸ“¦ avail_   â”‚  ğŸ’° item_    â”‚
â”‚  items (RO)  â”‚  items (RW)  â”‚  val (RW)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| Field | Bits | Access | Description |
|-------|------|--------|-------------|
| **ğŸ“Š disp_items** | 31:24 | Read-Only | Number of items dispensed |
| **ğŸ“¦ avail_items** | 23:16 | Read-Write | Available item count |
| **ğŸ’° item_val** | 15:0 | Read-Write | Item cost in Rs |

### ğŸ’¡ Configuration Example

```systemverilog
// ğŸ¯ Configure 8 items
apb_write(0x0000, 32'd8);  // Set no_of_items = 8

// ğŸ“¦ Configure Item 0: Cost=11 Rs, Available=13 units
apb_write(0x0004, {8'd0, 8'd13, 16'd11});

// ğŸ“¦ Configure Item 1: Cost=22 Rs, Available=7 units
apb_write(0x0008, {8'd0, 8'd7, 16'd22});
```

---

## ğŸ§ª Simulation

### ğŸ“Š Available Test Cases

| Test Name | Type | Description | Icon |
|-----------|------|-------------|------|
| **write_read_test** | Functional | Verifies APB read/write functionality | âœ… |
| **directed_test** | Directed | Tests complete vending flow with known scenarios | ğŸ¯ |
| **random_test** | Random | Randomized transaction testing | ğŸ² |

### â–¶ï¸ Running Tests

```bash
# ğŸ¯ Run specific test
./vending_sim +TEST_NAME=directed_test +DEBUG

# ğŸ”‡ Run without debug messages
./vending_sim +TEST_NAME=write_read_test

# ğŸ² Run random test
./vending_sim +TEST_NAME=random_test
```

### ğŸ“¤ Expected Output

```
********************************
 ğŸ“¦ Item No: 1, ğŸ’° Cost: 22, ğŸ’¸ Change: 3
---------------------------------
ğŸ’µ Driving Note interface: 20
ğŸ’µ Driving Note interface: 5
âœ… Output: Item Dispensed Item_no: 1, Change: 3
âœ… PASS: Exp Item = 1, Actual Item = 1
âœ… PASS: Exp change = 3, Actual change = 3
---------------------------------
```

### ğŸ“ˆ Waveform Analysis

**Key signals to observe:**
- ğŸ”„ `current_state` - FSM state transitions
- ğŸ’° `current_credit` - Accumulated currency
- âœ… `item_dispense_valid` - Output valid pulse
- ğŸ’¸ `currency_change` - Calculated change

---

## ğŸ”® Future Enhancements

### ğŸš€ Planned Features
- [ ] ğŸ§ª UVM-based verification environment
- [ ] ğŸ”Œ Wishbone bus interface option
- [ ] ğŸ”‹ Power management modes (sleep/idle)
- [ ] ğŸ’³ Credit card payment interface
- [ ] ğŸ“º LCD display controller integration
- [ ] ğŸŒ¡ï¸ Temperature sensor for product monitoring
- [ ] ğŸŒ Network connectivity for remote monitoring
- [ ] ğŸŒ Multi-currency support (USD, EUR, GBP)

---

## ğŸ¤ Contributing

Contributions are welcome! Please follow these steps:

1. ğŸ´ Fork the repository
2. ğŸŒ¿ Create a feature branch (`git checkout -b feature/AmazingFeature`)
3. ğŸ’¾ Commit your changes (`git commit -m 'Add some AmazingFeature'`)
4. ğŸ“¤ Push to the branch (`git push origin feature/AmazingFeature`)
5. ğŸ”€ Open a Pull Request

---

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Your Name**
- ğŸ™ GitHub: [@Harish8-0](https://github.com/Harish8-0)
- ğŸ’¼ LinkedIn: [Harish M](www.linkedin.com/in/mondem-harish)
- ğŸ“§ Email: mondemharish08@gmail.com

---

## ğŸ™ Acknowledgments

- **SURE ProEd** - For project specification and guidance
- **Project Mentor**: Mr. Satish Devarapalli (Emulation Verification at Apple)
- **Course**: Integrated VLSI Internship - Front-End Design/Verification

---

## ğŸ“Š Project Statistics

| Metric | Value |
|--------|-------|
| ğŸ“ Lines of Code | ~800 (RTL + Testbench) |
| ğŸ§© Modules | 6 core modules |
| âœ… Test Cases | 3 comprehensive tests |
| â° Clock Domains | 2 (APB, System) |
| âš™ï¸ Parameterized | Fully configurable |

---

<div align="center">

### ğŸŒŸ If you found this project useful, please consider giving it a star! ğŸŒŸ

**Made with â¤ï¸ for the Digital Design Community**

[â¬† Back to Top](#-vending-machine-controller---digital-ip-core)

</div>
