

/********** PERIPHERAL: HSE **********/

/*** REGISTER: HSE_STARTUP ***/
#define HSE_STARTUP_TIMEOUT_gm ((uint16_t)0x0500)
#define HSE_STARTUP_TIMEOUT_gp 8


/********** PERIPHERAL: HSI **********/
#define HSI_STARTUP_TIMEOUT_gm ((uint16_t)0x0500)
#define HSI_STARTUP_TIMEOUT_gp 8


/********** PERIPHERAL: SRAM **********/

/*** REGISTER: SRAM_BB ***/
#define SRAM_BB_BASE_gm ((uint32_t)0x22000000)
#define SRAM_BB_BASE_gp 25


/********** PERIPHERAL: PERIPH **********/
#define PERIPH_BB_BASE_gm ((uint32_t)0x42000000)
#define PERIPH_BB_BASE_gp 25


/********** PERIPHERAL: ADC **********/

/*** REGISTER: ADC_ISR ***/
#define ADC_ISR_ADRD_gm ((uint32_t)0x00000001)
#define ADC_ISR_ADRD_gp 0
#define ADC_ISR_EOSMP_gm ((uint32_t)0x00000002)
#define ADC_ISR_EOSMP_gp 1
#define ADC_ISR_EOC_gm ((uint32_t)0x00000004)
#define ADC_ISR_EOC_gp 2
#define ADC_ISR_EOS_gm ((uint32_t)0x00000008)
#define ADC_ISR_EOS_gp 3
#define ADC_ISR_OVR_gm ((uint32_t)0x00000010)
#define ADC_ISR_OVR_gp 4
#define ADC_ISR_JEOC_gm ((uint32_t)0x00000020)
#define ADC_ISR_JEOC_gp 5
#define ADC_ISR_JEOS_gm ((uint32_t)0x00000040)
#define ADC_ISR_JEOS_gp 6
#define ADC_ISR_AWD1_gm ((uint32_t)0x00000080)
#define ADC_ISR_AWD1_gp 7
#define ADC_ISR_AWD2_gm ((uint32_t)0x00000100)
#define ADC_ISR_AWD2_gp 8
#define ADC_ISR_AWD3_gm ((uint32_t)0x00000200)
#define ADC_ISR_AWD3_gp 9
#define ADC_ISR_JQOVF_gm ((uint32_t)0x00000400)
#define ADC_ISR_JQOVF_gp 10

/*** REGISTER: ADC_IER ***/
#define ADC_IER_RDY_gm ((uint32_t)0x00000001)
#define ADC_IER_RDY_gp 0
#define ADC_IER_EOSMP_gm ((uint32_t)0x00000002)
#define ADC_IER_EOSMP_gp 1
#define ADC_IER_EOC_gm ((uint32_t)0x00000004)
#define ADC_IER_EOC_gp 2
#define ADC_IER_EOS_gm ((uint32_t)0x00000008)
#define ADC_IER_EOS_gp 3
#define ADC_IER_OVR_gm ((uint32_t)0x00000010)
#define ADC_IER_OVR_gp 4
#define ADC_IER_JEOC_gm ((uint32_t)0x00000020)
#define ADC_IER_JEOC_gp 5
#define ADC_IER_JEOS_gm ((uint32_t)0x00000040)
#define ADC_IER_JEOS_gp 6
#define ADC_IER_AWD1_gm ((uint32_t)0x00000080)
#define ADC_IER_AWD1_gp 7
#define ADC_IER_AWD2_gm ((uint32_t)0x00000100)
#define ADC_IER_AWD2_gp 8
#define ADC_IER_AWD3_gm ((uint32_t)0x00000200)
#define ADC_IER_AWD3_gp 9
#define ADC_IER_JQOVF_gm ((uint32_t)0x00000400)
#define ADC_IER_JQOVF_gp 10

/*** REGISTER: ADC_CR ***/
#define ADC_CR_ADEN_gm ((uint32_t)0x00000001)
#define ADC_CR_ADEN_gp 0
#define ADC_CR_ADDIS_gm ((uint32_t)0x00000002)
#define ADC_CR_ADDIS_gp 1
#define ADC_CR_ADSTART_gm ((uint32_t)0x00000004)
#define ADC_CR_ADSTART_gp 2
#define ADC_CR_JADSTART_gm ((uint32_t)0x00000008)
#define ADC_CR_JADSTART_gp 3
#define ADC_CR_ADSTP_gm ((uint32_t)0x00000010)
#define ADC_CR_ADSTP_gp 4
#define ADC_CR_JADSTP_gm ((uint32_t)0x00000020)
#define ADC_CR_JADSTP_gp 5
#define ADC_CR_ADVREGEN_gm ((uint32_t)0x30000000)
#define ADC_CR_ADVREGEN_gp 28
#define ADC_CR_ADVREGEN0_gm ((uint32_t)0x10000000)
#define ADC_CR_ADVREGEN0_gp 28
#define ADC_CR_ADVREGEN1_gm ((uint32_t)0x20000000)
#define ADC_CR_ADVREGEN1_gp 29
#define ADC_CR_ADCALDIF_gm ((uint32_t)0x40000000)
#define ADC_CR_ADCALDIF_gp 30
#define ADC_CR_ADCAL_gm ((uint32_t)0x80000000)
#define ADC_CR_ADCAL_gp 31

/*** REGISTER: ADC_CFGR ***/
#define ADC_CFGR_DMAEN_gm ((uint32_t)0x00000001)
#define ADC_CFGR_DMAEN_gp 0
#define ADC_CFGR_DMACFG_gm ((uint32_t)0x00000002)
#define ADC_CFGR_DMACFG_gp 1
#define ADC_CFGR_RES_gm ((uint32_t)0x00000018)
#define ADC_CFGR_RES_gp 3
#define ADC_CFGR_RES0_gm ((uint32_t)0x00000008)
#define ADC_CFGR_RES0_gp 3
#define ADC_CFGR_RES1_gm ((uint32_t)0x00000010)
#define ADC_CFGR_RES1_gp 4
#define ADC_CFGR_ALIGN_gm ((uint32_t)0x00000020)
#define ADC_CFGR_ALIGN_gp 5
#define ADC_CFGR_EXTSEL_gm ((uint32_t)0x000003C0)
#define ADC_CFGR_EXTSEL_gp 6
#define ADC_CFGR_EXTSEL0_gm ((uint32_t)0x00000040)
#define ADC_CFGR_EXTSEL0_gp 6
#define ADC_CFGR_EXTSEL1_gm ((uint32_t)0x00000080)
#define ADC_CFGR_EXTSEL1_gp 7
#define ADC_CFGR_EXTSEL2_gm ((uint32_t)0x00000100)
#define ADC_CFGR_EXTSEL2_gp 8
#define ADC_CFGR_EXTSEL3_gm ((uint32_t)0x00000200)
#define ADC_CFGR_EXTSEL3_gp 9
#define ADC_CFGR_EXTEN_gm ((uint32_t)0x00000C00)
#define ADC_CFGR_EXTEN_gp 10
#define ADC_CFGR_EXTEN0_gm ((uint32_t)0x00000400)
#define ADC_CFGR_EXTEN0_gp 10
#define ADC_CFGR_EXTEN1_gm ((uint32_t)0x00000800)
#define ADC_CFGR_EXTEN1_gp 11
#define ADC_CFGR_OVRMOD_gm ((uint32_t)0x00001000)
#define ADC_CFGR_OVRMOD_gp 12
#define ADC_CFGR_CONT_gm ((uint32_t)0x00002000)
#define ADC_CFGR_CONT_gp 13
#define ADC_CFGR_AUTDLY_gm ((uint32_t)0x00004000)
#define ADC_CFGR_AUTDLY_gp 14
#define ADC_CFGR_AUTOFF_gm ((uint32_t)0x00008000)
#define ADC_CFGR_AUTOFF_gp 15
#define ADC_CFGR_DISCEN_gm ((uint32_t)0x00010000)
#define ADC_CFGR_DISCEN_gp 16
#define ADC_CFGR_DISCNUM_gm ((uint32_t)0x000E0000)
#define ADC_CFGR_DISCNUM_gp 17
#define ADC_CFGR_DISCNUM0_gm ((uint32_t)0x00020000)
#define ADC_CFGR_DISCNUM0_gp 17
#define ADC_CFGR_DISCNUM1_gm ((uint32_t)0x00040000)
#define ADC_CFGR_DISCNUM1_gp 18
#define ADC_CFGR_DISCNUM2_gm ((uint32_t)0x00080000)
#define ADC_CFGR_DISCNUM2_gp 19
#define ADC_CFGR_JDISCEN_gm ((uint32_t)0x00100000)
#define ADC_CFGR_JDISCEN_gp 20
#define ADC_CFGR_JQM_gm ((uint32_t)0x00200000)
#define ADC_CFGR_JQM_gp 21
#define ADC_CFGR_AWD1SGL_gm ((uint32_t)0x00400000)
#define ADC_CFGR_AWD1SGL_gp 22
#define ADC_CFGR_AWD1EN_gm ((uint32_t)0x00800000)
#define ADC_CFGR_AWD1EN_gp 23
#define ADC_CFGR_JAWD1EN_gm ((uint32_t)0x01000000)
#define ADC_CFGR_JAWD1EN_gp 24
#define ADC_CFGR_JAUTO_gm ((uint32_t)0x02000000)
#define ADC_CFGR_JAUTO_gp 25
#define ADC_CFGR_AWD1CH_gm ((uint32_t)0x7C000000)
#define ADC_CFGR_AWD1CH_gp 26
#define ADC_CFGR_AWD1CH0_gm ((uint32_t)0x04000000)
#define ADC_CFGR_AWD1CH0_gp 26
#define ADC_CFGR_AWD1CH1_gm ((uint32_t)0x08000000)
#define ADC_CFGR_AWD1CH1_gp 27
#define ADC_CFGR_AWD1CH2_gm ((uint32_t)0x10000000)
#define ADC_CFGR_AWD1CH2_gp 28
#define ADC_CFGR_AWD1CH3_gm ((uint32_t)0x20000000)
#define ADC_CFGR_AWD1CH3_gp 29
#define ADC_CFGR_AWD1CH4_gm ((uint32_t)0x40000000)
#define ADC_CFGR_AWD1CH4_gp 30

/*** REGISTER: ADC_SMPR1 ***/
#define ADC_SMPR1_SMP0_gm ((uint32_t)0x00000007)
#define ADC_SMPR1_SMP0_gp 0
#define ADC_SMPR1_SMP1_gm ((uint32_t)0x00000038)
#define ADC_SMPR1_SMP1_gp 3
#define ADC_SMPR1_SMP2_gm ((uint32_t)0x000001C0)
#define ADC_SMPR1_SMP2_gp 6
#define ADC_SMPR1_SMP3_gm ((uint32_t)0x00000E00)
#define ADC_SMPR1_SMP3_gp 9
#define ADC_SMPR1_SMP4_gm ((uint32_t)0x00007000)
#define ADC_SMPR1_SMP4_gp 12
#define ADC_SMPR1_SMP5_gm ((uint32_t)0x00038000)
#define ADC_SMPR1_SMP5_gp 15
#define ADC_SMPR1_SMP6_gm ((uint32_t)0x001C0000)
#define ADC_SMPR1_SMP6_gp 18
#define ADC_SMPR1_SMP7_gm ((uint32_t)0x00E00000)
#define ADC_SMPR1_SMP7_gp 21
#define ADC_SMPR1_SMP8_gm ((uint32_t)0x07000000)
#define ADC_SMPR1_SMP8_gp 24
#define ADC_SMPR1_SMP9_gm ((uint32_t)0x38000000)
#define ADC_SMPR1_SMP9_gp 27

/*** REGISTER: ADC_SMPR2 ***/
#define ADC_SMPR2_SMP10_gm ((uint32_t)0x00000007)
#define ADC_SMPR2_SMP10_gp 0
#define ADC_SMPR2_SMP11_gm ((uint32_t)0x00000038)
#define ADC_SMPR2_SMP11_gp 3
#define ADC_SMPR2_SMP12_gm ((uint32_t)0x000001C0)
#define ADC_SMPR2_SMP12_gp 6
#define ADC_SMPR2_SMP13_gm ((uint32_t)0x00000E00)
#define ADC_SMPR2_SMP13_gp 9
#define ADC_SMPR2_SMP14_gm ((uint32_t)0x00007000)
#define ADC_SMPR2_SMP14_gp 12
#define ADC_SMPR2_SMP15_gm ((uint32_t)0x00038000)
#define ADC_SMPR2_SMP15_gp 15
#define ADC_SMPR2_SMP16_gm ((uint32_t)0x001C0000)
#define ADC_SMPR2_SMP16_gp 18
#define ADC_SMPR2_SMP17_gm ((uint32_t)0x00E00000)
#define ADC_SMPR2_SMP17_gp 21
#define ADC_SMPR2_SMP18_gm ((uint32_t)0x07000000)
#define ADC_SMPR2_SMP18_gp 24

/*** REGISTER: ADC_TR1 ***/
#define ADC_TR1_LT1_gm ((uint32_t)0x00000FFF)
#define ADC_TR1_LT1_gp 0
#define ADC_TR1_HT1_gm ((uint32_t)0x0FFF0000)
#define ADC_TR1_HT1_gp 16

/*** REGISTER: ADC_TR2 ***/
#define ADC_TR2_LT2_gm ((uint32_t)0x000000FF)
#define ADC_TR2_LT2_gp 0
#define ADC_TR2_HT2_gm ((uint32_t)0x00FF0000)
#define ADC_TR2_HT2_gp 16

/*** REGISTER: ADC_TR3 ***/
#define ADC_TR3_LT3_gm ((uint32_t)0x000000FF)
#define ADC_TR3_LT3_gp 0
#define ADC_TR3_HT3_gm ((uint32_t)0x00FF0000)
#define ADC_TR3_HT3_gp 16

/*** REGISTER: ADC_SQR1 ***/
#define ADC_SQR1_L_gm ((uint32_t)0x0000000F)
#define ADC_SQR1_L_gp 0
#define ADC_SQR1_L0_gm ((uint32_t)0x00000001)
#define ADC_SQR1_L0_gp 0
#define ADC_SQR1_L1_gm ((uint32_t)0x00000002)
#define ADC_SQR1_L1_gp 1
#define ADC_SQR1_L2_gm ((uint32_t)0x00000004)
#define ADC_SQR1_L2_gp 2
#define ADC_SQR1_L3_gm ((uint32_t)0x00000008)
#define ADC_SQR1_L3_gp 3
#define ADC_SQR1_SQ1_gm ((uint32_t)0x000007C0)
#define ADC_SQR1_SQ1_gp 6
#define ADC_SQR1_SQ2_gm ((uint32_t)0x0001F000)
#define ADC_SQR1_SQ2_gp 12
#define ADC_SQR1_SQ3_gm ((uint32_t)0x007C0000)
#define ADC_SQR1_SQ3_gp 18
#define ADC_SQR1_SQ4_gm ((uint32_t)0x1F000000)
#define ADC_SQR1_SQ4_gp 24

/*** REGISTER: ADC_SQR2 ***/
#define ADC_SQR2_SQ5_gm ((uint32_t)0x0000001F)
#define ADC_SQR2_SQ5_gp 0
#define ADC_SQR2_SQ6_gm ((uint32_t)0x000007C0)
#define ADC_SQR2_SQ6_gp 6
#define ADC_SQR2_SQ7_gm ((uint32_t)0x0001F000)
#define ADC_SQR2_SQ7_gp 12
#define ADC_SQR2_SQ8_gm ((uint32_t)0x007C0000)
#define ADC_SQR2_SQ8_gp 18
#define ADC_SQR2_SQ9_gm ((uint32_t)0x1F000000)
#define ADC_SQR2_SQ9_gp 24

/*** REGISTER: ADC_SQR3 ***/
#define ADC_SQR3_SQ10_gm ((uint32_t)0x0000001F)
#define ADC_SQR3_SQ10_gp 0
#define ADC_SQR3_SQ11_gm ((uint32_t)0x000007C0)
#define ADC_SQR3_SQ11_gp 6
#define ADC_SQR3_SQ12_gm ((uint32_t)0x0001F000)
#define ADC_SQR3_SQ12_gp 12
#define ADC_SQR3_SQ13_gm ((uint32_t)0x007C0000)
#define ADC_SQR3_SQ13_gp 18
#define ADC_SQR3_SQ14_gm ((uint32_t)0x1F000000)
#define ADC_SQR3_SQ14_gp 24
#define ADC_SQR3_SQ15_gm ((uint32_t)0x0000001F)
#define ADC_SQR3_SQ15_gp 0
#define ADC_SQR3_SQ16_gm ((uint32_t)0x000007C0)
#define ADC_SQR3_SQ16_gp 6

/*** REGISTER: ADC_DR ***/
#define ADC_DR_RDATA_gm ((uint32_t)0x0000FFFF)
#define ADC_DR_RDATA_gp 0
#define ADC_DR_RDATA0_gm ((uint32_t)0x00000001)
#define ADC_DR_RDATA0_gp 0
#define ADC_DR_RDATA1_gm ((uint32_t)0x00000002)
#define ADC_DR_RDATA1_gp 1
#define ADC_DR_RDATA2_gm ((uint32_t)0x00000004)
#define ADC_DR_RDATA2_gp 2
#define ADC_DR_RDATA3_gm ((uint32_t)0x00000008)
#define ADC_DR_RDATA3_gp 3
#define ADC_DR_RDATA4_gm ((uint32_t)0x00000010)
#define ADC_DR_RDATA4_gp 4
#define ADC_DR_RDATA5_gm ((uint32_t)0x00000020)
#define ADC_DR_RDATA5_gp 5
#define ADC_DR_RDATA6_gm ((uint32_t)0x00000040)
#define ADC_DR_RDATA6_gp 6
#define ADC_DR_RDATA7_gm ((uint32_t)0x00000080)
#define ADC_DR_RDATA7_gp 7
#define ADC_DR_RDATA8_gm ((uint32_t)0x00000100)
#define ADC_DR_RDATA8_gp 8
#define ADC_DR_RDATA9_gm ((uint32_t)0x00000200)
#define ADC_DR_RDATA9_gp 9
#define ADC_DR_RDATA10_gm ((uint32_t)0x00000400)
#define ADC_DR_RDATA10_gp 10
#define ADC_DR_RDATA11_gm ((uint32_t)0x00000800)
#define ADC_DR_RDATA11_gp 11
#define ADC_DR_RDATA12_gm ((uint32_t)0x00001000)
#define ADC_DR_RDATA12_gp 12
#define ADC_DR_RDATA13_gm ((uint32_t)0x00002000)
#define ADC_DR_RDATA13_gp 13
#define ADC_DR_RDATA14_gm ((uint32_t)0x00004000)
#define ADC_DR_RDATA14_gp 14
#define ADC_DR_RDATA15_gm ((uint32_t)0x00008000)
#define ADC_DR_RDATA15_gp 15

/*** REGISTER: ADC_JSQR ***/
#define ADC_JSQR_JL_gm ((uint32_t)0x00000003)
#define ADC_JSQR_JL_gp 0
#define ADC_JSQR_JL0_gm ((uint32_t)0x00000001)
#define ADC_JSQR_JL0_gp 0
#define ADC_JSQR_JL1_gm ((uint32_t)0x00000002)
#define ADC_JSQR_JL1_gp 1
#define ADC_JSQR_JEXTSEL_gm ((uint32_t)0x0000003C)
#define ADC_JSQR_JEXTSEL_gp 2
#define ADC_JSQR_JEXTSEL0_gm ((uint32_t)0x00000004)
#define ADC_JSQR_JEXTSEL0_gp 2
#define ADC_JSQR_JEXTSEL1_gm ((uint32_t)0x00000008)
#define ADC_JSQR_JEXTSEL1_gp 3
#define ADC_JSQR_JEXTSEL2_gm ((uint32_t)0x00000010)
#define ADC_JSQR_JEXTSEL2_gp 4
#define ADC_JSQR_JEXTSEL3_gm ((uint32_t)0x00000020)
#define ADC_JSQR_JEXTSEL3_gp 5
#define ADC_JSQR_JEXTEN_gm ((uint32_t)0x000000C0)
#define ADC_JSQR_JEXTEN_gp 6
#define ADC_JSQR_JEXTEN0_gm ((uint32_t)0x00000040)
#define ADC_JSQR_JEXTEN0_gp 6
#define ADC_JSQR_JEXTEN1_gm ((uint32_t)0x00000080)
#define ADC_JSQR_JEXTEN1_gp 7
#define ADC_JSQR_JSQ1_gm ((uint32_t)0x00001F00)
#define ADC_JSQR_JSQ1_gp 8
#define ADC_JSQR_JSQ2_gm ((uint32_t)0x0007C000)
#define ADC_JSQR_JSQ2_gp 14
#define ADC_JSQR_JSQ3_gm ((uint32_t)0x01F00000)
#define ADC_JSQR_JSQ3_gp 20
#define ADC_JSQR_JSQ4_gm ((uint32_t)0x7C000000)
#define ADC_JSQR_JSQ4_gp 26

/*** REGISTER: ADC_OFR1 ***/
#define ADC_OFR1_OFFSET1_gm ((uint32_t)0x00000FFF)
#define ADC_OFR1_OFFSET1_gp 0
#define ADC_OFR1_OFFSET1_CH_gm ((uint32_t)0x7C000000)
#define ADC_OFR1_OFFSET1_CH_gp 26
#define ADC_OFR1_OFFSET1_CH_0_gm ((uint32_t)0x04000000)
#define ADC_OFR1_OFFSET1_CH_0_gp 26
#define ADC_OFR1_OFFSET1_CH_1_gm ((uint32_t)0x08000000)
#define ADC_OFR1_OFFSET1_CH_1_gp 27
#define ADC_OFR1_OFFSET1_CH_2_gm ((uint32_t)0x10000000)
#define ADC_OFR1_OFFSET1_CH_2_gp 28
#define ADC_OFR1_OFFSET1_CH_3_gm ((uint32_t)0x20000000)
#define ADC_OFR1_OFFSET1_CH_3_gp 29
#define ADC_OFR1_OFFSET1_CH_4_gm ((uint32_t)0x40000000)
#define ADC_OFR1_OFFSET1_CH_4_gp 30
#define ADC_OFR1_OFFSET1_EN_gm ((uint32_t)0x80000000)
#define ADC_OFR1_OFFSET1_EN_gp 31

/*** REGISTER: ADC_OFR2 ***/
#define ADC_OFR2_OFFSET2_gm ((uint32_t)0x00000FFF)
#define ADC_OFR2_OFFSET2_gp 0
#define ADC_OFR2_OFFSET2_CH_gm ((uint32_t)0x7C000000)
#define ADC_OFR2_OFFSET2_CH_gp 26
#define ADC_OFR2_OFFSET2_CH_0_gm ((uint32_t)0x04000000)
#define ADC_OFR2_OFFSET2_CH_0_gp 26
#define ADC_OFR2_OFFSET2_CH_1_gm ((uint32_t)0x08000000)
#define ADC_OFR2_OFFSET2_CH_1_gp 27
#define ADC_OFR2_OFFSET2_CH_2_gm ((uint32_t)0x10000000)
#define ADC_OFR2_OFFSET2_CH_2_gp 28
#define ADC_OFR2_OFFSET2_CH_3_gm ((uint32_t)0x20000000)
#define ADC_OFR2_OFFSET2_CH_3_gp 29
#define ADC_OFR2_OFFSET2_CH_4_gm ((uint32_t)0x40000000)
#define ADC_OFR2_OFFSET2_CH_4_gp 30
#define ADC_OFR2_OFFSET2_EN_gm ((uint32_t)0x80000000)
#define ADC_OFR2_OFFSET2_EN_gp 31

/*** REGISTER: ADC_OFR3 ***/
#define ADC_OFR3_OFFSET3_gm ((uint32_t)0x00000FFF)
#define ADC_OFR3_OFFSET3_gp 0
#define ADC_OFR3_OFFSET3_CH_gm ((uint32_t)0x7C000000)
#define ADC_OFR3_OFFSET3_CH_gp 26
#define ADC_OFR3_OFFSET3_CH_0_gm ((uint32_t)0x04000000)
#define ADC_OFR3_OFFSET3_CH_0_gp 26
#define ADC_OFR3_OFFSET3_CH_1_gm ((uint32_t)0x08000000)
#define ADC_OFR3_OFFSET3_CH_1_gp 27
#define ADC_OFR3_OFFSET3_CH_2_gm ((uint32_t)0x10000000)
#define ADC_OFR3_OFFSET3_CH_2_gp 28
#define ADC_OFR3_OFFSET3_CH_3_gm ((uint32_t)0x20000000)
#define ADC_OFR3_OFFSET3_CH_3_gp 29
#define ADC_OFR3_OFFSET3_CH_4_gm ((uint32_t)0x40000000)
#define ADC_OFR3_OFFSET3_CH_4_gp 30
#define ADC_OFR3_OFFSET3_EN_gm ((uint32_t)0x80000000)
#define ADC_OFR3_OFFSET3_EN_gp 31

/*** REGISTER: ADC_OFR4 ***/
#define ADC_OFR4_OFFSET4_gm ((uint32_t)0x00000FFF)
#define ADC_OFR4_OFFSET4_gp 0
#define ADC_OFR4_OFFSET4_CH_gm ((uint32_t)0x7C000000)
#define ADC_OFR4_OFFSET4_CH_gp 26
#define ADC_OFR4_OFFSET4_CH_0_gm ((uint32_t)0x04000000)
#define ADC_OFR4_OFFSET4_CH_0_gp 26
#define ADC_OFR4_OFFSET4_CH_1_gm ((uint32_t)0x08000000)
#define ADC_OFR4_OFFSET4_CH_1_gp 27
#define ADC_OFR4_OFFSET4_CH_2_gm ((uint32_t)0x10000000)
#define ADC_OFR4_OFFSET4_CH_2_gp 28
#define ADC_OFR4_OFFSET4_CH_3_gm ((uint32_t)0x20000000)
#define ADC_OFR4_OFFSET4_CH_3_gp 29
#define ADC_OFR4_OFFSET4_CH_4_gm ((uint32_t)0x40000000)
#define ADC_OFR4_OFFSET4_CH_4_gp 30
#define ADC_OFR4_OFFSET4_EN_gm ((uint32_t)0x80000000)
#define ADC_OFR4_OFFSET4_EN_gp 31

/*** REGISTER: ADC_JDR1 ***/
#define ADC_JDR1_JDATA_gm ((uint32_t)0x0000FFFF)
#define ADC_JDR1_JDATA_gp 0
#define ADC_JDR1_JDATA0_gm ((uint32_t)0x00000001)
#define ADC_JDR1_JDATA0_gp 0
#define ADC_JDR1_JDATA1_gm ((uint32_t)0x00000002)
#define ADC_JDR1_JDATA1_gp 1
#define ADC_JDR1_JDATA2_gm ((uint32_t)0x00000004)
#define ADC_JDR1_JDATA2_gp 2
#define ADC_JDR1_JDATA3_gm ((uint32_t)0x00000008)
#define ADC_JDR1_JDATA3_gp 3
#define ADC_JDR1_JDATA4_gm ((uint32_t)0x00000010)
#define ADC_JDR1_JDATA4_gp 4
#define ADC_JDR1_JDATA5_gm ((uint32_t)0x00000020)
#define ADC_JDR1_JDATA5_gp 5
#define ADC_JDR1_JDATA6_gm ((uint32_t)0x00000040)
#define ADC_JDR1_JDATA6_gp 6
#define ADC_JDR1_JDATA7_gm ((uint32_t)0x00000080)
#define ADC_JDR1_JDATA7_gp 7
#define ADC_JDR1_JDATA8_gm ((uint32_t)0x00000100)
#define ADC_JDR1_JDATA8_gp 8
#define ADC_JDR1_JDATA9_gm ((uint32_t)0x00000200)
#define ADC_JDR1_JDATA9_gp 9
#define ADC_JDR1_JDATA10_gm ((uint32_t)0x00000400)
#define ADC_JDR1_JDATA10_gp 10
#define ADC_JDR1_JDATA11_gm ((uint32_t)0x00000800)
#define ADC_JDR1_JDATA11_gp 11
#define ADC_JDR1_JDATA12_gm ((uint32_t)0x00001000)
#define ADC_JDR1_JDATA12_gp 12
#define ADC_JDR1_JDATA13_gm ((uint32_t)0x00002000)
#define ADC_JDR1_JDATA13_gp 13
#define ADC_JDR1_JDATA14_gm ((uint32_t)0x00004000)
#define ADC_JDR1_JDATA14_gp 14
#define ADC_JDR1_JDATA15_gm ((uint32_t)0x00008000)
#define ADC_JDR1_JDATA15_gp 15

/*** REGISTER: ADC_JDR2 ***/
#define ADC_JDR2_JDATA_gm ((uint32_t)0x0000FFFF)
#define ADC_JDR2_JDATA_gp 0
#define ADC_JDR2_JDATA0_gm ((uint32_t)0x00000001)
#define ADC_JDR2_JDATA0_gp 0
#define ADC_JDR2_JDATA1_gm ((uint32_t)0x00000002)
#define ADC_JDR2_JDATA1_gp 1
#define ADC_JDR2_JDATA2_gm ((uint32_t)0x00000004)
#define ADC_JDR2_JDATA2_gp 2
#define ADC_JDR2_JDATA3_gm ((uint32_t)0x00000008)
#define ADC_JDR2_JDATA3_gp 3
#define ADC_JDR2_JDATA4_gm ((uint32_t)0x00000010)
#define ADC_JDR2_JDATA4_gp 4
#define ADC_JDR2_JDATA5_gm ((uint32_t)0x00000020)
#define ADC_JDR2_JDATA5_gp 5
#define ADC_JDR2_JDATA6_gm ((uint32_t)0x00000040)
#define ADC_JDR2_JDATA6_gp 6
#define ADC_JDR2_JDATA7_gm ((uint32_t)0x00000080)
#define ADC_JDR2_JDATA7_gp 7
#define ADC_JDR2_JDATA8_gm ((uint32_t)0x00000100)
#define ADC_JDR2_JDATA8_gp 8
#define ADC_JDR2_JDATA9_gm ((uint32_t)0x00000200)
#define ADC_JDR2_JDATA9_gp 9
#define ADC_JDR2_JDATA10_gm ((uint32_t)0x00000400)
#define ADC_JDR2_JDATA10_gp 10
#define ADC_JDR2_JDATA11_gm ((uint32_t)0x00000800)
#define ADC_JDR2_JDATA11_gp 11
#define ADC_JDR2_JDATA12_gm ((uint32_t)0x00001000)
#define ADC_JDR2_JDATA12_gp 12
#define ADC_JDR2_JDATA13_gm ((uint32_t)0x00002000)
#define ADC_JDR2_JDATA13_gp 13
#define ADC_JDR2_JDATA14_gm ((uint32_t)0x00004000)
#define ADC_JDR2_JDATA14_gp 14
#define ADC_JDR2_JDATA15_gm ((uint32_t)0x00008000)
#define ADC_JDR2_JDATA15_gp 15

/*** REGISTER: ADC_JDR3 ***/
#define ADC_JDR3_JDATA_gm ((uint32_t)0x0000FFFF)
#define ADC_JDR3_JDATA_gp 0
#define ADC_JDR3_JDATA0_gm ((uint32_t)0x00000001)
#define ADC_JDR3_JDATA0_gp 0
#define ADC_JDR3_JDATA1_gm ((uint32_t)0x00000002)
#define ADC_JDR3_JDATA1_gp 1
#define ADC_JDR3_JDATA2_gm ((uint32_t)0x00000004)
#define ADC_JDR3_JDATA2_gp 2
#define ADC_JDR3_JDATA3_gm ((uint32_t)0x00000008)
#define ADC_JDR3_JDATA3_gp 3
#define ADC_JDR3_JDATA4_gm ((uint32_t)0x00000010)
#define ADC_JDR3_JDATA4_gp 4
#define ADC_JDR3_JDATA5_gm ((uint32_t)0x00000020)
#define ADC_JDR3_JDATA5_gp 5
#define ADC_JDR3_JDATA6_gm ((uint32_t)0x00000040)
#define ADC_JDR3_JDATA6_gp 6
#define ADC_JDR3_JDATA7_gm ((uint32_t)0x00000080)
#define ADC_JDR3_JDATA7_gp 7
#define ADC_JDR3_JDATA8_gm ((uint32_t)0x00000100)
#define ADC_JDR3_JDATA8_gp 8
#define ADC_JDR3_JDATA9_gm ((uint32_t)0x00000200)
#define ADC_JDR3_JDATA9_gp 9
#define ADC_JDR3_JDATA10_gm ((uint32_t)0x00000400)
#define ADC_JDR3_JDATA10_gp 10
#define ADC_JDR3_JDATA11_gm ((uint32_t)0x00000800)
#define ADC_JDR3_JDATA11_gp 11
#define ADC_JDR3_JDATA12_gm ((uint32_t)0x00001000)
#define ADC_JDR3_JDATA12_gp 12
#define ADC_JDR3_JDATA13_gm ((uint32_t)0x00002000)
#define ADC_JDR3_JDATA13_gp 13
#define ADC_JDR3_JDATA14_gm ((uint32_t)0x00004000)
#define ADC_JDR3_JDATA14_gp 14
#define ADC_JDR3_JDATA15_gm ((uint32_t)0x00008000)
#define ADC_JDR3_JDATA15_gp 15

/*** REGISTER: ADC_JDR4 ***/
#define ADC_JDR4_JDATA_gm ((uint32_t)0x0000FFFF)
#define ADC_JDR4_JDATA_gp 0
#define ADC_JDR4_JDATA0_gm ((uint32_t)0x00000001)
#define ADC_JDR4_JDATA0_gp 0
#define ADC_JDR4_JDATA1_gm ((uint32_t)0x00000002)
#define ADC_JDR4_JDATA1_gp 1
#define ADC_JDR4_JDATA2_gm ((uint32_t)0x00000004)
#define ADC_JDR4_JDATA2_gp 2
#define ADC_JDR4_JDATA3_gm ((uint32_t)0x00000008)
#define ADC_JDR4_JDATA3_gp 3
#define ADC_JDR4_JDATA4_gm ((uint32_t)0x00000010)
#define ADC_JDR4_JDATA4_gp 4
#define ADC_JDR4_JDATA5_gm ((uint32_t)0x00000020)
#define ADC_JDR4_JDATA5_gp 5
#define ADC_JDR4_JDATA6_gm ((uint32_t)0x00000040)
#define ADC_JDR4_JDATA6_gp 6
#define ADC_JDR4_JDATA7_gm ((uint32_t)0x00000080)
#define ADC_JDR4_JDATA7_gp 7
#define ADC_JDR4_JDATA8_gm ((uint32_t)0x00000100)
#define ADC_JDR4_JDATA8_gp 8
#define ADC_JDR4_JDATA9_gm ((uint32_t)0x00000200)
#define ADC_JDR4_JDATA9_gp 9
#define ADC_JDR4_JDATA10_gm ((uint32_t)0x00000400)
#define ADC_JDR4_JDATA10_gp 10
#define ADC_JDR4_JDATA11_gm ((uint32_t)0x00000800)
#define ADC_JDR4_JDATA11_gp 11
#define ADC_JDR4_JDATA12_gm ((uint32_t)0x00001000)
#define ADC_JDR4_JDATA12_gp 12
#define ADC_JDR4_JDATA13_gm ((uint32_t)0x00002000)
#define ADC_JDR4_JDATA13_gp 13
#define ADC_JDR4_JDATA14_gm ((uint32_t)0x00004000)
#define ADC_JDR4_JDATA14_gp 14
#define ADC_JDR4_JDATA15_gm ((uint32_t)0x00008000)
#define ADC_JDR4_JDATA15_gp 15

/*** REGISTER: ADC_AWD2CR ***/
#define ADC_AWD2CR_AWD2CH_gm ((uint32_t)0x0007FFFE)
#define ADC_AWD2CR_AWD2CH_gp 1
#define ADC_AWD2CR_AWD2CH0_gm ((uint32_t)0x00000002)
#define ADC_AWD2CR_AWD2CH0_gp 1
#define ADC_AWD2CR_AWD2CH1_gm ((uint32_t)0x00000004)
#define ADC_AWD2CR_AWD2CH1_gp 2
#define ADC_AWD2CR_AWD2CH2_gm ((uint32_t)0x00000008)
#define ADC_AWD2CR_AWD2CH2_gp 3
#define ADC_AWD2CR_AWD2CH3_gm ((uint32_t)0x00000010)
#define ADC_AWD2CR_AWD2CH3_gp 4
#define ADC_AWD2CR_AWD2CH4_gm ((uint32_t)0x00000020)
#define ADC_AWD2CR_AWD2CH4_gp 5
#define ADC_AWD2CR_AWD2CH5_gm ((uint32_t)0x00000040)
#define ADC_AWD2CR_AWD2CH5_gp 6
#define ADC_AWD2CR_AWD2CH6_gm ((uint32_t)0x00000080)
#define ADC_AWD2CR_AWD2CH6_gp 7
#define ADC_AWD2CR_AWD2CH7_gm ((uint32_t)0x00000100)
#define ADC_AWD2CR_AWD2CH7_gp 8
#define ADC_AWD2CR_AWD2CH8_gm ((uint32_t)0x00000200)
#define ADC_AWD2CR_AWD2CH8_gp 9
#define ADC_AWD2CR_AWD2CH9_gm ((uint32_t)0x00000400)
#define ADC_AWD2CR_AWD2CH9_gp 10
#define ADC_AWD2CR_AWD2CH10_gm ((uint32_t)0x00000800)
#define ADC_AWD2CR_AWD2CH10_gp 11
#define ADC_AWD2CR_AWD2CH11_gm ((uint32_t)0x00001000)
#define ADC_AWD2CR_AWD2CH11_gp 12
#define ADC_AWD2CR_AWD2CH12_gm ((uint32_t)0x00002000)
#define ADC_AWD2CR_AWD2CH12_gp 13
#define ADC_AWD2CR_AWD2CH13_gm ((uint32_t)0x00004000)
#define ADC_AWD2CR_AWD2CH13_gp 14
#define ADC_AWD2CR_AWD2CH14_gm ((uint32_t)0x00008000)
#define ADC_AWD2CR_AWD2CH14_gp 15
#define ADC_AWD2CR_AWD2CH15_gm ((uint32_t)0x00010000)
#define ADC_AWD2CR_AWD2CH15_gp 16
#define ADC_AWD2CR_AWD2CH16_gm ((uint32_t)0x00020000)
#define ADC_AWD2CR_AWD2CH16_gp 17
#define ADC_AWD2CR_AWD2CH17_gm ((uint32_t)0x00030000)
#define ADC_AWD2CR_AWD2CH17_gp 16

/*** REGISTER: ADC_AWD3CR ***/
#define ADC_AWD3CR_AWD3CH_gm ((uint32_t)0x0007FFFE)
#define ADC_AWD3CR_AWD3CH_gp 1
#define ADC_AWD3CR_AWD3CH0_gm ((uint32_t)0x00000002)
#define ADC_AWD3CR_AWD3CH0_gp 1
#define ADC_AWD3CR_AWD3CH1_gm ((uint32_t)0x00000004)
#define ADC_AWD3CR_AWD3CH1_gp 2
#define ADC_AWD3CR_AWD3CH2_gm ((uint32_t)0x00000008)
#define ADC_AWD3CR_AWD3CH2_gp 3
#define ADC_AWD3CR_AWD3CH3_gm ((uint32_t)0x00000010)
#define ADC_AWD3CR_AWD3CH3_gp 4
#define ADC_AWD3CR_AWD3CH4_gm ((uint32_t)0x00000020)
#define ADC_AWD3CR_AWD3CH4_gp 5
#define ADC_AWD3CR_AWD3CH5_gm ((uint32_t)0x00000040)
#define ADC_AWD3CR_AWD3CH5_gp 6
#define ADC_AWD3CR_AWD3CH6_gm ((uint32_t)0x00000080)
#define ADC_AWD3CR_AWD3CH6_gp 7
#define ADC_AWD3CR_AWD3CH7_gm ((uint32_t)0x00000100)
#define ADC_AWD3CR_AWD3CH7_gp 8
#define ADC_AWD3CR_AWD3CH8_gm ((uint32_t)0x00000200)
#define ADC_AWD3CR_AWD3CH8_gp 9
#define ADC_AWD3CR_AWD3CH9_gm ((uint32_t)0x00000400)
#define ADC_AWD3CR_AWD3CH9_gp 10
#define ADC_AWD3CR_AWD3CH10_gm ((uint32_t)0x00000800)
#define ADC_AWD3CR_AWD3CH10_gp 11
#define ADC_AWD3CR_AWD3CH11_gm ((uint32_t)0x00001000)
#define ADC_AWD3CR_AWD3CH11_gp 12
#define ADC_AWD3CR_AWD3CH12_gm ((uint32_t)0x00002000)
#define ADC_AWD3CR_AWD3CH12_gp 13
#define ADC_AWD3CR_AWD3CH13_gm ((uint32_t)0x00004000)
#define ADC_AWD3CR_AWD3CH13_gp 14
#define ADC_AWD3CR_AWD3CH14_gm ((uint32_t)0x00008000)
#define ADC_AWD3CR_AWD3CH14_gp 15
#define ADC_AWD3CR_AWD3CH15_gm ((uint32_t)0x00010000)
#define ADC_AWD3CR_AWD3CH15_gp 16
#define ADC_AWD3CR_AWD3CH16_gm ((uint32_t)0x00020000)
#define ADC_AWD3CR_AWD3CH16_gp 17
#define ADC_AWD3CR_AWD3CH17_gm ((uint32_t)0x00030000)
#define ADC_AWD3CR_AWD3CH17_gp 16

/*** REGISTER: ADC_DIFSEL ***/
#define ADC_DIFSEL_DIFSEL_gm ((uint32_t)0x0007FFFE)
#define ADC_DIFSEL_DIFSEL_gp 1
#define ADC_DIFSEL_DIFSEL0_gm ((uint32_t)0x00000002)
#define ADC_DIFSEL_DIFSEL0_gp 1
#define ADC_DIFSEL_DIFSEL1_gm ((uint32_t)0x00000004)
#define ADC_DIFSEL_DIFSEL1_gp 2
#define ADC_DIFSEL_DIFSEL2_gm ((uint32_t)0x00000008)
#define ADC_DIFSEL_DIFSEL2_gp 3
#define ADC_DIFSEL_DIFSEL3_gm ((uint32_t)0x00000010)
#define ADC_DIFSEL_DIFSEL3_gp 4
#define ADC_DIFSEL_DIFSEL4_gm ((uint32_t)0x00000020)
#define ADC_DIFSEL_DIFSEL4_gp 5
#define ADC_DIFSEL_DIFSEL5_gm ((uint32_t)0x00000040)
#define ADC_DIFSEL_DIFSEL5_gp 6
#define ADC_DIFSEL_DIFSEL6_gm ((uint32_t)0x00000080)
#define ADC_DIFSEL_DIFSEL6_gp 7
#define ADC_DIFSEL_DIFSEL7_gm ((uint32_t)0x00000100)
#define ADC_DIFSEL_DIFSEL7_gp 8
#define ADC_DIFSEL_DIFSEL8_gm ((uint32_t)0x00000200)
#define ADC_DIFSEL_DIFSEL8_gp 9
#define ADC_DIFSEL_DIFSEL9_gm ((uint32_t)0x00000400)
#define ADC_DIFSEL_DIFSEL9_gp 10
#define ADC_DIFSEL_DIFSEL10_gm ((uint32_t)0x00000800)
#define ADC_DIFSEL_DIFSEL10_gp 11
#define ADC_DIFSEL_DIFSEL11_gm ((uint32_t)0x00001000)
#define ADC_DIFSEL_DIFSEL11_gp 12
#define ADC_DIFSEL_DIFSEL12_gm ((uint32_t)0x00002000)
#define ADC_DIFSEL_DIFSEL12_gp 13
#define ADC_DIFSEL_DIFSEL13_gm ((uint32_t)0x00004000)
#define ADC_DIFSEL_DIFSEL13_gp 14
#define ADC_DIFSEL_DIFSEL14_gm ((uint32_t)0x00008000)
#define ADC_DIFSEL_DIFSEL14_gp 15
#define ADC_DIFSEL_DIFSEL15_gm ((uint32_t)0x00010000)
#define ADC_DIFSEL_DIFSEL15_gp 16
#define ADC_DIFSEL_DIFSEL16_gm ((uint32_t)0x00020000)
#define ADC_DIFSEL_DIFSEL16_gp 17
#define ADC_DIFSEL_DIFSEL17_gm ((uint32_t)0x00030000)
#define ADC_DIFSEL_DIFSEL17_gp 16

/*** REGISTER: ADC_CALFACT ***/
#define ADC_CALFACT_CALFACT_S_gm ((uint32_t)0x0000007F)
#define ADC_CALFACT_CALFACT_S_gp 0
#define ADC_CALFACT_CALFACT_S_0_gm ((uint32_t)0x00000001)
#define ADC_CALFACT_CALFACT_S_0_gp 0
#define ADC_CALFACT_CALFACT_S_1_gm ((uint32_t)0x00000002)
#define ADC_CALFACT_CALFACT_S_1_gp 1
#define ADC_CALFACT_CALFACT_S_2_gm ((uint32_t)0x00000004)
#define ADC_CALFACT_CALFACT_S_2_gp 2
#define ADC_CALFACT_CALFACT_S_3_gm ((uint32_t)0x00000008)
#define ADC_CALFACT_CALFACT_S_3_gp 3
#define ADC_CALFACT_CALFACT_S_4_gm ((uint32_t)0x00000010)
#define ADC_CALFACT_CALFACT_S_4_gp 4
#define ADC_CALFACT_CALFACT_S_5_gm ((uint32_t)0x00000020)
#define ADC_CALFACT_CALFACT_S_5_gp 5
#define ADC_CALFACT_CALFACT_S_6_gm ((uint32_t)0x00000040)
#define ADC_CALFACT_CALFACT_S_6_gp 6
#define ADC_CALFACT_CALFACT_D_gm ((uint32_t)0x007F0000)
#define ADC_CALFACT_CALFACT_D_gp 16
#define ADC_CALFACT_CALFACT_D_0_gm ((uint32_t)0x00010000)
#define ADC_CALFACT_CALFACT_D_0_gp 16
#define ADC_CALFACT_CALFACT_D_1_gm ((uint32_t)0x00020000)
#define ADC_CALFACT_CALFACT_D_1_gp 17
#define ADC_CALFACT_CALFACT_D_2_gm ((uint32_t)0x00040000)
#define ADC_CALFACT_CALFACT_D_2_gp 18
#define ADC_CALFACT_CALFACT_D_3_gm ((uint32_t)0x00080000)
#define ADC_CALFACT_CALFACT_D_3_gp 19
#define ADC_CALFACT_CALFACT_D_4_gm ((uint32_t)0x00100000)
#define ADC_CALFACT_CALFACT_D_4_gp 20
#define ADC_CALFACT_CALFACT_D_5_gm ((uint32_t)0x00200000)
#define ADC_CALFACT_CALFACT_D_5_gp 21
#define ADC_CALFACT_CALFACT_D_6_gm ((uint32_t)0x00400000)
#define ADC_CALFACT_CALFACT_D_6_gp 22


/********** PERIPHERAL: ADC12 **********/

/*** REGISTER: ADC12_CSR ***/
#define ADC12_CSR_ADRDY_MST_gm ((uint32_t)0x00000001)
#define ADC12_CSR_ADRDY_MST_gp 0
#define ADC12_CSR_ADRDY_EOSMP_MST_gm ((uint32_t)0x00000002)
#define ADC12_CSR_ADRDY_EOSMP_MST_gp 1
#define ADC12_CSR_ADRDY_EOC_MST_gm ((uint32_t)0x00000004)
#define ADC12_CSR_ADRDY_EOC_MST_gp 2
#define ADC12_CSR_ADRDY_EOS_MST_gm ((uint32_t)0x00000008)
#define ADC12_CSR_ADRDY_EOS_MST_gp 3
#define ADC12_CSR_ADRDY_OVR_MST_gm ((uint32_t)0x00000010)
#define ADC12_CSR_ADRDY_OVR_MST_gp 4
#define ADC12_CSR_ADRDY_JEOC_MST_gm ((uint32_t)0x00000020)
#define ADC12_CSR_ADRDY_JEOC_MST_gp 5
#define ADC12_CSR_ADRDY_JEOS_MST_gm ((uint32_t)0x00000040)
#define ADC12_CSR_ADRDY_JEOS_MST_gp 6
#define ADC12_CSR_AWD1_MST_gm ((uint32_t)0x00000080)
#define ADC12_CSR_AWD1_MST_gp 7
#define ADC12_CSR_AWD2_MST_gm ((uint32_t)0x00000100)
#define ADC12_CSR_AWD2_MST_gp 8
#define ADC12_CSR_AWD3_MST_gm ((uint32_t)0x00000200)
#define ADC12_CSR_AWD3_MST_gp 9
#define ADC12_CSR_JQOVF_MST_gm ((uint32_t)0x00000400)
#define ADC12_CSR_JQOVF_MST_gp 10
#define ADC12_CSR_ADRDY_SLV_gm ((uint32_t)0x00010000)
#define ADC12_CSR_ADRDY_SLV_gp 16
#define ADC12_CSR_ADRDY_EOSMP_SLV_gm ((uint32_t)0x00020000)
#define ADC12_CSR_ADRDY_EOSMP_SLV_gp 17
#define ADC12_CSR_ADRDY_EOC_SLV_gm ((uint32_t)0x00040000)
#define ADC12_CSR_ADRDY_EOC_SLV_gp 18
#define ADC12_CSR_ADRDY_EOS_SLV_gm ((uint32_t)0x00080000)
#define ADC12_CSR_ADRDY_EOS_SLV_gp 19
#define ADC12_CSR_ADRDY_OVR_SLV_gm ((uint32_t)0x00100000)
#define ADC12_CSR_ADRDY_OVR_SLV_gp 20
#define ADC12_CSR_ADRDY_JEOC_SLV_gm ((uint32_t)0x00200000)
#define ADC12_CSR_ADRDY_JEOC_SLV_gp 21
#define ADC12_CSR_ADRDY_JEOS_SLV_gm ((uint32_t)0x00400000)
#define ADC12_CSR_ADRDY_JEOS_SLV_gp 22
#define ADC12_CSR_AWD1_SLV_gm ((uint32_t)0x00800000)
#define ADC12_CSR_AWD1_SLV_gp 23
#define ADC12_CSR_AWD2_SLV_gm ((uint32_t)0x01000000)
#define ADC12_CSR_AWD2_SLV_gp 24
#define ADC12_CSR_AWD3_SLV_gm ((uint32_t)0x02000000)
#define ADC12_CSR_AWD3_SLV_gp 25
#define ADC12_CSR_JQOVF_SLV_gm ((uint32_t)0x04000000)
#define ADC12_CSR_JQOVF_SLV_gp 26


/********** PERIPHERAL: ADC34 **********/
#define ADC34_CSR_ADRDY_MST_gm ((uint32_t)0x00000001)
#define ADC34_CSR_ADRDY_MST_gp 0
#define ADC34_CSR_ADRDY_EOSMP_MST_gm ((uint32_t)0x00000002)
#define ADC34_CSR_ADRDY_EOSMP_MST_gp 1
#define ADC34_CSR_ADRDY_EOC_MST_gm ((uint32_t)0x00000004)
#define ADC34_CSR_ADRDY_EOC_MST_gp 2
#define ADC34_CSR_ADRDY_EOS_MST_gm ((uint32_t)0x00000008)
#define ADC34_CSR_ADRDY_EOS_MST_gp 3
#define ADC34_CSR_ADRDY_OVR_MST_gm ((uint32_t)0x00000010)
#define ADC34_CSR_ADRDY_OVR_MST_gp 4
#define ADC34_CSR_ADRDY_JEOC_MST_gm ((uint32_t)0x00000020)
#define ADC34_CSR_ADRDY_JEOC_MST_gp 5
#define ADC34_CSR_ADRDY_JEOS_MST_gm ((uint32_t)0x00000040)
#define ADC34_CSR_ADRDY_JEOS_MST_gp 6
#define ADC34_CSR_AWD1_MST_gm ((uint32_t)0x00000080)
#define ADC34_CSR_AWD1_MST_gp 7
#define ADC34_CSR_AWD2_MST_gm ((uint32_t)0x00000100)
#define ADC34_CSR_AWD2_MST_gp 8
#define ADC34_CSR_AWD3_MST_gm ((uint32_t)0x00000200)
#define ADC34_CSR_AWD3_MST_gp 9
#define ADC34_CSR_JQOVF_MST_gm ((uint32_t)0x00000400)
#define ADC34_CSR_JQOVF_MST_gp 10
#define ADC34_CSR_ADRDY_SLV_gm ((uint32_t)0x00010000)
#define ADC34_CSR_ADRDY_SLV_gp 16
#define ADC34_CSR_ADRDY_EOSMP_SLV_gm ((uint32_t)0x00020000)
#define ADC34_CSR_ADRDY_EOSMP_SLV_gp 17
#define ADC34_CSR_ADRDY_EOC_SLV_gm ((uint32_t)0x00040000)
#define ADC34_CSR_ADRDY_EOC_SLV_gp 18
#define ADC34_CSR_ADRDY_EOS_SLV_gm ((uint32_t)0x00080000)
#define ADC34_CSR_ADRDY_EOS_SLV_gp 19


/********** PERIPHERAL: ADC12 **********/
#define ADC12_CSR_ADRDY_OVR_SLV_gm ((uint32_t)0x00100000)
#define ADC12_CSR_ADRDY_OVR_SLV_gp 20


/********** PERIPHERAL: ADC34 **********/
#define ADC34_CSR_ADRDY_JEOC_SLV_gm ((uint32_t)0x00200000)
#define ADC34_CSR_ADRDY_JEOC_SLV_gp 21
#define ADC34_CSR_ADRDY_JEOS_SLV_gm ((uint32_t)0x00400000)
#define ADC34_CSR_ADRDY_JEOS_SLV_gp 22
#define ADC34_CSR_AWD1_SLV_gm ((uint32_t)0x00800000)
#define ADC34_CSR_AWD1_SLV_gp 23
#define ADC34_CSR_AWD2_SLV_gm ((uint32_t)0x01000000)
#define ADC34_CSR_AWD2_SLV_gp 24
#define ADC34_CSR_AWD3_SLV_gm ((uint32_t)0x02000000)
#define ADC34_CSR_AWD3_SLV_gp 25
#define ADC34_CSR_JQOVF_SLV_gm ((uint32_t)0x04000000)
#define ADC34_CSR_JQOVF_SLV_gp 26


/********** PERIPHERAL: ADC12 **********/

/*** REGISTER: ADC12_CCR ***/
#define ADC12_CCR_MULTI_gm ((uint32_t)0x0000001F)
#define ADC12_CCR_MULTI_gp 0
#define ADC12_CCR_MULTI0_gm ((uint32_t)0x00000001)
#define ADC12_CCR_MULTI0_gp 0
#define ADC12_CCR_MULTI1_gm ((uint32_t)0x00000002)
#define ADC12_CCR_MULTI1_gp 1
#define ADC12_CCR_MULTI2_gm ((uint32_t)0x00000004)
#define ADC12_CCR_MULTI2_gp 2
#define ADC12_CCR_MULTI3_gm ((uint32_t)0x00000008)
#define ADC12_CCR_MULTI3_gp 3
#define ADC12_CCR_MULTI4_gm ((uint32_t)0x00000010)
#define ADC12_CCR_MULTI4_gp 4
#define ADC12_CCR_DELAY_gm ((uint32_t)0x00000F00)
#define ADC12_CCR_DELAY_gp 8
#define ADC12_CCR_DELAY0_gm ((uint32_t)0x00000100)
#define ADC12_CCR_DELAY0_gp 8
#define ADC12_CCR_DELAY1_gm ((uint32_t)0x00000200)
#define ADC12_CCR_DELAY1_gp 9
#define ADC12_CCR_DELAY2_gm ((uint32_t)0x00000400)
#define ADC12_CCR_DELAY2_gp 10
#define ADC12_CCR_DELAY3_gm ((uint32_t)0x00000800)
#define ADC12_CCR_DELAY3_gp 11
#define ADC12_CCR_DMACFG_gm ((uint32_t)0x00002000)
#define ADC12_CCR_DMACFG_gp 13
#define ADC12_CCR_MDMA_gm ((uint32_t)0x0000C000)
#define ADC12_CCR_MDMA_gp 14
#define ADC12_CCR_MDMA0_gm ((uint32_t)0x00004000)
#define ADC12_CCR_MDMA0_gp 14
#define ADC12_CCR_MDMA1_gm ((uint32_t)0x00008000)
#define ADC12_CCR_MDMA1_gp 15
#define ADC12_CCR_CKMODE_gm ((uint32_t)0x00030000)
#define ADC12_CCR_CKMODE_gp 16
#define ADC12_CCR_CKMODE0_gm ((uint32_t)0x00010000)
#define ADC12_CCR_CKMODE0_gp 16
#define ADC12_CCR_CKMODE1_gm ((uint32_t)0x00020000)
#define ADC12_CCR_CKMODE1_gp 17
#define ADC12_CCR_VREFEN_gm ((uint32_t)0x00400000)
#define ADC12_CCR_VREFEN_gp 22
#define ADC12_CCR_TSEN_gm ((uint32_t)0x00800000)
#define ADC12_CCR_TSEN_gp 23
#define ADC12_CCR_VBATEN_gm ((uint32_t)0x01000000)
#define ADC12_CCR_VBATEN_gp 24


/********** PERIPHERAL: ADC34 **********/
#define ADC34_CCR_MULTI_gm ((uint32_t)0x0000001F)
#define ADC34_CCR_MULTI_gp 0
#define ADC34_CCR_MULTI0_gm ((uint32_t)0x00000001)
#define ADC34_CCR_MULTI0_gp 0
#define ADC34_CCR_MULTI1_gm ((uint32_t)0x00000002)
#define ADC34_CCR_MULTI1_gp 1
#define ADC34_CCR_MULTI2_gm ((uint32_t)0x00000004)
#define ADC34_CCR_MULTI2_gp 2
#define ADC34_CCR_MULTI3_gm ((uint32_t)0x00000008)
#define ADC34_CCR_MULTI3_gp 3
#define ADC34_CCR_MULTI4_gm ((uint32_t)0x00000010)
#define ADC34_CCR_MULTI4_gp 4
#define ADC34_CCR_DELAY_gm ((uint32_t)0x00000F00)
#define ADC34_CCR_DELAY_gp 8
#define ADC34_CCR_DELAY0_gm ((uint32_t)0x00000100)
#define ADC34_CCR_DELAY0_gp 8
#define ADC34_CCR_DELAY1_gm ((uint32_t)0x00000200)
#define ADC34_CCR_DELAY1_gp 9
#define ADC34_CCR_DELAY2_gm ((uint32_t)0x00000400)
#define ADC34_CCR_DELAY2_gp 10
#define ADC34_CCR_DELAY3_gm ((uint32_t)0x00000800)
#define ADC34_CCR_DELAY3_gp 11
#define ADC34_CCR_DMACFG_gm ((uint32_t)0x00002000)
#define ADC34_CCR_DMACFG_gp 13
#define ADC34_CCR_MDMA_gm ((uint32_t)0x0000C000)
#define ADC34_CCR_MDMA_gp 14
#define ADC34_CCR_MDMA0_gm ((uint32_t)0x00004000)
#define ADC34_CCR_MDMA0_gp 14
#define ADC34_CCR_MDMA1_gm ((uint32_t)0x00008000)
#define ADC34_CCR_MDMA1_gp 15
#define ADC34_CCR_CKMODE_gm ((uint32_t)0x00030000)
#define ADC34_CCR_CKMODE_gp 16
#define ADC34_CCR_CKMODE0_gm ((uint32_t)0x00010000)
#define ADC34_CCR_CKMODE0_gp 16
#define ADC34_CCR_CKMODE1_gm ((uint32_t)0x00020000)
#define ADC34_CCR_CKMODE1_gp 17
#define ADC34_CCR_VREFEN_gm ((uint32_t)0x00400000)
#define ADC34_CCR_VREFEN_gp 22
#define ADC34_CCR_TSEN_gm ((uint32_t)0x00800000)
#define ADC34_CCR_TSEN_gp 23
#define ADC34_CCR_VBATEN_gm ((uint32_t)0x01000000)
#define ADC34_CCR_VBATEN_gp 24


/********** PERIPHERAL: ADC12 **********/

/*** REGISTER: ADC12_CDR ***/
#define ADC12_CDR_RDATA_MST_gm ((uint32_t)0x0000FFFF)
#define ADC12_CDR_RDATA_MST_gp 0
#define ADC12_CDR_RDATA_MST_0_gm ((uint32_t)0x00000001)
#define ADC12_CDR_RDATA_MST_0_gp 0
#define ADC12_CDR_RDATA_MST_1_gm ((uint32_t)0x00000002)
#define ADC12_CDR_RDATA_MST_1_gp 1
#define ADC12_CDR_RDATA_MST_2_gm ((uint32_t)0x00000004)
#define ADC12_CDR_RDATA_MST_2_gp 2
#define ADC12_CDR_RDATA_MST_3_gm ((uint32_t)0x00000008)
#define ADC12_CDR_RDATA_MST_3_gp 3
#define ADC12_CDR_RDATA_MST_4_gm ((uint32_t)0x00000010)
#define ADC12_CDR_RDATA_MST_4_gp 4
#define ADC12_CDR_RDATA_MST_5_gm ((uint32_t)0x00000020)
#define ADC12_CDR_RDATA_MST_5_gp 5
#define ADC12_CDR_RDATA_MST_6_gm ((uint32_t)0x00000040)
#define ADC12_CDR_RDATA_MST_6_gp 6
#define ADC12_CDR_RDATA_MST_7_gm ((uint32_t)0x00000080)
#define ADC12_CDR_RDATA_MST_7_gp 7
#define ADC12_CDR_RDATA_MST_8_gm ((uint32_t)0x00000100)
#define ADC12_CDR_RDATA_MST_8_gp 8
#define ADC12_CDR_RDATA_MST_9_gm ((uint32_t)0x00000200)
#define ADC12_CDR_RDATA_MST_9_gp 9
#define ADC12_CDR_RDATA_MST_10_gm ((uint32_t)0x00000400)
#define ADC12_CDR_RDATA_MST_10_gp 10
#define ADC12_CDR_RDATA_MST_11_gm ((uint32_t)0x00000800)
#define ADC12_CDR_RDATA_MST_11_gp 11
#define ADC12_CDR_RDATA_MST_12_gm ((uint32_t)0x00001000)
#define ADC12_CDR_RDATA_MST_12_gp 12
#define ADC12_CDR_RDATA_MST_13_gm ((uint32_t)0x00002000)
#define ADC12_CDR_RDATA_MST_13_gp 13
#define ADC12_CDR_RDATA_MST_14_gm ((uint32_t)0x00004000)
#define ADC12_CDR_RDATA_MST_14_gp 14
#define ADC12_CDR_RDATA_MST_15_gm ((uint32_t)0x00008000)
#define ADC12_CDR_RDATA_MST_15_gp 15
#define ADC12_CDR_RDATA_SLV_gm ((uint32_t)0xFFFF0000)
#define ADC12_CDR_RDATA_SLV_gp 16
#define ADC12_CDR_RDATA_SLV_0_gm ((uint32_t)0x00010000)
#define ADC12_CDR_RDATA_SLV_0_gp 16
#define ADC12_CDR_RDATA_SLV_1_gm ((uint32_t)0x00020000)
#define ADC12_CDR_RDATA_SLV_1_gp 17
#define ADC12_CDR_RDATA_SLV_2_gm ((uint32_t)0x00040000)
#define ADC12_CDR_RDATA_SLV_2_gp 18
#define ADC12_CDR_RDATA_SLV_3_gm ((uint32_t)0x00080000)
#define ADC12_CDR_RDATA_SLV_3_gp 19
#define ADC12_CDR_RDATA_SLV_4_gm ((uint32_t)0x00100000)
#define ADC12_CDR_RDATA_SLV_4_gp 20
#define ADC12_CDR_RDATA_SLV_5_gm ((uint32_t)0x00200000)
#define ADC12_CDR_RDATA_SLV_5_gp 21
#define ADC12_CDR_RDATA_SLV_6_gm ((uint32_t)0x00400000)
#define ADC12_CDR_RDATA_SLV_6_gp 22
#define ADC12_CDR_RDATA_SLV_7_gm ((uint32_t)0x00800000)
#define ADC12_CDR_RDATA_SLV_7_gp 23
#define ADC12_CDR_RDATA_SLV_8_gm ((uint32_t)0x01000000)
#define ADC12_CDR_RDATA_SLV_8_gp 24
#define ADC12_CDR_RDATA_SLV_9_gm ((uint32_t)0x02000000)
#define ADC12_CDR_RDATA_SLV_9_gp 25
#define ADC12_CDR_RDATA_SLV_10_gm ((uint32_t)0x04000000)
#define ADC12_CDR_RDATA_SLV_10_gp 26
#define ADC12_CDR_RDATA_SLV_11_gm ((uint32_t)0x08000000)
#define ADC12_CDR_RDATA_SLV_11_gp 27
#define ADC12_CDR_RDATA_SLV_12_gm ((uint32_t)0x10000000)
#define ADC12_CDR_RDATA_SLV_12_gp 28
#define ADC12_CDR_RDATA_SLV_13_gm ((uint32_t)0x20000000)
#define ADC12_CDR_RDATA_SLV_13_gp 29
#define ADC12_CDR_RDATA_SLV_14_gm ((uint32_t)0x40000000)
#define ADC12_CDR_RDATA_SLV_14_gp 30
#define ADC12_CDR_RDATA_SLV_15_gm ((uint32_t)0x80000000)
#define ADC12_CDR_RDATA_SLV_15_gp 31


/********** PERIPHERAL: ADC34 **********/
#define ADC34_CDR_RDATA_MST_gm ((uint32_t)0x0000FFFF)
#define ADC34_CDR_RDATA_MST_gp 0
#define ADC34_CDR_RDATA_MST_0_gm ((uint32_t)0x00000001)
#define ADC34_CDR_RDATA_MST_0_gp 0
#define ADC34_CDR_RDATA_MST_1_gm ((uint32_t)0x00000002)
#define ADC34_CDR_RDATA_MST_1_gp 1
#define ADC34_CDR_RDATA_MST_2_gm ((uint32_t)0x00000004)
#define ADC34_CDR_RDATA_MST_2_gp 2
#define ADC34_CDR_RDATA_MST_3_gm ((uint32_t)0x00000008)
#define ADC34_CDR_RDATA_MST_3_gp 3
#define ADC34_CDR_RDATA_MST_4_gm ((uint32_t)0x00000010)
#define ADC34_CDR_RDATA_MST_4_gp 4
#define ADC34_CDR_RDATA_MST_5_gm ((uint32_t)0x00000020)
#define ADC34_CDR_RDATA_MST_5_gp 5
#define ADC34_CDR_RDATA_MST_6_gm ((uint32_t)0x00000040)
#define ADC34_CDR_RDATA_MST_6_gp 6
#define ADC34_CDR_RDATA_MST_7_gm ((uint32_t)0x00000080)
#define ADC34_CDR_RDATA_MST_7_gp 7
#define ADC34_CDR_RDATA_MST_8_gm ((uint32_t)0x00000100)
#define ADC34_CDR_RDATA_MST_8_gp 8
#define ADC34_CDR_RDATA_MST_9_gm ((uint32_t)0x00000200)
#define ADC34_CDR_RDATA_MST_9_gp 9
#define ADC34_CDR_RDATA_MST_10_gm ((uint32_t)0x00000400)
#define ADC34_CDR_RDATA_MST_10_gp 10
#define ADC34_CDR_RDATA_MST_11_gm ((uint32_t)0x00000800)
#define ADC34_CDR_RDATA_MST_11_gp 11
#define ADC34_CDR_RDATA_MST_12_gm ((uint32_t)0x00001000)
#define ADC34_CDR_RDATA_MST_12_gp 12
#define ADC34_CDR_RDATA_MST_13_gm ((uint32_t)0x00002000)
#define ADC34_CDR_RDATA_MST_13_gp 13
#define ADC34_CDR_RDATA_MST_14_gm ((uint32_t)0x00004000)
#define ADC34_CDR_RDATA_MST_14_gp 14
#define ADC34_CDR_RDATA_MST_15_gm ((uint32_t)0x00008000)
#define ADC34_CDR_RDATA_MST_15_gp 15
#define ADC34_CDR_RDATA_SLV_gm ((uint32_t)0xFFFF0000)
#define ADC34_CDR_RDATA_SLV_gp 16
#define ADC34_CDR_RDATA_SLV_0_gm ((uint32_t)0x00010000)
#define ADC34_CDR_RDATA_SLV_0_gp 16
#define ADC34_CDR_RDATA_SLV_1_gm ((uint32_t)0x00020000)
#define ADC34_CDR_RDATA_SLV_1_gp 17
#define ADC34_CDR_RDATA_SLV_2_gm ((uint32_t)0x00040000)
#define ADC34_CDR_RDATA_SLV_2_gp 18
#define ADC34_CDR_RDATA_SLV_3_gm ((uint32_t)0x00080000)
#define ADC34_CDR_RDATA_SLV_3_gp 19
#define ADC34_CDR_RDATA_SLV_4_gm ((uint32_t)0x00100000)
#define ADC34_CDR_RDATA_SLV_4_gp 20
#define ADC34_CDR_RDATA_SLV_5_gm ((uint32_t)0x00200000)
#define ADC34_CDR_RDATA_SLV_5_gp 21
#define ADC34_CDR_RDATA_SLV_6_gm ((uint32_t)0x00400000)
#define ADC34_CDR_RDATA_SLV_6_gp 22
#define ADC34_CDR_RDATA_SLV_7_gm ((uint32_t)0x00800000)
#define ADC34_CDR_RDATA_SLV_7_gp 23
#define ADC34_CDR_RDATA_SLV_8_gm ((uint32_t)0x01000000)
#define ADC34_CDR_RDATA_SLV_8_gp 24
#define ADC34_CDR_RDATA_SLV_9_gm ((uint32_t)0x02000000)
#define ADC34_CDR_RDATA_SLV_9_gp 25
#define ADC34_CDR_RDATA_SLV_10_gm ((uint32_t)0x04000000)
#define ADC34_CDR_RDATA_SLV_10_gp 26
#define ADC34_CDR_RDATA_SLV_11_gm ((uint32_t)0x08000000)
#define ADC34_CDR_RDATA_SLV_11_gp 27
#define ADC34_CDR_RDATA_SLV_12_gm ((uint32_t)0x10000000)
#define ADC34_CDR_RDATA_SLV_12_gp 28
#define ADC34_CDR_RDATA_SLV_13_gm ((uint32_t)0x20000000)
#define ADC34_CDR_RDATA_SLV_13_gp 29
#define ADC34_CDR_RDATA_SLV_14_gm ((uint32_t)0x40000000)
#define ADC34_CDR_RDATA_SLV_14_gp 30
#define ADC34_CDR_RDATA_SLV_15_gm ((uint32_t)0x80000000)
#define ADC34_CDR_RDATA_SLV_15_gp 31


/********** PERIPHERAL: COMP1 **********/

/*** REGISTER: COMP1_CSR ***/
#define COMP1_CSR_COMP1EN_gm ((uint32_t)0x00000001)
#define COMP1_CSR_COMP1EN_gp 0
#define COMP1_CSR_COMP1SW1_gm ((uint32_t)0x00000002)
#define COMP1_CSR_COMP1SW1_gp 1
#define COMP1_CSR_COMP1MODE_gm ((uint32_t)0x0000000C)
#define COMP1_CSR_COMP1MODE_gp 2
#define COMP1_CSR_COMP1MODE0_gm ((uint32_t)0x00000004)
#define COMP1_CSR_COMP1MODE0_gp 2
#define COMP1_CSR_COMP1MODE1_gm ((uint32_t)0x00000008)
#define COMP1_CSR_COMP1MODE1_gp 3
#define COMP1_CSR_COMP1INSEL_gm ((uint32_t)0x00000070)
#define COMP1_CSR_COMP1INSEL_gp 4
#define COMP1_CSR_COMP1INSEL0_gm ((uint32_t)0x00000010)
#define COMP1_CSR_COMP1INSEL0_gp 4
#define COMP1_CSR_COMP1INSEL1_gm ((uint32_t)0x00000020)
#define COMP1_CSR_COMP1INSEL1_gp 5
#define COMP1_CSR_COMP1INSEL2_gm ((uint32_t)0x00000040)
#define COMP1_CSR_COMP1INSEL2_gp 6
#define COMP1_CSR_COMP1NONINSEL_gm ((uint32_t)0x00000080)
#define COMP1_CSR_COMP1NONINSEL_gp 7
#define COMP1_CSR_COMP1OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP1_CSR_COMP1OUTSEL_gp 10
#define COMP1_CSR_COMP1OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP1_CSR_COMP1OUTSEL0_gp 10
#define COMP1_CSR_COMP1OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP1_CSR_COMP1OUTSEL1_gp 11
#define COMP1_CSR_COMP1OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP1_CSR_COMP1OUTSEL2_gp 12
#define COMP1_CSR_COMP1OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP1_CSR_COMP1OUTSEL3_gp 13
#define COMP1_CSR_COMP1POL_gm ((uint32_t)0x00008000)
#define COMP1_CSR_COMP1POL_gp 15
#define COMP1_CSR_COMP1HYST_gm ((uint32_t)0x00030000)
#define COMP1_CSR_COMP1HYST_gp 16
#define COMP1_CSR_COMP1HYST0_gm ((uint32_t)0x00010000)
#define COMP1_CSR_COMP1HYST0_gp 16
#define COMP1_CSR_COMP1HYST1_gm ((uint32_t)0x00020000)
#define COMP1_CSR_COMP1HYST1_gp 17
#define COMP1_CSR_COMP1BLANKING_gm ((uint32_t)0x000C0000)
#define COMP1_CSR_COMP1BLANKING_gp 18
#define COMP1_CSR_COMP1BLANKING0_gm ((uint32_t)0x00040000)
#define COMP1_CSR_COMP1BLANKING0_gp 18
#define COMP1_CSR_COMP1BLANKING1_gm ((uint32_t)0x00080000)
#define COMP1_CSR_COMP1BLANKING1_gp 19
#define COMP1_CSR_COMP1BLANKING2_gm ((uint32_t)0x00100000)
#define COMP1_CSR_COMP1BLANKING2_gp 20
#define COMP1_CSR_COMP1OUT_gm ((uint32_t)0x40000000)
#define COMP1_CSR_COMP1OUT_gp 30
#define COMP1_CSR_COMP1LOCK_gm ((uint32_t)0x80000000)
#define COMP1_CSR_COMP1LOCK_gp 31


/********** PERIPHERAL: COMP2 **********/
#define COMP2_CSR_COMP2EN_gm ((uint32_t)0x00000001)
#define COMP2_CSR_COMP2EN_gp 0
#define COMP2_CSR_COMP2MODE_gm ((uint32_t)0x0000000C)
#define COMP2_CSR_COMP2MODE_gp 2
#define COMP2_CSR_COMP2MODE0_gm ((uint32_t)0x00000004)
#define COMP2_CSR_COMP2MODE0_gp 2
#define COMP2_CSR_COMP2MODE1_gm ((uint32_t)0x00000008)
#define COMP2_CSR_COMP2MODE1_gp 3
#define COMP2_CSR_COMP2INSEL_gm ((uint32_t)0x00000070)
#define COMP2_CSR_COMP2INSEL_gp 4
#define COMP2_CSR_COMP2INSEL0_gm ((uint32_t)0x00000010)
#define COMP2_CSR_COMP2INSEL0_gp 4
#define COMP2_CSR_COMP2INSEL1_gm ((uint32_t)0x00000020)
#define COMP2_CSR_COMP2INSEL1_gp 5
#define COMP2_CSR_COMP2INSEL2_gm ((uint32_t)0x00000040)
#define COMP2_CSR_COMP2INSEL2_gp 6
#define COMP2_CSR_COMP2NONINSEL_gm ((uint32_t)0x00000080)
#define COMP2_CSR_COMP2NONINSEL_gp 7
#define COMP2_CSR_COMP2WNDWEN_gm ((uint32_t)0x00000200)
#define COMP2_CSR_COMP2WNDWEN_gp 9
#define COMP2_CSR_COMP2OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP2_CSR_COMP2OUTSEL_gp 10
#define COMP2_CSR_COMP2OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP2_CSR_COMP2OUTSEL0_gp 10
#define COMP2_CSR_COMP2OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP2_CSR_COMP2OUTSEL1_gp 11
#define COMP2_CSR_COMP2OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP2_CSR_COMP2OUTSEL2_gp 12
#define COMP2_CSR_COMP2OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP2_CSR_COMP2OUTSEL3_gp 13
#define COMP2_CSR_COMP2POL_gm ((uint32_t)0x00008000)
#define COMP2_CSR_COMP2POL_gp 15
#define COMP2_CSR_COMP2HYST_gm ((uint32_t)0x00030000)
#define COMP2_CSR_COMP2HYST_gp 16
#define COMP2_CSR_COMP2HYST0_gm ((uint32_t)0x00010000)
#define COMP2_CSR_COMP2HYST0_gp 16
#define COMP2_CSR_COMP2HYST1_gm ((uint32_t)0x00020000)
#define COMP2_CSR_COMP2HYST1_gp 17
#define COMP2_CSR_COMP2BLANKING_gm ((uint32_t)0x000C0000)
#define COMP2_CSR_COMP2BLANKING_gp 18
#define COMP2_CSR_COMP2BLANKING0_gm ((uint32_t)0x00040000)
#define COMP2_CSR_COMP2BLANKING0_gp 18
#define COMP2_CSR_COMP2BLANKING1_gm ((uint32_t)0x00080000)
#define COMP2_CSR_COMP2BLANKING1_gp 19
#define COMP2_CSR_COMP2BLANKING2_gm ((uint32_t)0x00100000)
#define COMP2_CSR_COMP2BLANKING2_gp 20
#define COMP2_CSR_COMP2OUT_gm ((uint32_t)0x40000000)
#define COMP2_CSR_COMP2OUT_gp 30
#define COMP2_CSR_COMP2LOCK_gm ((uint32_t)0x80000000)
#define COMP2_CSR_COMP2LOCK_gp 31


/********** PERIPHERAL: COMP3 **********/
#define COMP3_CSR_COMP3EN_gm ((uint32_t)0x00000001)
#define COMP3_CSR_COMP3EN_gp 0
#define COMP3_CSR_COMP3MODE_gm ((uint32_t)0x0000000C)
#define COMP3_CSR_COMP3MODE_gp 2
#define COMP3_CSR_COMP3MODE0_gm ((uint32_t)0x00000004)
#define COMP3_CSR_COMP3MODE0_gp 2
#define COMP3_CSR_COMP3MODE1_gm ((uint32_t)0x00000008)
#define COMP3_CSR_COMP3MODE1_gp 3
#define COMP3_CSR_COMP3INSEL_gm ((uint32_t)0x00000070)
#define COMP3_CSR_COMP3INSEL_gp 4
#define COMP3_CSR_COMP3INSEL0_gm ((uint32_t)0x00000010)
#define COMP3_CSR_COMP3INSEL0_gp 4
#define COMP3_CSR_COMP3INSEL1_gm ((uint32_t)0x00000020)
#define COMP3_CSR_COMP3INSEL1_gp 5
#define COMP3_CSR_COMP3INSEL2_gm ((uint32_t)0x00000040)
#define COMP3_CSR_COMP3INSEL2_gp 6
#define COMP3_CSR_COMP3NONINSEL_gm ((uint32_t)0x00000080)
#define COMP3_CSR_COMP3NONINSEL_gp 7
#define COMP3_CSR_COMP3OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP3_CSR_COMP3OUTSEL_gp 10
#define COMP3_CSR_COMP3OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP3_CSR_COMP3OUTSEL0_gp 10
#define COMP3_CSR_COMP3OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP3_CSR_COMP3OUTSEL1_gp 11
#define COMP3_CSR_COMP3OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP3_CSR_COMP3OUTSEL2_gp 12
#define COMP3_CSR_COMP3OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP3_CSR_COMP3OUTSEL3_gp 13
#define COMP3_CSR_COMP3POL_gm ((uint32_t)0x00008000)
#define COMP3_CSR_COMP3POL_gp 15
#define COMP3_CSR_COMP3HYST_gm ((uint32_t)0x00030000)
#define COMP3_CSR_COMP3HYST_gp 16
#define COMP3_CSR_COMP3HYST0_gm ((uint32_t)0x00010000)
#define COMP3_CSR_COMP3HYST0_gp 16
#define COMP3_CSR_COMP3HYST1_gm ((uint32_t)0x00020000)
#define COMP3_CSR_COMP3HYST1_gp 17
#define COMP3_CSR_COMP3BLANKING_gm ((uint32_t)0x000C0000)
#define COMP3_CSR_COMP3BLANKING_gp 18
#define COMP3_CSR_COMP3BLANKING0_gm ((uint32_t)0x00040000)
#define COMP3_CSR_COMP3BLANKING0_gp 18
#define COMP3_CSR_COMP3BLANKING1_gm ((uint32_t)0x00080000)
#define COMP3_CSR_COMP3BLANKING1_gp 19
#define COMP3_CSR_COMP3BLANKING2_gm ((uint32_t)0x00100000)
#define COMP3_CSR_COMP3BLANKING2_gp 20
#define COMP3_CSR_COMP3OUT_gm ((uint32_t)0x40000000)
#define COMP3_CSR_COMP3OUT_gp 30
#define COMP3_CSR_COMP3LOCK_gm ((uint32_t)0x80000000)
#define COMP3_CSR_COMP3LOCK_gp 31


/********** PERIPHERAL: COMP4 **********/
#define COMP4_CSR_COMP4EN_gm ((uint32_t)0x00000001)
#define COMP4_CSR_COMP4EN_gp 0
#define COMP4_CSR_COMP4MODE_gm ((uint32_t)0x0000000C)
#define COMP4_CSR_COMP4MODE_gp 2
#define COMP4_CSR_COMP4MODE0_gm ((uint32_t)0x00000004)
#define COMP4_CSR_COMP4MODE0_gp 2
#define COMP4_CSR_COMP4MODE1_gm ((uint32_t)0x00000008)
#define COMP4_CSR_COMP4MODE1_gp 3
#define COMP4_CSR_COMP4INSEL_gm ((uint32_t)0x00000070)
#define COMP4_CSR_COMP4INSEL_gp 4
#define COMP4_CSR_COMP4INSEL0_gm ((uint32_t)0x00000010)
#define COMP4_CSR_COMP4INSEL0_gp 4
#define COMP4_CSR_COMP4INSEL1_gm ((uint32_t)0x00000020)
#define COMP4_CSR_COMP4INSEL1_gp 5
#define COMP4_CSR_COMP4INSEL2_gm ((uint32_t)0x00000040)
#define COMP4_CSR_COMP4INSEL2_gp 6
#define COMP4_CSR_COMP4NONINSEL_gm ((uint32_t)0x00000080)
#define COMP4_CSR_COMP4NONINSEL_gp 7
#define COMP4_CSR_COMP4WNDWEN_gm ((uint32_t)0x00000200)
#define COMP4_CSR_COMP4WNDWEN_gp 9
#define COMP4_CSR_COMP4OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP4_CSR_COMP4OUTSEL_gp 10
#define COMP4_CSR_COMP4OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP4_CSR_COMP4OUTSEL0_gp 10
#define COMP4_CSR_COMP4OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP4_CSR_COMP4OUTSEL1_gp 11
#define COMP4_CSR_COMP4OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP4_CSR_COMP4OUTSEL2_gp 12
#define COMP4_CSR_COMP4OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP4_CSR_COMP4OUTSEL3_gp 13
#define COMP4_CSR_COMP4POL_gm ((uint32_t)0x00008000)
#define COMP4_CSR_COMP4POL_gp 15
#define COMP4_CSR_COMP4HYST_gm ((uint32_t)0x00030000)
#define COMP4_CSR_COMP4HYST_gp 16
#define COMP4_CSR_COMP4HYST0_gm ((uint32_t)0x00010000)
#define COMP4_CSR_COMP4HYST0_gp 16
#define COMP4_CSR_COMP4HYST1_gm ((uint32_t)0x00020000)
#define COMP4_CSR_COMP4HYST1_gp 17
#define COMP4_CSR_COMP4BLANKING_gm ((uint32_t)0x000C0000)
#define COMP4_CSR_COMP4BLANKING_gp 18
#define COMP4_CSR_COMP4BLANKING0_gm ((uint32_t)0x00040000)
#define COMP4_CSR_COMP4BLANKING0_gp 18
#define COMP4_CSR_COMP4BLANKING1_gm ((uint32_t)0x00080000)
#define COMP4_CSR_COMP4BLANKING1_gp 19
#define COMP4_CSR_COMP4BLANKING2_gm ((uint32_t)0x00100000)
#define COMP4_CSR_COMP4BLANKING2_gp 20
#define COMP4_CSR_COMP4OUT_gm ((uint32_t)0x40000000)
#define COMP4_CSR_COMP4OUT_gp 30
#define COMP4_CSR_COMP4LOCK_gm ((uint32_t)0x80000000)
#define COMP4_CSR_COMP4LOCK_gp 31


/********** PERIPHERAL: COMP5 **********/
#define COMP5_CSR_COMP5EN_gm ((uint32_t)0x00000001)
#define COMP5_CSR_COMP5EN_gp 0
#define COMP5_CSR_COMP5MODE_gm ((uint32_t)0x0000000C)
#define COMP5_CSR_COMP5MODE_gp 2
#define COMP5_CSR_COMP5MODE0_gm ((uint32_t)0x00000004)
#define COMP5_CSR_COMP5MODE0_gp 2
#define COMP5_CSR_COMP5MODE1_gm ((uint32_t)0x00000008)
#define COMP5_CSR_COMP5MODE1_gp 3
#define COMP5_CSR_COMP5INSEL_gm ((uint32_t)0x00000070)
#define COMP5_CSR_COMP5INSEL_gp 4
#define COMP5_CSR_COMP5INSEL0_gm ((uint32_t)0x00000010)
#define COMP5_CSR_COMP5INSEL0_gp 4
#define COMP5_CSR_COMP5INSEL1_gm ((uint32_t)0x00000020)
#define COMP5_CSR_COMP5INSEL1_gp 5
#define COMP5_CSR_COMP5INSEL2_gm ((uint32_t)0x00000040)
#define COMP5_CSR_COMP5INSEL2_gp 6
#define COMP5_CSR_COMP5NONINSEL_gm ((uint32_t)0x00000080)
#define COMP5_CSR_COMP5NONINSEL_gp 7
#define COMP5_CSR_COMP5OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP5_CSR_COMP5OUTSEL_gp 10
#define COMP5_CSR_COMP5OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP5_CSR_COMP5OUTSEL0_gp 10
#define COMP5_CSR_COMP5OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP5_CSR_COMP5OUTSEL1_gp 11
#define COMP5_CSR_COMP5OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP5_CSR_COMP5OUTSEL2_gp 12
#define COMP5_CSR_COMP5OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP5_CSR_COMP5OUTSEL3_gp 13
#define COMP5_CSR_COMP5POL_gm ((uint32_t)0x00008000)
#define COMP5_CSR_COMP5POL_gp 15
#define COMP5_CSR_COMP5HYST_gm ((uint32_t)0x00030000)
#define COMP5_CSR_COMP5HYST_gp 16
#define COMP5_CSR_COMP5HYST0_gm ((uint32_t)0x00010000)
#define COMP5_CSR_COMP5HYST0_gp 16
#define COMP5_CSR_COMP5HYST1_gm ((uint32_t)0x00020000)
#define COMP5_CSR_COMP5HYST1_gp 17
#define COMP5_CSR_COMP5BLANKING_gm ((uint32_t)0x000C0000)
#define COMP5_CSR_COMP5BLANKING_gp 18
#define COMP5_CSR_COMP5BLANKING0_gm ((uint32_t)0x00040000)
#define COMP5_CSR_COMP5BLANKING0_gp 18
#define COMP5_CSR_COMP5BLANKING1_gm ((uint32_t)0x00080000)
#define COMP5_CSR_COMP5BLANKING1_gp 19
#define COMP5_CSR_COMP5BLANKING2_gm ((uint32_t)0x00100000)
#define COMP5_CSR_COMP5BLANKING2_gp 20
#define COMP5_CSR_COMP5OUT_gm ((uint32_t)0x40000000)
#define COMP5_CSR_COMP5OUT_gp 30
#define COMP5_CSR_COMP5LOCK_gm ((uint32_t)0x80000000)
#define COMP5_CSR_COMP5LOCK_gp 31


/********** PERIPHERAL: COMP6 **********/
#define COMP6_CSR_COMP6EN_gm ((uint32_t)0x00000001)
#define COMP6_CSR_COMP6EN_gp 0
#define COMP6_CSR_COMP6MODE_gm ((uint32_t)0x0000000C)
#define COMP6_CSR_COMP6MODE_gp 2
#define COMP6_CSR_COMP6MODE0_gm ((uint32_t)0x00000004)
#define COMP6_CSR_COMP6MODE0_gp 2
#define COMP6_CSR_COMP6MODE1_gm ((uint32_t)0x00000008)
#define COMP6_CSR_COMP6MODE1_gp 3
#define COMP6_CSR_COMP6INSEL_gm ((uint32_t)0x00000070)
#define COMP6_CSR_COMP6INSEL_gp 4
#define COMP6_CSR_COMP6INSEL0_gm ((uint32_t)0x00000010)
#define COMP6_CSR_COMP6INSEL0_gp 4
#define COMP6_CSR_COMP6INSEL1_gm ((uint32_t)0x00000020)
#define COMP6_CSR_COMP6INSEL1_gp 5
#define COMP6_CSR_COMP6INSEL2_gm ((uint32_t)0x00000040)
#define COMP6_CSR_COMP6INSEL2_gp 6
#define COMP6_CSR_COMP6NONINSEL_gm ((uint32_t)0x00000080)
#define COMP6_CSR_COMP6NONINSEL_gp 7
#define COMP6_CSR_COMP6WNDWEN_gm ((uint32_t)0x00000200)
#define COMP6_CSR_COMP6WNDWEN_gp 9
#define COMP6_CSR_COMP6OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP6_CSR_COMP6OUTSEL_gp 10
#define COMP6_CSR_COMP6OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP6_CSR_COMP6OUTSEL0_gp 10
#define COMP6_CSR_COMP6OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP6_CSR_COMP6OUTSEL1_gp 11
#define COMP6_CSR_COMP6OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP6_CSR_COMP6OUTSEL2_gp 12
#define COMP6_CSR_COMP6OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP6_CSR_COMP6OUTSEL3_gp 13
#define COMP6_CSR_COMP6POL_gm ((uint32_t)0x00008000)
#define COMP6_CSR_COMP6POL_gp 15
#define COMP6_CSR_COMP6HYST_gm ((uint32_t)0x00030000)
#define COMP6_CSR_COMP6HYST_gp 16
#define COMP6_CSR_COMP6HYST0_gm ((uint32_t)0x00010000)
#define COMP6_CSR_COMP6HYST0_gp 16
#define COMP6_CSR_COMP6HYST1_gm ((uint32_t)0x00020000)
#define COMP6_CSR_COMP6HYST1_gp 17
#define COMP6_CSR_COMP6BLANKING_gm ((uint32_t)0x000C0000)
#define COMP6_CSR_COMP6BLANKING_gp 18
#define COMP6_CSR_COMP6BLANKING0_gm ((uint32_t)0x00040000)
#define COMP6_CSR_COMP6BLANKING0_gp 18
#define COMP6_CSR_COMP6BLANKING1_gm ((uint32_t)0x00080000)
#define COMP6_CSR_COMP6BLANKING1_gp 19
#define COMP6_CSR_COMP6BLANKING2_gm ((uint32_t)0x00100000)
#define COMP6_CSR_COMP6BLANKING2_gp 20
#define COMP6_CSR_COMP6OUT_gm ((uint32_t)0x40000000)
#define COMP6_CSR_COMP6OUT_gp 30
#define COMP6_CSR_COMP6LOCK_gm ((uint32_t)0x80000000)
#define COMP6_CSR_COMP6LOCK_gp 31


/********** PERIPHERAL: COMP7 **********/
#define COMP7_CSR_COMP7EN_gm ((uint32_t)0x00000001)
#define COMP7_CSR_COMP7EN_gp 0
#define COMP7_CSR_COMP7MODE_gm ((uint32_t)0x0000000C)
#define COMP7_CSR_COMP7MODE_gp 2
#define COMP7_CSR_COMP7MODE0_gm ((uint32_t)0x00000004)
#define COMP7_CSR_COMP7MODE0_gp 2
#define COMP7_CSR_COMP7MODE1_gm ((uint32_t)0x00000008)
#define COMP7_CSR_COMP7MODE1_gp 3
#define COMP7_CSR_COMP7INSEL_gm ((uint32_t)0x00000070)
#define COMP7_CSR_COMP7INSEL_gp 4
#define COMP7_CSR_COMP7INSEL0_gm ((uint32_t)0x00000010)
#define COMP7_CSR_COMP7INSEL0_gp 4
#define COMP7_CSR_COMP7INSEL1_gm ((uint32_t)0x00000020)
#define COMP7_CSR_COMP7INSEL1_gp 5
#define COMP7_CSR_COMP7INSEL2_gm ((uint32_t)0x00000040)
#define COMP7_CSR_COMP7INSEL2_gp 6
#define COMP7_CSR_COMP7NONINSEL_gm ((uint32_t)0x00000080)
#define COMP7_CSR_COMP7NONINSEL_gp 7
#define COMP7_CSR_COMP7OUTSEL_gm ((uint32_t)0x00003C00)
#define COMP7_CSR_COMP7OUTSEL_gp 10
#define COMP7_CSR_COMP7OUTSEL0_gm ((uint32_t)0x00000400)
#define COMP7_CSR_COMP7OUTSEL0_gp 10
#define COMP7_CSR_COMP7OUTSEL1_gm ((uint32_t)0x00000800)
#define COMP7_CSR_COMP7OUTSEL1_gp 11
#define COMP7_CSR_COMP7OUTSEL2_gm ((uint32_t)0x00001000)
#define COMP7_CSR_COMP7OUTSEL2_gp 12
#define COMP7_CSR_COMP7OUTSEL3_gm ((uint32_t)0x00002000)
#define COMP7_CSR_COMP7OUTSEL3_gp 13
#define COMP7_CSR_COMP7POL_gm ((uint32_t)0x00008000)
#define COMP7_CSR_COMP7POL_gp 15
#define COMP7_CSR_COMP7HYST_gm ((uint32_t)0x00030000)
#define COMP7_CSR_COMP7HYST_gp 16
#define COMP7_CSR_COMP7HYST0_gm ((uint32_t)0x00010000)
#define COMP7_CSR_COMP7HYST0_gp 16
#define COMP7_CSR_COMP7HYST1_gm ((uint32_t)0x00020000)
#define COMP7_CSR_COMP7HYST1_gp 17
#define COMP7_CSR_COMP7BLANKING_gm ((uint32_t)0x000C0000)
#define COMP7_CSR_COMP7BLANKING_gp 18
#define COMP7_CSR_COMP7BLANKING0_gm ((uint32_t)0x00040000)
#define COMP7_CSR_COMP7BLANKING0_gp 18
#define COMP7_CSR_COMP7BLANKING1_gm ((uint32_t)0x00080000)
#define COMP7_CSR_COMP7BLANKING1_gp 19
#define COMP7_CSR_COMP7BLANKING2_gm ((uint32_t)0x00100000)
#define COMP7_CSR_COMP7BLANKING2_gp 20
#define COMP7_CSR_COMP7OUT_gm ((uint32_t)0x40000000)
#define COMP7_CSR_COMP7OUT_gp 30
#define COMP7_CSR_COMP7LOCK_gm ((uint32_t)0x80000000)
#define COMP7_CSR_COMP7LOCK_gp 31


/********** PERIPHERAL: COMP **********/
#define COMP_CSR_COMPxEN_gm ((uint32_t)0x00000001)
#define COMP_CSR_COMPxEN_gp 0
#define COMP_CSR_COMP1SW1_gm ((uint32_t)0x00000002)
#define COMP_CSR_COMP1SW1_gp 1
#define COMP_CSR_COMPxMODE_gm ((uint32_t)0x0000000C)
#define COMP_CSR_COMPxMODE_gp 2
#define COMP_CSR_COMPxMODE_0_gm ((uint32_t)0x00000004)
#define COMP_CSR_COMPxMODE_0_gp 2
#define COMP_CSR_COMPxMODE_1_gm ((uint32_t)0x00000008)
#define COMP_CSR_COMPxMODE_1_gp 3
#define COMP_CSR_COMPxINSEL_gm ((uint32_t)0x00000070)
#define COMP_CSR_COMPxINSEL_gp 4
#define COMP_CSR_COMPxINSEL_0_gm ((uint32_t)0x00000010)
#define COMP_CSR_COMPxINSEL_0_gp 4
#define COMP_CSR_COMPxINSEL_1_gm ((uint32_t)0x00000020)
#define COMP_CSR_COMPxINSEL_1_gp 5
#define COMP_CSR_COMPxINSEL_2_gm ((uint32_t)0x00000040)
#define COMP_CSR_COMPxINSEL_2_gp 6
#define COMP_CSR_COMPxNONINSEL_gm ((uint32_t)0x00000080)
#define COMP_CSR_COMPxNONINSEL_gp 7
#define COMP_CSR_COMPxWNDWEN_gm ((uint32_t)0x00000200)
#define COMP_CSR_COMPxWNDWEN_gp 9
#define COMP_CSR_COMPxOUTSEL_gm ((uint32_t)0x00003C00)
#define COMP_CSR_COMPxOUTSEL_gp 10
#define COMP_CSR_COMPxOUTSEL_0_gm ((uint32_t)0x00000400)
#define COMP_CSR_COMPxOUTSEL_0_gp 10
#define COMP_CSR_COMPxOUTSEL_1_gm ((uint32_t)0x00000800)
#define COMP_CSR_COMPxOUTSEL_1_gp 11
#define COMP_CSR_COMPxOUTSEL_2_gm ((uint32_t)0x00001000)
#define COMP_CSR_COMPxOUTSEL_2_gp 12
#define COMP_CSR_COMPxOUTSEL_3_gm ((uint32_t)0x00002000)
#define COMP_CSR_COMPxOUTSEL_3_gp 13
#define COMP_CSR_COMPxPOL_gm ((uint32_t)0x00008000)
#define COMP_CSR_COMPxPOL_gp 15
#define COMP_CSR_COMPxHYST_gm ((uint32_t)0x00030000)
#define COMP_CSR_COMPxHYST_gp 16
#define COMP_CSR_COMPxHYST_0_gm ((uint32_t)0x00010000)
#define COMP_CSR_COMPxHYST_0_gp 16
#define COMP_CSR_COMPxHYST_1_gm ((uint32_t)0x00020000)
#define COMP_CSR_COMPxHYST_1_gp 17
#define COMP_CSR_COMPxBLANKING_gm ((uint32_t)0x000C0000)
#define COMP_CSR_COMPxBLANKING_gp 18
#define COMP_CSR_COMPxBLANKING_0_gm ((uint32_t)0x00040000)
#define COMP_CSR_COMPxBLANKING_0_gp 18
#define COMP_CSR_COMPxBLANKING_1_gm ((uint32_t)0x00080000)
#define COMP_CSR_COMPxBLANKING_1_gp 19
#define COMP_CSR_COMPxBLANKING_2_gm ((uint32_t)0x00100000)
#define COMP_CSR_COMPxBLANKING_2_gp 20
#define COMP_CSR_COMPxOUT_gm ((uint32_t)0x40000000)
#define COMP_CSR_COMPxOUT_gp 30
#define COMP_CSR_COMPxLOCK_gm ((uint32_t)0x80000000)
#define COMP_CSR_COMPxLOCK_gp 31


/********** PERIPHERAL: OPAMP1 **********/
#define OPAMP1_CSR_OPAMP1EN_gm ((uint32_t)0x00000001)
#define OPAMP1_CSR_OPAMP1EN_gp 0
#define OPAMP1_CSR_FORCEVP_gm ((uint32_t)0x00000002)
#define OPAMP1_CSR_FORCEVP_gp 1
#define OPAMP1_CSR_VPSEL_gm ((uint32_t)0x0000000C)
#define OPAMP1_CSR_VPSEL_gp 2
#define OPAMP1_CSR_VPSEL0_gm ((uint32_t)0x00000004)
#define OPAMP1_CSR_VPSEL0_gp 2
#define OPAMP1_CSR_VPSEL1_gm ((uint32_t)0x00000008)
#define OPAMP1_CSR_VPSEL1_gp 3
#define OPAMP1_CSR_VMSEL_gm ((uint32_t)0x00000060)
#define OPAMP1_CSR_VMSEL_gp 5
#define OPAMP1_CSR_VMSEL0_gm ((uint32_t)0x00000020)
#define OPAMP1_CSR_VMSEL0_gp 5
#define OPAMP1_CSR_VMSEL1_gm ((uint32_t)0x00000040)
#define OPAMP1_CSR_VMSEL1_gp 6
#define OPAMP1_CSR_TCMEN_gm ((uint32_t)0x00000080)
#define OPAMP1_CSR_TCMEN_gp 7
#define OPAMP1_CSR_VMSSEL_gm ((uint32_t)0x00000100)
#define OPAMP1_CSR_VMSSEL_gp 8
#define OPAMP1_CSR_VPSSEL_gm ((uint32_t)0x00000600)
#define OPAMP1_CSR_VPSSEL_gp 9
#define OPAMP1_CSR_VPSSEL0_gm ((uint32_t)0x00000200)
#define OPAMP1_CSR_VPSSEL0_gp 9
#define OPAMP1_CSR_VPSSEL1_gm ((uint32_t)0x00000400)
#define OPAMP1_CSR_VPSSEL1_gp 10
#define OPAMP1_CSR_CALON_gm ((uint32_t)0x00000800)
#define OPAMP1_CSR_CALON_gp 11
#define OPAMP1_CSR_CALSEL_gm ((uint32_t)0x00003000)
#define OPAMP1_CSR_CALSEL_gp 12
#define OPAMP1_CSR_CALSEL0_gm ((uint32_t)0x00001000)
#define OPAMP1_CSR_CALSEL0_gp 12
#define OPAMP1_CSR_CALSEL1_gm ((uint32_t)0x00002000)
#define OPAMP1_CSR_CALSEL1_gp 13
#define OPAMP1_CSR_PGGAIN_gm ((uint32_t)0x0003C000)
#define OPAMP1_CSR_PGGAIN_gp 14
#define OPAMP1_CSR_PGGAIN0_gm ((uint32_t)0x00004000)
#define OPAMP1_CSR_PGGAIN0_gp 14
#define OPAMP1_CSR_PGGAIN1_gm ((uint32_t)0x00008000)
#define OPAMP1_CSR_PGGAIN1_gp 15
#define OPAMP1_CSR_PGGAIN2_gm ((uint32_t)0x00010000)
#define OPAMP1_CSR_PGGAIN2_gp 16
#define OPAMP1_CSR_PGGAIN3_gm ((uint32_t)0x00020000)
#define OPAMP1_CSR_PGGAIN3_gp 17
#define OPAMP1_CSR_USERTRIM_gm ((uint32_t)0x00040000)
#define OPAMP1_CSR_USERTRIM_gp 18
#define OPAMP1_CSR_TRIMOFFSETP_gm ((uint32_t)0x00F80000)
#define OPAMP1_CSR_TRIMOFFSETP_gp 19
#define OPAMP1_CSR_TRIMOFFSETN_gm ((uint32_t)0x1F000000)
#define OPAMP1_CSR_TRIMOFFSETN_gp 24
#define OPAMP1_CSR_TSTREF_gm ((uint32_t)0x20000000)
#define OPAMP1_CSR_TSTREF_gp 29
#define OPAMP1_CSR_OUTCAL_gm ((uint32_t)0x40000000)
#define OPAMP1_CSR_OUTCAL_gp 30
#define OPAMP1_CSR_LOCK_gm ((uint32_t)0x80000000)
#define OPAMP1_CSR_LOCK_gp 31


/********** PERIPHERAL: OPAMP2 **********/
#define OPAMP2_CSR_OPAMP2EN_gm ((uint32_t)0x00000001)
#define OPAMP2_CSR_OPAMP2EN_gp 0
#define OPAMP2_CSR_FORCEVP_gm ((uint32_t)0x00000002)
#define OPAMP2_CSR_FORCEVP_gp 1
#define OPAMP2_CSR_VPSEL_gm ((uint32_t)0x0000000C)
#define OPAMP2_CSR_VPSEL_gp 2
#define OPAMP2_CSR_VPSEL0_gm ((uint32_t)0x00000004)
#define OPAMP2_CSR_VPSEL0_gp 2
#define OPAMP2_CSR_VPSEL1_gm ((uint32_t)0x00000008)
#define OPAMP2_CSR_VPSEL1_gp 3
#define OPAMP2_CSR_VMSEL_gm ((uint32_t)0x00000060)
#define OPAMP2_CSR_VMSEL_gp 5
#define OPAMP2_CSR_VMSEL0_gm ((uint32_t)0x00000020)
#define OPAMP2_CSR_VMSEL0_gp 5
#define OPAMP2_CSR_VMSEL1_gm ((uint32_t)0x00000040)
#define OPAMP2_CSR_VMSEL1_gp 6
#define OPAMP2_CSR_TCMEN_gm ((uint32_t)0x00000080)
#define OPAMP2_CSR_TCMEN_gp 7
#define OPAMP2_CSR_VMSSEL_gm ((uint32_t)0x00000100)
#define OPAMP2_CSR_VMSSEL_gp 8
#define OPAMP2_CSR_VPSSEL_gm ((uint32_t)0x00000600)
#define OPAMP2_CSR_VPSSEL_gp 9
#define OPAMP2_CSR_VPSSEL0_gm ((uint32_t)0x00000200)
#define OPAMP2_CSR_VPSSEL0_gp 9
#define OPAMP2_CSR_VPSSEL1_gm ((uint32_t)0x00000400)
#define OPAMP2_CSR_VPSSEL1_gp 10
#define OPAMP2_CSR_CALON_gm ((uint32_t)0x00000800)
#define OPAMP2_CSR_CALON_gp 11
#define OPAMP2_CSR_CALSEL_gm ((uint32_t)0x00003000)
#define OPAMP2_CSR_CALSEL_gp 12
#define OPAMP2_CSR_CALSEL0_gm ((uint32_t)0x00001000)
#define OPAMP2_CSR_CALSEL0_gp 12
#define OPAMP2_CSR_CALSEL1_gm ((uint32_t)0x00002000)
#define OPAMP2_CSR_CALSEL1_gp 13
#define OPAMP2_CSR_PGGAIN_gm ((uint32_t)0x0003C000)
#define OPAMP2_CSR_PGGAIN_gp 14
#define OPAMP2_CSR_PGGAIN0_gm ((uint32_t)0x00004000)
#define OPAMP2_CSR_PGGAIN0_gp 14
#define OPAMP2_CSR_PGGAIN1_gm ((uint32_t)0x00008000)
#define OPAMP2_CSR_PGGAIN1_gp 15
#define OPAMP2_CSR_PGGAIN2_gm ((uint32_t)0x00010000)
#define OPAMP2_CSR_PGGAIN2_gp 16
#define OPAMP2_CSR_PGGAIN3_gm ((uint32_t)0x00020000)
#define OPAMP2_CSR_PGGAIN3_gp 17
#define OPAMP2_CSR_USERTRIM_gm ((uint32_t)0x00040000)
#define OPAMP2_CSR_USERTRIM_gp 18
#define OPAMP2_CSR_TRIMOFFSETP_gm ((uint32_t)0x00F80000)
#define OPAMP2_CSR_TRIMOFFSETP_gp 19
#define OPAMP2_CSR_TRIMOFFSETN_gm ((uint32_t)0x1F000000)
#define OPAMP2_CSR_TRIMOFFSETN_gp 24
#define OPAMP2_CSR_TSTREF_gm ((uint32_t)0x20000000)
#define OPAMP2_CSR_TSTREF_gp 29
#define OPAMP2_CSR_OUTCAL_gm ((uint32_t)0x40000000)
#define OPAMP2_CSR_OUTCAL_gp 30
#define OPAMP2_CSR_LOCK_gm ((uint32_t)0x80000000)
#define OPAMP2_CSR_LOCK_gp 31


/********** PERIPHERAL: OPAMP3 **********/
#define OPAMP3_CSR_OPAMP3EN_gm ((uint32_t)0x00000001)
#define OPAMP3_CSR_OPAMP3EN_gp 0
#define OPAMP3_CSR_FORCEVP_gm ((uint32_t)0x00000002)
#define OPAMP3_CSR_FORCEVP_gp 1
#define OPAMP3_CSR_VPSEL_gm ((uint32_t)0x0000000C)
#define OPAMP3_CSR_VPSEL_gp 2
#define OPAMP3_CSR_VPSEL0_gm ((uint32_t)0x00000004)
#define OPAMP3_CSR_VPSEL0_gp 2
#define OPAMP3_CSR_VPSEL1_gm ((uint32_t)0x00000008)
#define OPAMP3_CSR_VPSEL1_gp 3
#define OPAMP3_CSR_VMSEL_gm ((uint32_t)0x00000060)
#define OPAMP3_CSR_VMSEL_gp 5
#define OPAMP3_CSR_VMSEL0_gm ((uint32_t)0x00000020)
#define OPAMP3_CSR_VMSEL0_gp 5
#define OPAMP3_CSR_VMSEL1_gm ((uint32_t)0x00000040)
#define OPAMP3_CSR_VMSEL1_gp 6
#define OPAMP3_CSR_TCMEN_gm ((uint32_t)0x00000080)
#define OPAMP3_CSR_TCMEN_gp 7
#define OPAMP3_CSR_VMSSEL_gm ((uint32_t)0x00000100)
#define OPAMP3_CSR_VMSSEL_gp 8
#define OPAMP3_CSR_VPSSEL_gm ((uint32_t)0x00000600)
#define OPAMP3_CSR_VPSSEL_gp 9
#define OPAMP3_CSR_VPSSEL0_gm ((uint32_t)0x00000200)
#define OPAMP3_CSR_VPSSEL0_gp 9
#define OPAMP3_CSR_VPSSEL1_gm ((uint32_t)0x00000400)
#define OPAMP3_CSR_VPSSEL1_gp 10
#define OPAMP3_CSR_CALON_gm ((uint32_t)0x00000800)
#define OPAMP3_CSR_CALON_gp 11
#define OPAMP3_CSR_CALSEL_gm ((uint32_t)0x00003000)
#define OPAMP3_CSR_CALSEL_gp 12
#define OPAMP3_CSR_CALSEL0_gm ((uint32_t)0x00001000)
#define OPAMP3_CSR_CALSEL0_gp 12
#define OPAMP3_CSR_CALSEL1_gm ((uint32_t)0x00002000)
#define OPAMP3_CSR_CALSEL1_gp 13
#define OPAMP3_CSR_PGGAIN_gm ((uint32_t)0x0003C000)
#define OPAMP3_CSR_PGGAIN_gp 14
#define OPAMP3_CSR_PGGAIN0_gm ((uint32_t)0x00004000)
#define OPAMP3_CSR_PGGAIN0_gp 14
#define OPAMP3_CSR_PGGAIN1_gm ((uint32_t)0x00008000)
#define OPAMP3_CSR_PGGAIN1_gp 15
#define OPAMP3_CSR_PGGAIN2_gm ((uint32_t)0x00010000)
#define OPAMP3_CSR_PGGAIN2_gp 16
#define OPAMP3_CSR_PGGAIN3_gm ((uint32_t)0x00020000)
#define OPAMP3_CSR_PGGAIN3_gp 17
#define OPAMP3_CSR_USERTRIM_gm ((uint32_t)0x00040000)
#define OPAMP3_CSR_USERTRIM_gp 18
#define OPAMP3_CSR_TRIMOFFSETP_gm ((uint32_t)0x00F80000)
#define OPAMP3_CSR_TRIMOFFSETP_gp 19
#define OPAMP3_CSR_TRIMOFFSETN_gm ((uint32_t)0x1F000000)
#define OPAMP3_CSR_TRIMOFFSETN_gp 24
#define OPAMP3_CSR_TSTREF_gm ((uint32_t)0x20000000)
#define OPAMP3_CSR_TSTREF_gp 29
#define OPAMP3_CSR_OUTCAL_gm ((uint32_t)0x40000000)
#define OPAMP3_CSR_OUTCAL_gp 30
#define OPAMP3_CSR_LOCK_gm ((uint32_t)0x80000000)
#define OPAMP3_CSR_LOCK_gp 31


/********** PERIPHERAL: OPAMP4 **********/
#define OPAMP4_CSR_OPAMP4EN_gm ((uint32_t)0x00000001)
#define OPAMP4_CSR_OPAMP4EN_gp 0
#define OPAMP4_CSR_FORCEVP_gm ((uint32_t)0x00000002)
#define OPAMP4_CSR_FORCEVP_gp 1
#define OPAMP4_CSR_VPSEL_gm ((uint32_t)0x0000000C)
#define OPAMP4_CSR_VPSEL_gp 2
#define OPAMP4_CSR_VPSEL0_gm ((uint32_t)0x00000004)
#define OPAMP4_CSR_VPSEL0_gp 2
#define OPAMP4_CSR_VPSEL1_gm ((uint32_t)0x00000008)
#define OPAMP4_CSR_VPSEL1_gp 3
#define OPAMP4_CSR_VMSEL_gm ((uint32_t)0x00000060)
#define OPAMP4_CSR_VMSEL_gp 5
#define OPAMP4_CSR_VMSEL0_gm ((uint32_t)0x00000020)
#define OPAMP4_CSR_VMSEL0_gp 5
#define OPAMP4_CSR_VMSEL1_gm ((uint32_t)0x00000040)
#define OPAMP4_CSR_VMSEL1_gp 6
#define OPAMP4_CSR_TCMEN_gm ((uint32_t)0x00000080)
#define OPAMP4_CSR_TCMEN_gp 7
#define OPAMP4_CSR_VMSSEL_gm ((uint32_t)0x00000100)
#define OPAMP4_CSR_VMSSEL_gp 8
#define OPAMP4_CSR_VPSSEL_gm ((uint32_t)0x00000600)
#define OPAMP4_CSR_VPSSEL_gp 9
#define OPAMP4_CSR_VPSSEL0_gm ((uint32_t)0x00000200)
#define OPAMP4_CSR_VPSSEL0_gp 9
#define OPAMP4_CSR_VPSSEL1_gm ((uint32_t)0x00000400)
#define OPAMP4_CSR_VPSSEL1_gp 10
#define OPAMP4_CSR_CALON_gm ((uint32_t)0x00000800)
#define OPAMP4_CSR_CALON_gp 11
#define OPAMP4_CSR_CALSEL_gm ((uint32_t)0x00003000)
#define OPAMP4_CSR_CALSEL_gp 12
#define OPAMP4_CSR_CALSEL0_gm ((uint32_t)0x00001000)
#define OPAMP4_CSR_CALSEL0_gp 12
#define OPAMP4_CSR_CALSEL1_gm ((uint32_t)0x00002000)
#define OPAMP4_CSR_CALSEL1_gp 13
#define OPAMP4_CSR_PGGAIN_gm ((uint32_t)0x0003C000)
#define OPAMP4_CSR_PGGAIN_gp 14
#define OPAMP4_CSR_PGGAIN0_gm ((uint32_t)0x00004000)
#define OPAMP4_CSR_PGGAIN0_gp 14
#define OPAMP4_CSR_PGGAIN1_gm ((uint32_t)0x00008000)
#define OPAMP4_CSR_PGGAIN1_gp 15
#define OPAMP4_CSR_PGGAIN2_gm ((uint32_t)0x00010000)
#define OPAMP4_CSR_PGGAIN2_gp 16
#define OPAMP4_CSR_PGGAIN3_gm ((uint32_t)0x00020000)
#define OPAMP4_CSR_PGGAIN3_gp 17
#define OPAMP4_CSR_USERTRIM_gm ((uint32_t)0x00040000)
#define OPAMP4_CSR_USERTRIM_gp 18
#define OPAMP4_CSR_TRIMOFFSETP_gm ((uint32_t)0x00F80000)
#define OPAMP4_CSR_TRIMOFFSETP_gp 19
#define OPAMP4_CSR_TRIMOFFSETN_gm ((uint32_t)0x1F000000)
#define OPAMP4_CSR_TRIMOFFSETN_gp 24
#define OPAMP4_CSR_TSTREF_gm ((uint32_t)0x20000000)
#define OPAMP4_CSR_TSTREF_gp 29
#define OPAMP4_CSR_OUTCAL_gm ((uint32_t)0x40000000)
#define OPAMP4_CSR_OUTCAL_gp 30
#define OPAMP4_CSR_LOCK_gm ((uint32_t)0x80000000)
#define OPAMP4_CSR_LOCK_gp 31


/********** PERIPHERAL: OPAMP **********/
#define OPAMP_CSR_OPAMPxEN_gm ((uint32_t)0x00000001)
#define OPAMP_CSR_OPAMPxEN_gp 0
#define OPAMP_CSR_FORCEVP_gm ((uint32_t)0x00000002)
#define OPAMP_CSR_FORCEVP_gp 1
#define OPAMP_CSR_VPSEL_gm ((uint32_t)0x0000000C)
#define OPAMP_CSR_VPSEL_gp 2
#define OPAMP_CSR_VPSEL0_gm ((uint32_t)0x00000004)
#define OPAMP_CSR_VPSEL0_gp 2
#define OPAMP_CSR_VPSEL1_gm ((uint32_t)0x00000008)
#define OPAMP_CSR_VPSEL1_gp 3
#define OPAMP_CSR_VMSEL_gm ((uint32_t)0x00000060)
#define OPAMP_CSR_VMSEL_gp 5
#define OPAMP_CSR_VMSEL0_gm ((uint32_t)0x00000020)
#define OPAMP_CSR_VMSEL0_gp 5
#define OPAMP_CSR_VMSEL1_gm ((uint32_t)0x00000040)
#define OPAMP_CSR_VMSEL1_gp 6
#define OPAMP_CSR_TCMEN_gm ((uint32_t)0x00000080)
#define OPAMP_CSR_TCMEN_gp 7
#define OPAMP_CSR_VMSSEL_gm ((uint32_t)0x00000100)
#define OPAMP_CSR_VMSSEL_gp 8
#define OPAMP_CSR_VPSSEL_gm ((uint32_t)0x00000600)
#define OPAMP_CSR_VPSSEL_gp 9
#define OPAMP_CSR_VPSSEL0_gm ((uint32_t)0x00000200)
#define OPAMP_CSR_VPSSEL0_gp 9
#define OPAMP_CSR_VPSSEL1_gm ((uint32_t)0x00000400)
#define OPAMP_CSR_VPSSEL1_gp 10
#define OPAMP_CSR_CALON_gm ((uint32_t)0x00000800)
#define OPAMP_CSR_CALON_gp 11
#define OPAMP_CSR_CALSEL_gm ((uint32_t)0x00003000)
#define OPAMP_CSR_CALSEL_gp 12
#define OPAMP_CSR_CALSEL0_gm ((uint32_t)0x00001000)
#define OPAMP_CSR_CALSEL0_gp 12
#define OPAMP_CSR_CALSEL1_gm ((uint32_t)0x00002000)
#define OPAMP_CSR_CALSEL1_gp 13
#define OPAMP_CSR_PGGAIN_gm ((uint32_t)0x0003C000)
#define OPAMP_CSR_PGGAIN_gp 14
#define OPAMP_CSR_PGGAIN0_gm ((uint32_t)0x00004000)
#define OPAMP_CSR_PGGAIN0_gp 14
#define OPAMP_CSR_PGGAIN1_gm ((uint32_t)0x00008000)
#define OPAMP_CSR_PGGAIN1_gp 15
#define OPAMP_CSR_PGGAIN2_gm ((uint32_t)0x00010000)
#define OPAMP_CSR_PGGAIN2_gp 16
#define OPAMP_CSR_PGGAIN3_gm ((uint32_t)0x00020000)
#define OPAMP_CSR_PGGAIN3_gp 17
#define OPAMP_CSR_USERTRIM_gm ((uint32_t)0x00040000)
#define OPAMP_CSR_USERTRIM_gp 18
#define OPAMP_CSR_TRIMOFFSETP_gm ((uint32_t)0x00F80000)
#define OPAMP_CSR_TRIMOFFSETP_gp 19
#define OPAMP_CSR_TRIMOFFSETN_gm ((uint32_t)0x1F000000)
#define OPAMP_CSR_TRIMOFFSETN_gp 24
#define OPAMP_CSR_TSTREF_gm ((uint32_t)0x20000000)
#define OPAMP_CSR_TSTREF_gp 29
#define OPAMP_CSR_OUTCAL_gm ((uint32_t)0x40000000)
#define OPAMP_CSR_OUTCAL_gp 30
#define OPAMP_CSR_LOCK_gm ((uint32_t)0x80000000)
#define OPAMP_CSR_LOCK_gp 31


/********** PERIPHERAL: CAN **********/

/*** REGISTER: CAN_MCR ***/
#define CAN_MCR_INRQ_gm ((uint16_t)0x0001)
#define CAN_MCR_INRQ_gp 0
#define CAN_MCR_SLEEP_gm ((uint16_t)0x0002)
#define CAN_MCR_SLEEP_gp 1
#define CAN_MCR_TXFP_gm ((uint16_t)0x0004)
#define CAN_MCR_TXFP_gp 2
#define CAN_MCR_RFLM_gm ((uint16_t)0x0008)
#define CAN_MCR_RFLM_gp 3
#define CAN_MCR_NART_gm ((uint16_t)0x0010)
#define CAN_MCR_NART_gp 4
#define CAN_MCR_AWUM_gm ((uint16_t)0x0020)
#define CAN_MCR_AWUM_gp 5
#define CAN_MCR_ABOM_gm ((uint16_t)0x0040)
#define CAN_MCR_ABOM_gp 6
#define CAN_MCR_TTCM_gm ((uint16_t)0x0080)
#define CAN_MCR_TTCM_gp 7
#define CAN_MCR_RESET_gm ((uint16_t)0x8000)
#define CAN_MCR_RESET_gp 15

/*** REGISTER: CAN_MSR ***/
#define CAN_MSR_INAK_gm ((uint16_t)0x0001)
#define CAN_MSR_INAK_gp 0
#define CAN_MSR_SLAK_gm ((uint16_t)0x0002)
#define CAN_MSR_SLAK_gp 1
#define CAN_MSR_ERRI_gm ((uint16_t)0x0004)
#define CAN_MSR_ERRI_gp 2
#define CAN_MSR_WKUI_gm ((uint16_t)0x0008)
#define CAN_MSR_WKUI_gp 3
#define CAN_MSR_SLAKI_gm ((uint16_t)0x0010)
#define CAN_MSR_SLAKI_gp 4
#define CAN_MSR_TXM_gm ((uint16_t)0x0100)
#define CAN_MSR_TXM_gp 8
#define CAN_MSR_RXM_gm ((uint16_t)0x0200)
#define CAN_MSR_RXM_gp 9
#define CAN_MSR_SAMP_gm ((uint16_t)0x0400)
#define CAN_MSR_SAMP_gp 10
#define CAN_MSR_RX_gm ((uint16_t)0x0800)
#define CAN_MSR_RX_gp 11

/*** REGISTER: CAN_TSR ***/
#define CAN_TSR_RQCP0_gm ((uint32_t)0x00000001)
#define CAN_TSR_RQCP0_gp 0
#define CAN_TSR_TXOK0_gm ((uint32_t)0x00000002)
#define CAN_TSR_TXOK0_gp 1
#define CAN_TSR_ALST0_gm ((uint32_t)0x00000004)
#define CAN_TSR_ALST0_gp 2
#define CAN_TSR_TERR0_gm ((uint32_t)0x00000008)
#define CAN_TSR_TERR0_gp 3
#define CAN_TSR_ABRQ0_gm ((uint32_t)0x00000080)
#define CAN_TSR_ABRQ0_gp 7
#define CAN_TSR_RQCP1_gm ((uint32_t)0x00000100)
#define CAN_TSR_RQCP1_gp 8
#define CAN_TSR_TXOK1_gm ((uint32_t)0x00000200)
#define CAN_TSR_TXOK1_gp 9
#define CAN_TSR_ALST1_gm ((uint32_t)0x00000400)
#define CAN_TSR_ALST1_gp 10
#define CAN_TSR_TERR1_gm ((uint32_t)0x00000800)
#define CAN_TSR_TERR1_gp 11
#define CAN_TSR_ABRQ1_gm ((uint32_t)0x00008000)
#define CAN_TSR_ABRQ1_gp 15
#define CAN_TSR_RQCP2_gm ((uint32_t)0x00010000)
#define CAN_TSR_RQCP2_gp 16
#define CAN_TSR_TXOK2_gm ((uint32_t)0x00020000)
#define CAN_TSR_TXOK2_gp 17
#define CAN_TSR_ALST2_gm ((uint32_t)0x00040000)
#define CAN_TSR_ALST2_gp 18
#define CAN_TSR_TERR2_gm ((uint32_t)0x00080000)
#define CAN_TSR_TERR2_gp 19
#define CAN_TSR_ABRQ2_gm ((uint32_t)0x00800000)
#define CAN_TSR_ABRQ2_gp 23
#define CAN_TSR_CODE_gm ((uint32_t)0x03000000)
#define CAN_TSR_CODE_gp 24
#define CAN_TSR_TME_gm ((uint32_t)0x1C000000)
#define CAN_TSR_TME_gp 26
#define CAN_TSR_TME0_gm ((uint32_t)0x04000000)
#define CAN_TSR_TME0_gp 26
#define CAN_TSR_TME1_gm ((uint32_t)0x08000000)
#define CAN_TSR_TME1_gp 27
#define CAN_TSR_TME2_gm ((uint32_t)0x10000000)
#define CAN_TSR_TME2_gp 28
#define CAN_TSR_LOW_gm ((uint32_t)0xE0000000)
#define CAN_TSR_LOW_gp 29
#define CAN_TSR_LOW0_gm ((uint32_t)0x20000000)
#define CAN_TSR_LOW0_gp 29
#define CAN_TSR_LOW1_gm ((uint32_t)0x40000000)
#define CAN_TSR_LOW1_gp 30
#define CAN_TSR_LOW2_gm ((uint32_t)0x80000000)
#define CAN_TSR_LOW2_gp 31

/*** REGISTER: CAN_RF0R ***/
#define CAN_RF0R_FMP0_gm ((uint8_t)0x03)
#define CAN_RF0R_FMP0_gp 0
#define CAN_RF0R_FULL0_gm ((uint8_t)0x08)
#define CAN_RF0R_FULL0_gp 3
#define CAN_RF0R_FOVR0_gm ((uint8_t)0x10)
#define CAN_RF0R_FOVR0_gp 4
#define CAN_RF0R_RFOM0_gm ((uint8_t)0x20)
#define CAN_RF0R_RFOM0_gp 5

/*** REGISTER: CAN_RF1R ***/
#define CAN_RF1R_FMP1_gm ((uint8_t)0x03)
#define CAN_RF1R_FMP1_gp 0
#define CAN_RF1R_FULL1_gm ((uint8_t)0x08)
#define CAN_RF1R_FULL1_gp 3
#define CAN_RF1R_FOVR1_gm ((uint8_t)0x10)
#define CAN_RF1R_FOVR1_gp 4
#define CAN_RF1R_RFOM1_gm ((uint8_t)0x20)
#define CAN_RF1R_RFOM1_gp 5

/*** REGISTER: CAN_IER ***/
#define CAN_IER_TMEIE_gm ((uint32_t)0x00000001)
#define CAN_IER_TMEIE_gp 0
#define CAN_IER_FMPIE0_gm ((uint32_t)0x00000002)
#define CAN_IER_FMPIE0_gp 1
#define CAN_IER_FFIE0_gm ((uint32_t)0x00000004)
#define CAN_IER_FFIE0_gp 2
#define CAN_IER_FOVIE0_gm ((uint32_t)0x00000008)
#define CAN_IER_FOVIE0_gp 3
#define CAN_IER_FMPIE1_gm ((uint32_t)0x00000010)
#define CAN_IER_FMPIE1_gp 4
#define CAN_IER_FFIE1_gm ((uint32_t)0x00000020)
#define CAN_IER_FFIE1_gp 5
#define CAN_IER_FOVIE1_gm ((uint32_t)0x00000040)
#define CAN_IER_FOVIE1_gp 6
#define CAN_IER_EWGIE_gm ((uint32_t)0x00000100)
#define CAN_IER_EWGIE_gp 8
#define CAN_IER_EPVIE_gm ((uint32_t)0x00000200)
#define CAN_IER_EPVIE_gp 9
#define CAN_IER_BOFIE_gm ((uint32_t)0x00000400)
#define CAN_IER_BOFIE_gp 10
#define CAN_IER_LECIE_gm ((uint32_t)0x00000800)
#define CAN_IER_LECIE_gp 11
#define CAN_IER_ERRIE_gm ((uint32_t)0x00008000)
#define CAN_IER_ERRIE_gp 15
#define CAN_IER_WKUIE_gm ((uint32_t)0x00010000)
#define CAN_IER_WKUIE_gp 16
#define CAN_IER_SLKIE_gm ((uint32_t)0x00020000)
#define CAN_IER_SLKIE_gp 17

/*** REGISTER: CAN_ESR ***/
#define CAN_ESR_EWGF_gm ((uint32_t)0x00000001)
#define CAN_ESR_EWGF_gp 0
#define CAN_ESR_EPVF_gm ((uint32_t)0x00000002)
#define CAN_ESR_EPVF_gp 1
#define CAN_ESR_BOFF_gm ((uint32_t)0x00000004)
#define CAN_ESR_BOFF_gp 2
#define CAN_ESR_LEC_gm ((uint32_t)0x00000070)
#define CAN_ESR_LEC_gp 4
#define CAN_ESR_LEC0_gm ((uint32_t)0x00000010)
#define CAN_ESR_LEC0_gp 4
#define CAN_ESR_LEC1_gm ((uint32_t)0x00000020)
#define CAN_ESR_LEC1_gp 5
#define CAN_ESR_LEC2_gm ((uint32_t)0x00000040)
#define CAN_ESR_LEC2_gp 6
#define CAN_ESR_TEC_gm ((uint32_t)0x00FF0000)
#define CAN_ESR_TEC_gp 16
#define CAN_ESR_REC_gm ((uint32_t)0xFF000000)
#define CAN_ESR_REC_gp 24

/*** REGISTER: CAN_BTR ***/
#define CAN_BTR_BRP_gm ((uint32_t)0x000003FF)
#define CAN_BTR_BRP_gp 0
#define CAN_BTR_TS1_gm ((uint32_t)0x000F0000)
#define CAN_BTR_TS1_gp 16
#define CAN_BTR_TS2_gm ((uint32_t)0x00700000)
#define CAN_BTR_TS2_gp 20
#define CAN_BTR_SJW_gm ((uint32_t)0x03000000)
#define CAN_BTR_SJW_gp 24
#define CAN_BTR_LBKM_gm ((uint32_t)0x40000000)
#define CAN_BTR_LBKM_gp 30
#define CAN_BTR_SILM_gm ((uint32_t)0x80000000)
#define CAN_BTR_SILM_gp 31

/*** REGISTER: CAN_TI0R ***/
#define CAN_TI0R_TXRQ_gm ((uint32_t)0x00000001)
#define CAN_TI0R_TXRQ_gp 0
#define CAN_TI0R_RTR_gm ((uint32_t)0x00000002)
#define CAN_TI0R_RTR_gp 1
#define CAN_TI0R_IDE_gm ((uint32_t)0x00000004)
#define CAN_TI0R_IDE_gp 2
#define CAN_TI0R_EXID_gm ((uint32_t)0x001FFFF8)
#define CAN_TI0R_EXID_gp 3
#define CAN_TI0R_STID_gm ((uint32_t)0xFFE00000)
#define CAN_TI0R_STID_gp 21

/*** REGISTER: CAN_TDT0R ***/
#define CAN_TDT0R_DLC_gm ((uint32_t)0x0000000F)
#define CAN_TDT0R_DLC_gp 0
#define CAN_TDT0R_TGT_gm ((uint32_t)0x00000100)
#define CAN_TDT0R_TGT_gp 8
#define CAN_TDT0R_TIME_gm ((uint32_t)0xFFFF0000)
#define CAN_TDT0R_TIME_gp 16

/*** REGISTER: CAN_TDL0R ***/
#define CAN_TDL0R_DATA0_gm ((uint32_t)0x000000FF)
#define CAN_TDL0R_DATA0_gp 0
#define CAN_TDL0R_DATA1_gm ((uint32_t)0x0000FF00)
#define CAN_TDL0R_DATA1_gp 8
#define CAN_TDL0R_DATA2_gm ((uint32_t)0x00FF0000)
#define CAN_TDL0R_DATA2_gp 16
#define CAN_TDL0R_DATA3_gm ((uint32_t)0xFF000000)
#define CAN_TDL0R_DATA3_gp 24

/*** REGISTER: CAN_TDH0R ***/
#define CAN_TDH0R_DATA4_gm ((uint32_t)0x000000FF)
#define CAN_TDH0R_DATA4_gp 0
#define CAN_TDH0R_DATA5_gm ((uint32_t)0x0000FF00)
#define CAN_TDH0R_DATA5_gp 8
#define CAN_TDH0R_DATA6_gm ((uint32_t)0x00FF0000)
#define CAN_TDH0R_DATA6_gp 16
#define CAN_TDH0R_DATA7_gm ((uint32_t)0xFF000000)
#define CAN_TDH0R_DATA7_gp 24

/*** REGISTER: CAN_TI1R ***/
#define CAN_TI1R_TXRQ_gm ((uint32_t)0x00000001)
#define CAN_TI1R_TXRQ_gp 0
#define CAN_TI1R_RTR_gm ((uint32_t)0x00000002)
#define CAN_TI1R_RTR_gp 1
#define CAN_TI1R_IDE_gm ((uint32_t)0x00000004)
#define CAN_TI1R_IDE_gp 2
#define CAN_TI1R_EXID_gm ((uint32_t)0x001FFFF8)
#define CAN_TI1R_EXID_gp 3
#define CAN_TI1R_STID_gm ((uint32_t)0xFFE00000)
#define CAN_TI1R_STID_gp 21

/*** REGISTER: CAN_TDT1R ***/
#define CAN_TDT1R_DLC_gm ((uint32_t)0x0000000F)
#define CAN_TDT1R_DLC_gp 0
#define CAN_TDT1R_TGT_gm ((uint32_t)0x00000100)
#define CAN_TDT1R_TGT_gp 8
#define CAN_TDT1R_TIME_gm ((uint32_t)0xFFFF0000)
#define CAN_TDT1R_TIME_gp 16

/*** REGISTER: CAN_TDL1R ***/
#define CAN_TDL1R_DATA0_gm ((uint32_t)0x000000FF)
#define CAN_TDL1R_DATA0_gp 0
#define CAN_TDL1R_DATA1_gm ((uint32_t)0x0000FF00)
#define CAN_TDL1R_DATA1_gp 8
#define CAN_TDL1R_DATA2_gm ((uint32_t)0x00FF0000)
#define CAN_TDL1R_DATA2_gp 16
#define CAN_TDL1R_DATA3_gm ((uint32_t)0xFF000000)
#define CAN_TDL1R_DATA3_gp 24

/*** REGISTER: CAN_TDH1R ***/
#define CAN_TDH1R_DATA4_gm ((uint32_t)0x000000FF)
#define CAN_TDH1R_DATA4_gp 0
#define CAN_TDH1R_DATA5_gm ((uint32_t)0x0000FF00)
#define CAN_TDH1R_DATA5_gp 8
#define CAN_TDH1R_DATA6_gm ((uint32_t)0x00FF0000)
#define CAN_TDH1R_DATA6_gp 16
#define CAN_TDH1R_DATA7_gm ((uint32_t)0xFF000000)
#define CAN_TDH1R_DATA7_gp 24

/*** REGISTER: CAN_TI2R ***/
#define CAN_TI2R_TXRQ_gm ((uint32_t)0x00000001)
#define CAN_TI2R_TXRQ_gp 0
#define CAN_TI2R_RTR_gm ((uint32_t)0x00000002)
#define CAN_TI2R_RTR_gp 1
#define CAN_TI2R_IDE_gm ((uint32_t)0x00000004)
#define CAN_TI2R_IDE_gp 2
#define CAN_TI2R_EXID_gm ((uint32_t)0x001FFFF8)
#define CAN_TI2R_EXID_gp 3
#define CAN_TI2R_STID_gm ((uint32_t)0xFFE00000)
#define CAN_TI2R_STID_gp 21

/*** REGISTER: CAN_TDT2R ***/
#define CAN_TDT2R_DLC_gm ((uint32_t)0x0000000F)
#define CAN_TDT2R_DLC_gp 0
#define CAN_TDT2R_TGT_gm ((uint32_t)0x00000100)
#define CAN_TDT2R_TGT_gp 8
#define CAN_TDT2R_TIME_gm ((uint32_t)0xFFFF0000)
#define CAN_TDT2R_TIME_gp 16

/*** REGISTER: CAN_TDL2R ***/
#define CAN_TDL2R_DATA0_gm ((uint32_t)0x000000FF)
#define CAN_TDL2R_DATA0_gp 0
#define CAN_TDL2R_DATA1_gm ((uint32_t)0x0000FF00)
#define CAN_TDL2R_DATA1_gp 8
#define CAN_TDL2R_DATA2_gm ((uint32_t)0x00FF0000)
#define CAN_TDL2R_DATA2_gp 16
#define CAN_TDL2R_DATA3_gm ((uint32_t)0xFF000000)
#define CAN_TDL2R_DATA3_gp 24

/*** REGISTER: CAN_TDH2R ***/
#define CAN_TDH2R_DATA4_gm ((uint32_t)0x000000FF)
#define CAN_TDH2R_DATA4_gp 0
#define CAN_TDH2R_DATA5_gm ((uint32_t)0x0000FF00)
#define CAN_TDH2R_DATA5_gp 8
#define CAN_TDH2R_DATA6_gm ((uint32_t)0x00FF0000)
#define CAN_TDH2R_DATA6_gp 16
#define CAN_TDH2R_DATA7_gm ((uint32_t)0xFF000000)
#define CAN_TDH2R_DATA7_gp 24

/*** REGISTER: CAN_RI0R ***/
#define CAN_RI0R_RTR_gm ((uint32_t)0x00000002)
#define CAN_RI0R_RTR_gp 1
#define CAN_RI0R_IDE_gm ((uint32_t)0x00000004)
#define CAN_RI0R_IDE_gp 2
#define CAN_RI0R_EXID_gm ((uint32_t)0x001FFFF8)
#define CAN_RI0R_EXID_gp 3
#define CAN_RI0R_STID_gm ((uint32_t)0xFFE00000)
#define CAN_RI0R_STID_gp 21

/*** REGISTER: CAN_RDT0R ***/
#define CAN_RDT0R_DLC_gm ((uint32_t)0x0000000F)
#define CAN_RDT0R_DLC_gp 0
#define CAN_RDT0R_FMI_gm ((uint32_t)0x0000FF00)
#define CAN_RDT0R_FMI_gp 8
#define CAN_RDT0R_TIME_gm ((uint32_t)0xFFFF0000)
#define CAN_RDT0R_TIME_gp 16

/*** REGISTER: CAN_RDL0R ***/
#define CAN_RDL0R_DATA0_gm ((uint32_t)0x000000FF)
#define CAN_RDL0R_DATA0_gp 0
#define CAN_RDL0R_DATA1_gm ((uint32_t)0x0000FF00)
#define CAN_RDL0R_DATA1_gp 8
#define CAN_RDL0R_DATA2_gm ((uint32_t)0x00FF0000)
#define CAN_RDL0R_DATA2_gp 16
#define CAN_RDL0R_DATA3_gm ((uint32_t)0xFF000000)
#define CAN_RDL0R_DATA3_gp 24

/*** REGISTER: CAN_RDH0R ***/
#define CAN_RDH0R_DATA4_gm ((uint32_t)0x000000FF)
#define CAN_RDH0R_DATA4_gp 0
#define CAN_RDH0R_DATA5_gm ((uint32_t)0x0000FF00)
#define CAN_RDH0R_DATA5_gp 8
#define CAN_RDH0R_DATA6_gm ((uint32_t)0x00FF0000)
#define CAN_RDH0R_DATA6_gp 16
#define CAN_RDH0R_DATA7_gm ((uint32_t)0xFF000000)
#define CAN_RDH0R_DATA7_gp 24

/*** REGISTER: CAN_RI1R ***/
#define CAN_RI1R_RTR_gm ((uint32_t)0x00000002)
#define CAN_RI1R_RTR_gp 1
#define CAN_RI1R_IDE_gm ((uint32_t)0x00000004)
#define CAN_RI1R_IDE_gp 2
#define CAN_RI1R_EXID_gm ((uint32_t)0x001FFFF8)
#define CAN_RI1R_EXID_gp 3
#define CAN_RI1R_STID_gm ((uint32_t)0xFFE00000)
#define CAN_RI1R_STID_gp 21

/*** REGISTER: CAN_RDT1R ***/
#define CAN_RDT1R_DLC_gm ((uint32_t)0x0000000F)
#define CAN_RDT1R_DLC_gp 0
#define CAN_RDT1R_FMI_gm ((uint32_t)0x0000FF00)
#define CAN_RDT1R_FMI_gp 8
#define CAN_RDT1R_TIME_gm ((uint32_t)0xFFFF0000)
#define CAN_RDT1R_TIME_gp 16

/*** REGISTER: CAN_RDL1R ***/
#define CAN_RDL1R_DATA0_gm ((uint32_t)0x000000FF)
#define CAN_RDL1R_DATA0_gp 0
#define CAN_RDL1R_DATA1_gm ((uint32_t)0x0000FF00)
#define CAN_RDL1R_DATA1_gp 8
#define CAN_RDL1R_DATA2_gm ((uint32_t)0x00FF0000)
#define CAN_RDL1R_DATA2_gp 16
#define CAN_RDL1R_DATA3_gm ((uint32_t)0xFF000000)
#define CAN_RDL1R_DATA3_gp 24

/*** REGISTER: CAN_RDH1R ***/
#define CAN_RDH1R_DATA4_gm ((uint32_t)0x000000FF)
#define CAN_RDH1R_DATA4_gp 0
#define CAN_RDH1R_DATA5_gm ((uint32_t)0x0000FF00)
#define CAN_RDH1R_DATA5_gp 8
#define CAN_RDH1R_DATA6_gm ((uint32_t)0x00FF0000)
#define CAN_RDH1R_DATA6_gp 16
#define CAN_RDH1R_DATA7_gm ((uint32_t)0xFF000000)
#define CAN_RDH1R_DATA7_gp 24

/*** REGISTER: CAN_FMR ***/
#define CAN_FMR_FINIT_gm ((uint8_t)0x01)
#define CAN_FMR_FINIT_gp 0

/*** REGISTER: CAN_FM1R ***/
#define CAN_FM1R_FBM_gm ((uint16_t)0x3FFF)
#define CAN_FM1R_FBM_gp 0
#define CAN_FM1R_FBM0_gm ((uint16_t)0x0001)
#define CAN_FM1R_FBM0_gp 0
#define CAN_FM1R_FBM1_gm ((uint16_t)0x0002)
#define CAN_FM1R_FBM1_gp 1
#define CAN_FM1R_FBM2_gm ((uint16_t)0x0004)
#define CAN_FM1R_FBM2_gp 2
#define CAN_FM1R_FBM3_gm ((uint16_t)0x0008)
#define CAN_FM1R_FBM3_gp 3
#define CAN_FM1R_FBM4_gm ((uint16_t)0x0010)
#define CAN_FM1R_FBM4_gp 4
#define CAN_FM1R_FBM5_gm ((uint16_t)0x0020)
#define CAN_FM1R_FBM5_gp 5
#define CAN_FM1R_FBM6_gm ((uint16_t)0x0040)
#define CAN_FM1R_FBM6_gp 6
#define CAN_FM1R_FBM7_gm ((uint16_t)0x0080)
#define CAN_FM1R_FBM7_gp 7
#define CAN_FM1R_FBM8_gm ((uint16_t)0x0100)
#define CAN_FM1R_FBM8_gp 8
#define CAN_FM1R_FBM9_gm ((uint16_t)0x0200)
#define CAN_FM1R_FBM9_gp 9
#define CAN_FM1R_FBM10_gm ((uint16_t)0x0400)
#define CAN_FM1R_FBM10_gp 10
#define CAN_FM1R_FBM11_gm ((uint16_t)0x0800)
#define CAN_FM1R_FBM11_gp 11
#define CAN_FM1R_FBM12_gm ((uint16_t)0x1000)
#define CAN_FM1R_FBM12_gp 12
#define CAN_FM1R_FBM13_gm ((uint16_t)0x2000)
#define CAN_FM1R_FBM13_gp 13

/*** REGISTER: CAN_FS1R ***/
#define CAN_FS1R_FSC_gm ((uint16_t)0x3FFF)
#define CAN_FS1R_FSC_gp 0
#define CAN_FS1R_FSC0_gm ((uint16_t)0x0001)
#define CAN_FS1R_FSC0_gp 0
#define CAN_FS1R_FSC1_gm ((uint16_t)0x0002)
#define CAN_FS1R_FSC1_gp 1
#define CAN_FS1R_FSC2_gm ((uint16_t)0x0004)
#define CAN_FS1R_FSC2_gp 2
#define CAN_FS1R_FSC3_gm ((uint16_t)0x0008)
#define CAN_FS1R_FSC3_gp 3
#define CAN_FS1R_FSC4_gm ((uint16_t)0x0010)
#define CAN_FS1R_FSC4_gp 4
#define CAN_FS1R_FSC5_gm ((uint16_t)0x0020)
#define CAN_FS1R_FSC5_gp 5
#define CAN_FS1R_FSC6_gm ((uint16_t)0x0040)
#define CAN_FS1R_FSC6_gp 6
#define CAN_FS1R_FSC7_gm ((uint16_t)0x0080)
#define CAN_FS1R_FSC7_gp 7
#define CAN_FS1R_FSC8_gm ((uint16_t)0x0100)
#define CAN_FS1R_FSC8_gp 8
#define CAN_FS1R_FSC9_gm ((uint16_t)0x0200)
#define CAN_FS1R_FSC9_gp 9
#define CAN_FS1R_FSC10_gm ((uint16_t)0x0400)
#define CAN_FS1R_FSC10_gp 10
#define CAN_FS1R_FSC11_gm ((uint16_t)0x0800)
#define CAN_FS1R_FSC11_gp 11
#define CAN_FS1R_FSC12_gm ((uint16_t)0x1000)
#define CAN_FS1R_FSC12_gp 12
#define CAN_FS1R_FSC13_gm ((uint16_t)0x2000)
#define CAN_FS1R_FSC13_gp 13

/*** REGISTER: CAN_FFA1R ***/
#define CAN_FFA1R_FFA_gm ((uint16_t)0x3FFF)
#define CAN_FFA1R_FFA_gp 0
#define CAN_FFA1R_FFA0_gm ((uint16_t)0x0001)
#define CAN_FFA1R_FFA0_gp 0
#define CAN_FFA1R_FFA1_gm ((uint16_t)0x0002)
#define CAN_FFA1R_FFA1_gp 1
#define CAN_FFA1R_FFA2_gm ((uint16_t)0x0004)
#define CAN_FFA1R_FFA2_gp 2
#define CAN_FFA1R_FFA3_gm ((uint16_t)0x0008)
#define CAN_FFA1R_FFA3_gp 3
#define CAN_FFA1R_FFA4_gm ((uint16_t)0x0010)
#define CAN_FFA1R_FFA4_gp 4
#define CAN_FFA1R_FFA5_gm ((uint16_t)0x0020)
#define CAN_FFA1R_FFA5_gp 5
#define CAN_FFA1R_FFA6_gm ((uint16_t)0x0040)
#define CAN_FFA1R_FFA6_gp 6
#define CAN_FFA1R_FFA7_gm ((uint16_t)0x0080)
#define CAN_FFA1R_FFA7_gp 7
#define CAN_FFA1R_FFA8_gm ((uint16_t)0x0100)
#define CAN_FFA1R_FFA8_gp 8
#define CAN_FFA1R_FFA9_gm ((uint16_t)0x0200)
#define CAN_FFA1R_FFA9_gp 9
#define CAN_FFA1R_FFA10_gm ((uint16_t)0x0400)
#define CAN_FFA1R_FFA10_gp 10
#define CAN_FFA1R_FFA11_gm ((uint16_t)0x0800)
#define CAN_FFA1R_FFA11_gp 11
#define CAN_FFA1R_FFA12_gm ((uint16_t)0x1000)
#define CAN_FFA1R_FFA12_gp 12
#define CAN_FFA1R_FFA13_gm ((uint16_t)0x2000)
#define CAN_FFA1R_FFA13_gp 13

/*** REGISTER: CAN_FA1R ***/
#define CAN_FA1R_FACT_gm ((uint16_t)0x3FFF)
#define CAN_FA1R_FACT_gp 0
#define CAN_FA1R_FACT0_gm ((uint16_t)0x0001)
#define CAN_FA1R_FACT0_gp 0
#define CAN_FA1R_FACT1_gm ((uint16_t)0x0002)
#define CAN_FA1R_FACT1_gp 1
#define CAN_FA1R_FACT2_gm ((uint16_t)0x0004)
#define CAN_FA1R_FACT2_gp 2
#define CAN_FA1R_FACT3_gm ((uint16_t)0x0008)
#define CAN_FA1R_FACT3_gp 3
#define CAN_FA1R_FACT4_gm ((uint16_t)0x0010)
#define CAN_FA1R_FACT4_gp 4
#define CAN_FA1R_FACT5_gm ((uint16_t)0x0020)
#define CAN_FA1R_FACT5_gp 5
#define CAN_FA1R_FACT6_gm ((uint16_t)0x0040)
#define CAN_FA1R_FACT6_gp 6
#define CAN_FA1R_FACT7_gm ((uint16_t)0x0080)
#define CAN_FA1R_FACT7_gp 7
#define CAN_FA1R_FACT8_gm ((uint16_t)0x0100)
#define CAN_FA1R_FACT8_gp 8
#define CAN_FA1R_FACT9_gm ((uint16_t)0x0200)
#define CAN_FA1R_FACT9_gp 9
#define CAN_FA1R_FACT10_gm ((uint16_t)0x0400)
#define CAN_FA1R_FACT10_gp 10
#define CAN_FA1R_FACT11_gm ((uint16_t)0x0800)
#define CAN_FA1R_FACT11_gp 11
#define CAN_FA1R_FACT12_gm ((uint16_t)0x1000)
#define CAN_FA1R_FACT12_gp 12
#define CAN_FA1R_FACT13_gm ((uint16_t)0x2000)
#define CAN_FA1R_FACT13_gp 13

/*** REGISTER: CAN_F0R1 ***/
#define CAN_F0R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F0R1_FB0_gp 0
#define CAN_F0R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F0R1_FB1_gp 1
#define CAN_F0R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F0R1_FB2_gp 2
#define CAN_F0R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F0R1_FB3_gp 3
#define CAN_F0R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F0R1_FB4_gp 4
#define CAN_F0R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F0R1_FB5_gp 5
#define CAN_F0R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F0R1_FB6_gp 6
#define CAN_F0R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F0R1_FB7_gp 7
#define CAN_F0R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F0R1_FB8_gp 8
#define CAN_F0R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F0R1_FB9_gp 9
#define CAN_F0R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F0R1_FB10_gp 10
#define CAN_F0R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F0R1_FB11_gp 11
#define CAN_F0R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F0R1_FB12_gp 12
#define CAN_F0R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F0R1_FB13_gp 13
#define CAN_F0R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F0R1_FB14_gp 14
#define CAN_F0R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F0R1_FB15_gp 15
#define CAN_F0R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F0R1_FB16_gp 16
#define CAN_F0R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F0R1_FB17_gp 17
#define CAN_F0R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F0R1_FB18_gp 18
#define CAN_F0R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F0R1_FB19_gp 19
#define CAN_F0R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F0R1_FB20_gp 20
#define CAN_F0R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F0R1_FB21_gp 21
#define CAN_F0R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F0R1_FB22_gp 22
#define CAN_F0R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F0R1_FB23_gp 23
#define CAN_F0R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F0R1_FB24_gp 24
#define CAN_F0R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F0R1_FB25_gp 25
#define CAN_F0R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F0R1_FB26_gp 26
#define CAN_F0R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F0R1_FB27_gp 27
#define CAN_F0R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F0R1_FB28_gp 28
#define CAN_F0R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F0R1_FB29_gp 29
#define CAN_F0R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F0R1_FB30_gp 30
#define CAN_F0R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F0R1_FB31_gp 31

/*** REGISTER: CAN_F1R1 ***/
#define CAN_F1R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F1R1_FB0_gp 0
#define CAN_F1R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F1R1_FB1_gp 1
#define CAN_F1R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F1R1_FB2_gp 2
#define CAN_F1R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F1R1_FB3_gp 3
#define CAN_F1R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F1R1_FB4_gp 4
#define CAN_F1R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F1R1_FB5_gp 5
#define CAN_F1R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F1R1_FB6_gp 6
#define CAN_F1R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F1R1_FB7_gp 7
#define CAN_F1R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F1R1_FB8_gp 8
#define CAN_F1R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F1R1_FB9_gp 9
#define CAN_F1R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F1R1_FB10_gp 10
#define CAN_F1R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F1R1_FB11_gp 11
#define CAN_F1R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F1R1_FB12_gp 12
#define CAN_F1R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F1R1_FB13_gp 13
#define CAN_F1R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F1R1_FB14_gp 14
#define CAN_F1R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F1R1_FB15_gp 15
#define CAN_F1R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F1R1_FB16_gp 16
#define CAN_F1R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F1R1_FB17_gp 17
#define CAN_F1R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F1R1_FB18_gp 18
#define CAN_F1R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F1R1_FB19_gp 19
#define CAN_F1R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F1R1_FB20_gp 20
#define CAN_F1R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F1R1_FB21_gp 21
#define CAN_F1R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F1R1_FB22_gp 22
#define CAN_F1R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F1R1_FB23_gp 23
#define CAN_F1R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F1R1_FB24_gp 24
#define CAN_F1R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F1R1_FB25_gp 25
#define CAN_F1R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F1R1_FB26_gp 26
#define CAN_F1R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F1R1_FB27_gp 27
#define CAN_F1R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F1R1_FB28_gp 28
#define CAN_F1R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F1R1_FB29_gp 29
#define CAN_F1R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F1R1_FB30_gp 30
#define CAN_F1R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F1R1_FB31_gp 31

/*** REGISTER: CAN_F2R1 ***/
#define CAN_F2R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F2R1_FB0_gp 0
#define CAN_F2R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F2R1_FB1_gp 1
#define CAN_F2R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F2R1_FB2_gp 2
#define CAN_F2R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F2R1_FB3_gp 3
#define CAN_F2R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F2R1_FB4_gp 4
#define CAN_F2R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F2R1_FB5_gp 5
#define CAN_F2R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F2R1_FB6_gp 6
#define CAN_F2R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F2R1_FB7_gp 7
#define CAN_F2R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F2R1_FB8_gp 8
#define CAN_F2R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F2R1_FB9_gp 9
#define CAN_F2R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F2R1_FB10_gp 10
#define CAN_F2R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F2R1_FB11_gp 11
#define CAN_F2R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F2R1_FB12_gp 12
#define CAN_F2R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F2R1_FB13_gp 13
#define CAN_F2R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F2R1_FB14_gp 14
#define CAN_F2R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F2R1_FB15_gp 15
#define CAN_F2R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F2R1_FB16_gp 16
#define CAN_F2R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F2R1_FB17_gp 17
#define CAN_F2R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F2R1_FB18_gp 18
#define CAN_F2R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F2R1_FB19_gp 19
#define CAN_F2R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F2R1_FB20_gp 20
#define CAN_F2R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F2R1_FB21_gp 21
#define CAN_F2R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F2R1_FB22_gp 22
#define CAN_F2R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F2R1_FB23_gp 23
#define CAN_F2R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F2R1_FB24_gp 24
#define CAN_F2R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F2R1_FB25_gp 25
#define CAN_F2R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F2R1_FB26_gp 26
#define CAN_F2R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F2R1_FB27_gp 27
#define CAN_F2R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F2R1_FB28_gp 28
#define CAN_F2R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F2R1_FB29_gp 29
#define CAN_F2R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F2R1_FB30_gp 30
#define CAN_F2R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F2R1_FB31_gp 31

/*** REGISTER: CAN_F3R1 ***/
#define CAN_F3R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F3R1_FB0_gp 0
#define CAN_F3R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F3R1_FB1_gp 1
#define CAN_F3R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F3R1_FB2_gp 2
#define CAN_F3R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F3R1_FB3_gp 3
#define CAN_F3R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F3R1_FB4_gp 4
#define CAN_F3R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F3R1_FB5_gp 5
#define CAN_F3R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F3R1_FB6_gp 6
#define CAN_F3R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F3R1_FB7_gp 7
#define CAN_F3R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F3R1_FB8_gp 8
#define CAN_F3R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F3R1_FB9_gp 9
#define CAN_F3R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F3R1_FB10_gp 10
#define CAN_F3R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F3R1_FB11_gp 11
#define CAN_F3R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F3R1_FB12_gp 12
#define CAN_F3R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F3R1_FB13_gp 13
#define CAN_F3R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F3R1_FB14_gp 14
#define CAN_F3R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F3R1_FB15_gp 15
#define CAN_F3R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F3R1_FB16_gp 16
#define CAN_F3R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F3R1_FB17_gp 17
#define CAN_F3R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F3R1_FB18_gp 18
#define CAN_F3R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F3R1_FB19_gp 19
#define CAN_F3R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F3R1_FB20_gp 20
#define CAN_F3R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F3R1_FB21_gp 21
#define CAN_F3R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F3R1_FB22_gp 22
#define CAN_F3R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F3R1_FB23_gp 23
#define CAN_F3R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F3R1_FB24_gp 24
#define CAN_F3R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F3R1_FB25_gp 25
#define CAN_F3R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F3R1_FB26_gp 26
#define CAN_F3R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F3R1_FB27_gp 27
#define CAN_F3R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F3R1_FB28_gp 28
#define CAN_F3R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F3R1_FB29_gp 29
#define CAN_F3R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F3R1_FB30_gp 30
#define CAN_F3R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F3R1_FB31_gp 31

/*** REGISTER: CAN_F4R1 ***/
#define CAN_F4R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F4R1_FB0_gp 0
#define CAN_F4R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F4R1_FB1_gp 1
#define CAN_F4R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F4R1_FB2_gp 2
#define CAN_F4R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F4R1_FB3_gp 3
#define CAN_F4R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F4R1_FB4_gp 4
#define CAN_F4R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F4R1_FB5_gp 5
#define CAN_F4R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F4R1_FB6_gp 6
#define CAN_F4R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F4R1_FB7_gp 7
#define CAN_F4R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F4R1_FB8_gp 8
#define CAN_F4R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F4R1_FB9_gp 9
#define CAN_F4R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F4R1_FB10_gp 10
#define CAN_F4R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F4R1_FB11_gp 11
#define CAN_F4R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F4R1_FB12_gp 12
#define CAN_F4R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F4R1_FB13_gp 13
#define CAN_F4R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F4R1_FB14_gp 14
#define CAN_F4R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F4R1_FB15_gp 15
#define CAN_F4R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F4R1_FB16_gp 16
#define CAN_F4R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F4R1_FB17_gp 17
#define CAN_F4R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F4R1_FB18_gp 18
#define CAN_F4R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F4R1_FB19_gp 19
#define CAN_F4R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F4R1_FB20_gp 20
#define CAN_F4R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F4R1_FB21_gp 21
#define CAN_F4R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F4R1_FB22_gp 22
#define CAN_F4R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F4R1_FB23_gp 23
#define CAN_F4R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F4R1_FB24_gp 24
#define CAN_F4R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F4R1_FB25_gp 25
#define CAN_F4R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F4R1_FB26_gp 26
#define CAN_F4R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F4R1_FB27_gp 27
#define CAN_F4R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F4R1_FB28_gp 28
#define CAN_F4R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F4R1_FB29_gp 29
#define CAN_F4R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F4R1_FB30_gp 30
#define CAN_F4R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F4R1_FB31_gp 31

/*** REGISTER: CAN_F5R1 ***/
#define CAN_F5R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F5R1_FB0_gp 0
#define CAN_F5R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F5R1_FB1_gp 1
#define CAN_F5R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F5R1_FB2_gp 2
#define CAN_F5R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F5R1_FB3_gp 3
#define CAN_F5R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F5R1_FB4_gp 4
#define CAN_F5R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F5R1_FB5_gp 5
#define CAN_F5R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F5R1_FB6_gp 6
#define CAN_F5R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F5R1_FB7_gp 7
#define CAN_F5R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F5R1_FB8_gp 8
#define CAN_F5R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F5R1_FB9_gp 9
#define CAN_F5R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F5R1_FB10_gp 10
#define CAN_F5R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F5R1_FB11_gp 11
#define CAN_F5R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F5R1_FB12_gp 12
#define CAN_F5R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F5R1_FB13_gp 13
#define CAN_F5R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F5R1_FB14_gp 14
#define CAN_F5R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F5R1_FB15_gp 15
#define CAN_F5R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F5R1_FB16_gp 16
#define CAN_F5R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F5R1_FB17_gp 17
#define CAN_F5R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F5R1_FB18_gp 18
#define CAN_F5R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F5R1_FB19_gp 19
#define CAN_F5R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F5R1_FB20_gp 20
#define CAN_F5R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F5R1_FB21_gp 21
#define CAN_F5R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F5R1_FB22_gp 22
#define CAN_F5R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F5R1_FB23_gp 23
#define CAN_F5R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F5R1_FB24_gp 24
#define CAN_F5R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F5R1_FB25_gp 25
#define CAN_F5R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F5R1_FB26_gp 26
#define CAN_F5R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F5R1_FB27_gp 27
#define CAN_F5R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F5R1_FB28_gp 28
#define CAN_F5R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F5R1_FB29_gp 29
#define CAN_F5R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F5R1_FB30_gp 30
#define CAN_F5R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F5R1_FB31_gp 31

/*** REGISTER: CAN_F6R1 ***/
#define CAN_F6R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F6R1_FB0_gp 0
#define CAN_F6R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F6R1_FB1_gp 1
#define CAN_F6R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F6R1_FB2_gp 2
#define CAN_F6R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F6R1_FB3_gp 3
#define CAN_F6R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F6R1_FB4_gp 4
#define CAN_F6R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F6R1_FB5_gp 5
#define CAN_F6R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F6R1_FB6_gp 6
#define CAN_F6R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F6R1_FB7_gp 7
#define CAN_F6R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F6R1_FB8_gp 8
#define CAN_F6R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F6R1_FB9_gp 9
#define CAN_F6R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F6R1_FB10_gp 10
#define CAN_F6R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F6R1_FB11_gp 11
#define CAN_F6R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F6R1_FB12_gp 12
#define CAN_F6R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F6R1_FB13_gp 13
#define CAN_F6R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F6R1_FB14_gp 14
#define CAN_F6R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F6R1_FB15_gp 15
#define CAN_F6R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F6R1_FB16_gp 16
#define CAN_F6R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F6R1_FB17_gp 17
#define CAN_F6R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F6R1_FB18_gp 18
#define CAN_F6R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F6R1_FB19_gp 19
#define CAN_F6R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F6R1_FB20_gp 20
#define CAN_F6R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F6R1_FB21_gp 21
#define CAN_F6R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F6R1_FB22_gp 22
#define CAN_F6R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F6R1_FB23_gp 23
#define CAN_F6R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F6R1_FB24_gp 24
#define CAN_F6R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F6R1_FB25_gp 25
#define CAN_F6R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F6R1_FB26_gp 26
#define CAN_F6R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F6R1_FB27_gp 27
#define CAN_F6R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F6R1_FB28_gp 28
#define CAN_F6R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F6R1_FB29_gp 29
#define CAN_F6R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F6R1_FB30_gp 30
#define CAN_F6R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F6R1_FB31_gp 31

/*** REGISTER: CAN_F7R1 ***/
#define CAN_F7R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F7R1_FB0_gp 0
#define CAN_F7R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F7R1_FB1_gp 1
#define CAN_F7R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F7R1_FB2_gp 2
#define CAN_F7R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F7R1_FB3_gp 3
#define CAN_F7R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F7R1_FB4_gp 4
#define CAN_F7R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F7R1_FB5_gp 5
#define CAN_F7R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F7R1_FB6_gp 6
#define CAN_F7R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F7R1_FB7_gp 7
#define CAN_F7R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F7R1_FB8_gp 8
#define CAN_F7R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F7R1_FB9_gp 9
#define CAN_F7R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F7R1_FB10_gp 10
#define CAN_F7R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F7R1_FB11_gp 11
#define CAN_F7R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F7R1_FB12_gp 12
#define CAN_F7R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F7R1_FB13_gp 13
#define CAN_F7R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F7R1_FB14_gp 14
#define CAN_F7R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F7R1_FB15_gp 15
#define CAN_F7R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F7R1_FB16_gp 16
#define CAN_F7R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F7R1_FB17_gp 17
#define CAN_F7R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F7R1_FB18_gp 18
#define CAN_F7R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F7R1_FB19_gp 19
#define CAN_F7R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F7R1_FB20_gp 20
#define CAN_F7R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F7R1_FB21_gp 21
#define CAN_F7R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F7R1_FB22_gp 22
#define CAN_F7R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F7R1_FB23_gp 23
#define CAN_F7R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F7R1_FB24_gp 24
#define CAN_F7R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F7R1_FB25_gp 25
#define CAN_F7R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F7R1_FB26_gp 26
#define CAN_F7R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F7R1_FB27_gp 27
#define CAN_F7R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F7R1_FB28_gp 28
#define CAN_F7R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F7R1_FB29_gp 29
#define CAN_F7R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F7R1_FB30_gp 30
#define CAN_F7R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F7R1_FB31_gp 31

/*** REGISTER: CAN_F8R1 ***/
#define CAN_F8R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F8R1_FB0_gp 0
#define CAN_F8R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F8R1_FB1_gp 1
#define CAN_F8R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F8R1_FB2_gp 2
#define CAN_F8R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F8R1_FB3_gp 3
#define CAN_F8R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F8R1_FB4_gp 4
#define CAN_F8R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F8R1_FB5_gp 5
#define CAN_F8R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F8R1_FB6_gp 6
#define CAN_F8R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F8R1_FB7_gp 7
#define CAN_F8R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F8R1_FB8_gp 8
#define CAN_F8R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F8R1_FB9_gp 9
#define CAN_F8R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F8R1_FB10_gp 10
#define CAN_F8R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F8R1_FB11_gp 11
#define CAN_F8R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F8R1_FB12_gp 12
#define CAN_F8R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F8R1_FB13_gp 13
#define CAN_F8R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F8R1_FB14_gp 14
#define CAN_F8R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F8R1_FB15_gp 15
#define CAN_F8R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F8R1_FB16_gp 16
#define CAN_F8R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F8R1_FB17_gp 17
#define CAN_F8R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F8R1_FB18_gp 18
#define CAN_F8R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F8R1_FB19_gp 19
#define CAN_F8R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F8R1_FB20_gp 20
#define CAN_F8R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F8R1_FB21_gp 21
#define CAN_F8R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F8R1_FB22_gp 22
#define CAN_F8R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F8R1_FB23_gp 23
#define CAN_F8R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F8R1_FB24_gp 24
#define CAN_F8R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F8R1_FB25_gp 25
#define CAN_F8R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F8R1_FB26_gp 26
#define CAN_F8R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F8R1_FB27_gp 27
#define CAN_F8R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F8R1_FB28_gp 28
#define CAN_F8R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F8R1_FB29_gp 29
#define CAN_F8R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F8R1_FB30_gp 30
#define CAN_F8R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F8R1_FB31_gp 31

/*** REGISTER: CAN_F9R1 ***/
#define CAN_F9R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F9R1_FB0_gp 0
#define CAN_F9R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F9R1_FB1_gp 1
#define CAN_F9R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F9R1_FB2_gp 2
#define CAN_F9R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F9R1_FB3_gp 3
#define CAN_F9R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F9R1_FB4_gp 4
#define CAN_F9R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F9R1_FB5_gp 5
#define CAN_F9R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F9R1_FB6_gp 6
#define CAN_F9R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F9R1_FB7_gp 7
#define CAN_F9R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F9R1_FB8_gp 8
#define CAN_F9R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F9R1_FB9_gp 9
#define CAN_F9R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F9R1_FB10_gp 10
#define CAN_F9R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F9R1_FB11_gp 11
#define CAN_F9R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F9R1_FB12_gp 12
#define CAN_F9R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F9R1_FB13_gp 13
#define CAN_F9R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F9R1_FB14_gp 14
#define CAN_F9R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F9R1_FB15_gp 15
#define CAN_F9R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F9R1_FB16_gp 16
#define CAN_F9R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F9R1_FB17_gp 17
#define CAN_F9R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F9R1_FB18_gp 18
#define CAN_F9R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F9R1_FB19_gp 19
#define CAN_F9R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F9R1_FB20_gp 20
#define CAN_F9R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F9R1_FB21_gp 21
#define CAN_F9R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F9R1_FB22_gp 22
#define CAN_F9R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F9R1_FB23_gp 23
#define CAN_F9R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F9R1_FB24_gp 24
#define CAN_F9R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F9R1_FB25_gp 25
#define CAN_F9R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F9R1_FB26_gp 26
#define CAN_F9R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F9R1_FB27_gp 27
#define CAN_F9R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F9R1_FB28_gp 28
#define CAN_F9R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F9R1_FB29_gp 29
#define CAN_F9R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F9R1_FB30_gp 30
#define CAN_F9R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F9R1_FB31_gp 31

/*** REGISTER: CAN_F10R1 ***/
#define CAN_F10R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F10R1_FB0_gp 0
#define CAN_F10R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F10R1_FB1_gp 1
#define CAN_F10R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F10R1_FB2_gp 2
#define CAN_F10R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F10R1_FB3_gp 3
#define CAN_F10R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F10R1_FB4_gp 4
#define CAN_F10R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F10R1_FB5_gp 5
#define CAN_F10R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F10R1_FB6_gp 6
#define CAN_F10R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F10R1_FB7_gp 7
#define CAN_F10R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F10R1_FB8_gp 8
#define CAN_F10R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F10R1_FB9_gp 9
#define CAN_F10R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F10R1_FB10_gp 10
#define CAN_F10R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F10R1_FB11_gp 11
#define CAN_F10R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F10R1_FB12_gp 12
#define CAN_F10R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F10R1_FB13_gp 13
#define CAN_F10R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F10R1_FB14_gp 14
#define CAN_F10R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F10R1_FB15_gp 15
#define CAN_F10R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F10R1_FB16_gp 16
#define CAN_F10R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F10R1_FB17_gp 17
#define CAN_F10R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F10R1_FB18_gp 18
#define CAN_F10R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F10R1_FB19_gp 19
#define CAN_F10R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F10R1_FB20_gp 20
#define CAN_F10R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F10R1_FB21_gp 21
#define CAN_F10R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F10R1_FB22_gp 22
#define CAN_F10R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F10R1_FB23_gp 23
#define CAN_F10R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F10R1_FB24_gp 24
#define CAN_F10R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F10R1_FB25_gp 25
#define CAN_F10R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F10R1_FB26_gp 26
#define CAN_F10R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F10R1_FB27_gp 27
#define CAN_F10R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F10R1_FB28_gp 28
#define CAN_F10R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F10R1_FB29_gp 29
#define CAN_F10R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F10R1_FB30_gp 30
#define CAN_F10R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F10R1_FB31_gp 31

/*** REGISTER: CAN_F11R1 ***/
#define CAN_F11R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F11R1_FB0_gp 0
#define CAN_F11R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F11R1_FB1_gp 1
#define CAN_F11R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F11R1_FB2_gp 2
#define CAN_F11R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F11R1_FB3_gp 3
#define CAN_F11R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F11R1_FB4_gp 4
#define CAN_F11R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F11R1_FB5_gp 5
#define CAN_F11R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F11R1_FB6_gp 6
#define CAN_F11R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F11R1_FB7_gp 7
#define CAN_F11R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F11R1_FB8_gp 8
#define CAN_F11R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F11R1_FB9_gp 9
#define CAN_F11R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F11R1_FB10_gp 10
#define CAN_F11R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F11R1_FB11_gp 11
#define CAN_F11R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F11R1_FB12_gp 12
#define CAN_F11R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F11R1_FB13_gp 13
#define CAN_F11R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F11R1_FB14_gp 14
#define CAN_F11R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F11R1_FB15_gp 15
#define CAN_F11R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F11R1_FB16_gp 16
#define CAN_F11R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F11R1_FB17_gp 17
#define CAN_F11R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F11R1_FB18_gp 18
#define CAN_F11R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F11R1_FB19_gp 19
#define CAN_F11R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F11R1_FB20_gp 20
#define CAN_F11R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F11R1_FB21_gp 21
#define CAN_F11R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F11R1_FB22_gp 22
#define CAN_F11R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F11R1_FB23_gp 23
#define CAN_F11R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F11R1_FB24_gp 24
#define CAN_F11R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F11R1_FB25_gp 25
#define CAN_F11R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F11R1_FB26_gp 26
#define CAN_F11R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F11R1_FB27_gp 27
#define CAN_F11R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F11R1_FB28_gp 28
#define CAN_F11R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F11R1_FB29_gp 29
#define CAN_F11R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F11R1_FB30_gp 30
#define CAN_F11R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F11R1_FB31_gp 31

/*** REGISTER: CAN_F12R1 ***/
#define CAN_F12R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F12R1_FB0_gp 0
#define CAN_F12R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F12R1_FB1_gp 1
#define CAN_F12R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F12R1_FB2_gp 2
#define CAN_F12R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F12R1_FB3_gp 3
#define CAN_F12R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F12R1_FB4_gp 4
#define CAN_F12R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F12R1_FB5_gp 5
#define CAN_F12R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F12R1_FB6_gp 6
#define CAN_F12R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F12R1_FB7_gp 7
#define CAN_F12R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F12R1_FB8_gp 8
#define CAN_F12R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F12R1_FB9_gp 9
#define CAN_F12R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F12R1_FB10_gp 10
#define CAN_F12R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F12R1_FB11_gp 11
#define CAN_F12R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F12R1_FB12_gp 12
#define CAN_F12R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F12R1_FB13_gp 13
#define CAN_F12R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F12R1_FB14_gp 14
#define CAN_F12R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F12R1_FB15_gp 15
#define CAN_F12R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F12R1_FB16_gp 16
#define CAN_F12R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F12R1_FB17_gp 17
#define CAN_F12R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F12R1_FB18_gp 18
#define CAN_F12R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F12R1_FB19_gp 19
#define CAN_F12R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F12R1_FB20_gp 20
#define CAN_F12R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F12R1_FB21_gp 21
#define CAN_F12R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F12R1_FB22_gp 22
#define CAN_F12R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F12R1_FB23_gp 23
#define CAN_F12R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F12R1_FB24_gp 24
#define CAN_F12R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F12R1_FB25_gp 25
#define CAN_F12R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F12R1_FB26_gp 26
#define CAN_F12R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F12R1_FB27_gp 27
#define CAN_F12R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F12R1_FB28_gp 28
#define CAN_F12R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F12R1_FB29_gp 29
#define CAN_F12R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F12R1_FB30_gp 30
#define CAN_F12R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F12R1_FB31_gp 31

/*** REGISTER: CAN_F13R1 ***/
#define CAN_F13R1_FB0_gm ((uint32_t)0x00000001)
#define CAN_F13R1_FB0_gp 0
#define CAN_F13R1_FB1_gm ((uint32_t)0x00000002)
#define CAN_F13R1_FB1_gp 1
#define CAN_F13R1_FB2_gm ((uint32_t)0x00000004)
#define CAN_F13R1_FB2_gp 2
#define CAN_F13R1_FB3_gm ((uint32_t)0x00000008)
#define CAN_F13R1_FB3_gp 3
#define CAN_F13R1_FB4_gm ((uint32_t)0x00000010)
#define CAN_F13R1_FB4_gp 4
#define CAN_F13R1_FB5_gm ((uint32_t)0x00000020)
#define CAN_F13R1_FB5_gp 5
#define CAN_F13R1_FB6_gm ((uint32_t)0x00000040)
#define CAN_F13R1_FB6_gp 6
#define CAN_F13R1_FB7_gm ((uint32_t)0x00000080)
#define CAN_F13R1_FB7_gp 7
#define CAN_F13R1_FB8_gm ((uint32_t)0x00000100)
#define CAN_F13R1_FB8_gp 8
#define CAN_F13R1_FB9_gm ((uint32_t)0x00000200)
#define CAN_F13R1_FB9_gp 9
#define CAN_F13R1_FB10_gm ((uint32_t)0x00000400)
#define CAN_F13R1_FB10_gp 10
#define CAN_F13R1_FB11_gm ((uint32_t)0x00000800)
#define CAN_F13R1_FB11_gp 11
#define CAN_F13R1_FB12_gm ((uint32_t)0x00001000)
#define CAN_F13R1_FB12_gp 12
#define CAN_F13R1_FB13_gm ((uint32_t)0x00002000)
#define CAN_F13R1_FB13_gp 13
#define CAN_F13R1_FB14_gm ((uint32_t)0x00004000)
#define CAN_F13R1_FB14_gp 14
#define CAN_F13R1_FB15_gm ((uint32_t)0x00008000)
#define CAN_F13R1_FB15_gp 15
#define CAN_F13R1_FB16_gm ((uint32_t)0x00010000)
#define CAN_F13R1_FB16_gp 16
#define CAN_F13R1_FB17_gm ((uint32_t)0x00020000)
#define CAN_F13R1_FB17_gp 17
#define CAN_F13R1_FB18_gm ((uint32_t)0x00040000)
#define CAN_F13R1_FB18_gp 18
#define CAN_F13R1_FB19_gm ((uint32_t)0x00080000)
#define CAN_F13R1_FB19_gp 19
#define CAN_F13R1_FB20_gm ((uint32_t)0x00100000)
#define CAN_F13R1_FB20_gp 20
#define CAN_F13R1_FB21_gm ((uint32_t)0x00200000)
#define CAN_F13R1_FB21_gp 21
#define CAN_F13R1_FB22_gm ((uint32_t)0x00400000)
#define CAN_F13R1_FB22_gp 22
#define CAN_F13R1_FB23_gm ((uint32_t)0x00800000)
#define CAN_F13R1_FB23_gp 23
#define CAN_F13R1_FB24_gm ((uint32_t)0x01000000)
#define CAN_F13R1_FB24_gp 24
#define CAN_F13R1_FB25_gm ((uint32_t)0x02000000)
#define CAN_F13R1_FB25_gp 25
#define CAN_F13R1_FB26_gm ((uint32_t)0x04000000)
#define CAN_F13R1_FB26_gp 26
#define CAN_F13R1_FB27_gm ((uint32_t)0x08000000)
#define CAN_F13R1_FB27_gp 27
#define CAN_F13R1_FB28_gm ((uint32_t)0x10000000)
#define CAN_F13R1_FB28_gp 28
#define CAN_F13R1_FB29_gm ((uint32_t)0x20000000)
#define CAN_F13R1_FB29_gp 29
#define CAN_F13R1_FB30_gm ((uint32_t)0x40000000)
#define CAN_F13R1_FB30_gp 30
#define CAN_F13R1_FB31_gm ((uint32_t)0x80000000)
#define CAN_F13R1_FB31_gp 31

/*** REGISTER: CAN_F0R2 ***/
#define CAN_F0R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F0R2_FB0_gp 0
#define CAN_F0R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F0R2_FB1_gp 1
#define CAN_F0R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F0R2_FB2_gp 2
#define CAN_F0R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F0R2_FB3_gp 3
#define CAN_F0R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F0R2_FB4_gp 4
#define CAN_F0R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F0R2_FB5_gp 5
#define CAN_F0R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F0R2_FB6_gp 6
#define CAN_F0R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F0R2_FB7_gp 7
#define CAN_F0R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F0R2_FB8_gp 8
#define CAN_F0R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F0R2_FB9_gp 9
#define CAN_F0R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F0R2_FB10_gp 10
#define CAN_F0R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F0R2_FB11_gp 11
#define CAN_F0R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F0R2_FB12_gp 12
#define CAN_F0R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F0R2_FB13_gp 13
#define CAN_F0R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F0R2_FB14_gp 14
#define CAN_F0R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F0R2_FB15_gp 15
#define CAN_F0R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F0R2_FB16_gp 16
#define CAN_F0R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F0R2_FB17_gp 17
#define CAN_F0R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F0R2_FB18_gp 18
#define CAN_F0R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F0R2_FB19_gp 19
#define CAN_F0R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F0R2_FB20_gp 20
#define CAN_F0R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F0R2_FB21_gp 21
#define CAN_F0R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F0R2_FB22_gp 22
#define CAN_F0R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F0R2_FB23_gp 23
#define CAN_F0R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F0R2_FB24_gp 24
#define CAN_F0R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F0R2_FB25_gp 25
#define CAN_F0R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F0R2_FB26_gp 26
#define CAN_F0R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F0R2_FB27_gp 27
#define CAN_F0R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F0R2_FB28_gp 28
#define CAN_F0R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F0R2_FB29_gp 29
#define CAN_F0R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F0R2_FB30_gp 30
#define CAN_F0R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F0R2_FB31_gp 31

/*** REGISTER: CAN_F1R2 ***/
#define CAN_F1R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F1R2_FB0_gp 0
#define CAN_F1R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F1R2_FB1_gp 1
#define CAN_F1R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F1R2_FB2_gp 2
#define CAN_F1R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F1R2_FB3_gp 3
#define CAN_F1R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F1R2_FB4_gp 4
#define CAN_F1R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F1R2_FB5_gp 5
#define CAN_F1R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F1R2_FB6_gp 6
#define CAN_F1R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F1R2_FB7_gp 7
#define CAN_F1R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F1R2_FB8_gp 8
#define CAN_F1R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F1R2_FB9_gp 9
#define CAN_F1R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F1R2_FB10_gp 10
#define CAN_F1R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F1R2_FB11_gp 11
#define CAN_F1R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F1R2_FB12_gp 12
#define CAN_F1R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F1R2_FB13_gp 13
#define CAN_F1R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F1R2_FB14_gp 14
#define CAN_F1R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F1R2_FB15_gp 15
#define CAN_F1R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F1R2_FB16_gp 16
#define CAN_F1R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F1R2_FB17_gp 17
#define CAN_F1R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F1R2_FB18_gp 18
#define CAN_F1R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F1R2_FB19_gp 19
#define CAN_F1R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F1R2_FB20_gp 20
#define CAN_F1R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F1R2_FB21_gp 21
#define CAN_F1R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F1R2_FB22_gp 22
#define CAN_F1R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F1R2_FB23_gp 23
#define CAN_F1R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F1R2_FB24_gp 24
#define CAN_F1R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F1R2_FB25_gp 25
#define CAN_F1R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F1R2_FB26_gp 26
#define CAN_F1R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F1R2_FB27_gp 27
#define CAN_F1R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F1R2_FB28_gp 28
#define CAN_F1R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F1R2_FB29_gp 29
#define CAN_F1R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F1R2_FB30_gp 30
#define CAN_F1R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F1R2_FB31_gp 31

/*** REGISTER: CAN_F2R2 ***/
#define CAN_F2R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F2R2_FB0_gp 0
#define CAN_F2R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F2R2_FB1_gp 1
#define CAN_F2R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F2R2_FB2_gp 2
#define CAN_F2R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F2R2_FB3_gp 3
#define CAN_F2R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F2R2_FB4_gp 4
#define CAN_F2R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F2R2_FB5_gp 5
#define CAN_F2R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F2R2_FB6_gp 6
#define CAN_F2R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F2R2_FB7_gp 7
#define CAN_F2R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F2R2_FB8_gp 8
#define CAN_F2R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F2R2_FB9_gp 9
#define CAN_F2R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F2R2_FB10_gp 10
#define CAN_F2R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F2R2_FB11_gp 11
#define CAN_F2R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F2R2_FB12_gp 12
#define CAN_F2R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F2R2_FB13_gp 13
#define CAN_F2R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F2R2_FB14_gp 14
#define CAN_F2R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F2R2_FB15_gp 15
#define CAN_F2R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F2R2_FB16_gp 16
#define CAN_F2R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F2R2_FB17_gp 17
#define CAN_F2R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F2R2_FB18_gp 18
#define CAN_F2R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F2R2_FB19_gp 19
#define CAN_F2R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F2R2_FB20_gp 20
#define CAN_F2R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F2R2_FB21_gp 21
#define CAN_F2R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F2R2_FB22_gp 22
#define CAN_F2R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F2R2_FB23_gp 23
#define CAN_F2R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F2R2_FB24_gp 24
#define CAN_F2R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F2R2_FB25_gp 25
#define CAN_F2R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F2R2_FB26_gp 26
#define CAN_F2R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F2R2_FB27_gp 27
#define CAN_F2R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F2R2_FB28_gp 28
#define CAN_F2R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F2R2_FB29_gp 29
#define CAN_F2R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F2R2_FB30_gp 30
#define CAN_F2R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F2R2_FB31_gp 31

/*** REGISTER: CAN_F3R2 ***/
#define CAN_F3R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F3R2_FB0_gp 0
#define CAN_F3R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F3R2_FB1_gp 1
#define CAN_F3R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F3R2_FB2_gp 2
#define CAN_F3R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F3R2_FB3_gp 3
#define CAN_F3R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F3R2_FB4_gp 4
#define CAN_F3R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F3R2_FB5_gp 5
#define CAN_F3R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F3R2_FB6_gp 6
#define CAN_F3R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F3R2_FB7_gp 7
#define CAN_F3R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F3R2_FB8_gp 8
#define CAN_F3R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F3R2_FB9_gp 9
#define CAN_F3R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F3R2_FB10_gp 10
#define CAN_F3R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F3R2_FB11_gp 11
#define CAN_F3R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F3R2_FB12_gp 12
#define CAN_F3R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F3R2_FB13_gp 13
#define CAN_F3R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F3R2_FB14_gp 14
#define CAN_F3R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F3R2_FB15_gp 15
#define CAN_F3R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F3R2_FB16_gp 16
#define CAN_F3R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F3R2_FB17_gp 17
#define CAN_F3R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F3R2_FB18_gp 18
#define CAN_F3R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F3R2_FB19_gp 19
#define CAN_F3R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F3R2_FB20_gp 20
#define CAN_F3R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F3R2_FB21_gp 21
#define CAN_F3R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F3R2_FB22_gp 22
#define CAN_F3R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F3R2_FB23_gp 23
#define CAN_F3R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F3R2_FB24_gp 24
#define CAN_F3R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F3R2_FB25_gp 25
#define CAN_F3R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F3R2_FB26_gp 26
#define CAN_F3R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F3R2_FB27_gp 27
#define CAN_F3R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F3R2_FB28_gp 28
#define CAN_F3R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F3R2_FB29_gp 29
#define CAN_F3R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F3R2_FB30_gp 30
#define CAN_F3R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F3R2_FB31_gp 31

/*** REGISTER: CAN_F4R2 ***/
#define CAN_F4R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F4R2_FB0_gp 0
#define CAN_F4R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F4R2_FB1_gp 1
#define CAN_F4R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F4R2_FB2_gp 2
#define CAN_F4R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F4R2_FB3_gp 3
#define CAN_F4R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F4R2_FB4_gp 4
#define CAN_F4R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F4R2_FB5_gp 5
#define CAN_F4R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F4R2_FB6_gp 6
#define CAN_F4R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F4R2_FB7_gp 7
#define CAN_F4R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F4R2_FB8_gp 8
#define CAN_F4R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F4R2_FB9_gp 9
#define CAN_F4R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F4R2_FB10_gp 10
#define CAN_F4R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F4R2_FB11_gp 11
#define CAN_F4R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F4R2_FB12_gp 12
#define CAN_F4R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F4R2_FB13_gp 13
#define CAN_F4R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F4R2_FB14_gp 14
#define CAN_F4R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F4R2_FB15_gp 15
#define CAN_F4R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F4R2_FB16_gp 16
#define CAN_F4R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F4R2_FB17_gp 17
#define CAN_F4R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F4R2_FB18_gp 18
#define CAN_F4R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F4R2_FB19_gp 19
#define CAN_F4R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F4R2_FB20_gp 20
#define CAN_F4R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F4R2_FB21_gp 21
#define CAN_F4R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F4R2_FB22_gp 22
#define CAN_F4R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F4R2_FB23_gp 23
#define CAN_F4R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F4R2_FB24_gp 24
#define CAN_F4R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F4R2_FB25_gp 25
#define CAN_F4R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F4R2_FB26_gp 26
#define CAN_F4R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F4R2_FB27_gp 27
#define CAN_F4R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F4R2_FB28_gp 28
#define CAN_F4R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F4R2_FB29_gp 29
#define CAN_F4R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F4R2_FB30_gp 30
#define CAN_F4R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F4R2_FB31_gp 31

/*** REGISTER: CAN_F5R2 ***/
#define CAN_F5R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F5R2_FB0_gp 0
#define CAN_F5R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F5R2_FB1_gp 1
#define CAN_F5R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F5R2_FB2_gp 2
#define CAN_F5R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F5R2_FB3_gp 3
#define CAN_F5R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F5R2_FB4_gp 4
#define CAN_F5R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F5R2_FB5_gp 5
#define CAN_F5R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F5R2_FB6_gp 6
#define CAN_F5R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F5R2_FB7_gp 7
#define CAN_F5R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F5R2_FB8_gp 8
#define CAN_F5R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F5R2_FB9_gp 9
#define CAN_F5R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F5R2_FB10_gp 10
#define CAN_F5R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F5R2_FB11_gp 11
#define CAN_F5R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F5R2_FB12_gp 12
#define CAN_F5R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F5R2_FB13_gp 13
#define CAN_F5R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F5R2_FB14_gp 14
#define CAN_F5R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F5R2_FB15_gp 15
#define CAN_F5R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F5R2_FB16_gp 16
#define CAN_F5R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F5R2_FB17_gp 17
#define CAN_F5R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F5R2_FB18_gp 18
#define CAN_F5R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F5R2_FB19_gp 19
#define CAN_F5R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F5R2_FB20_gp 20
#define CAN_F5R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F5R2_FB21_gp 21
#define CAN_F5R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F5R2_FB22_gp 22
#define CAN_F5R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F5R2_FB23_gp 23
#define CAN_F5R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F5R2_FB24_gp 24
#define CAN_F5R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F5R2_FB25_gp 25
#define CAN_F5R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F5R2_FB26_gp 26
#define CAN_F5R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F5R2_FB27_gp 27
#define CAN_F5R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F5R2_FB28_gp 28
#define CAN_F5R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F5R2_FB29_gp 29
#define CAN_F5R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F5R2_FB30_gp 30
#define CAN_F5R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F5R2_FB31_gp 31

/*** REGISTER: CAN_F6R2 ***/
#define CAN_F6R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F6R2_FB0_gp 0
#define CAN_F6R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F6R2_FB1_gp 1
#define CAN_F6R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F6R2_FB2_gp 2
#define CAN_F6R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F6R2_FB3_gp 3
#define CAN_F6R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F6R2_FB4_gp 4
#define CAN_F6R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F6R2_FB5_gp 5
#define CAN_F6R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F6R2_FB6_gp 6
#define CAN_F6R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F6R2_FB7_gp 7
#define CAN_F6R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F6R2_FB8_gp 8
#define CAN_F6R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F6R2_FB9_gp 9
#define CAN_F6R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F6R2_FB10_gp 10
#define CAN_F6R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F6R2_FB11_gp 11
#define CAN_F6R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F6R2_FB12_gp 12
#define CAN_F6R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F6R2_FB13_gp 13
#define CAN_F6R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F6R2_FB14_gp 14
#define CAN_F6R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F6R2_FB15_gp 15
#define CAN_F6R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F6R2_FB16_gp 16
#define CAN_F6R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F6R2_FB17_gp 17
#define CAN_F6R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F6R2_FB18_gp 18
#define CAN_F6R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F6R2_FB19_gp 19
#define CAN_F6R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F6R2_FB20_gp 20
#define CAN_F6R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F6R2_FB21_gp 21
#define CAN_F6R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F6R2_FB22_gp 22
#define CAN_F6R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F6R2_FB23_gp 23
#define CAN_F6R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F6R2_FB24_gp 24
#define CAN_F6R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F6R2_FB25_gp 25
#define CAN_F6R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F6R2_FB26_gp 26
#define CAN_F6R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F6R2_FB27_gp 27
#define CAN_F6R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F6R2_FB28_gp 28
#define CAN_F6R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F6R2_FB29_gp 29
#define CAN_F6R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F6R2_FB30_gp 30
#define CAN_F6R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F6R2_FB31_gp 31

/*** REGISTER: CAN_F7R2 ***/
#define CAN_F7R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F7R2_FB0_gp 0
#define CAN_F7R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F7R2_FB1_gp 1
#define CAN_F7R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F7R2_FB2_gp 2
#define CAN_F7R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F7R2_FB3_gp 3
#define CAN_F7R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F7R2_FB4_gp 4
#define CAN_F7R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F7R2_FB5_gp 5
#define CAN_F7R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F7R2_FB6_gp 6
#define CAN_F7R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F7R2_FB7_gp 7
#define CAN_F7R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F7R2_FB8_gp 8
#define CAN_F7R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F7R2_FB9_gp 9
#define CAN_F7R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F7R2_FB10_gp 10
#define CAN_F7R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F7R2_FB11_gp 11
#define CAN_F7R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F7R2_FB12_gp 12
#define CAN_F7R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F7R2_FB13_gp 13
#define CAN_F7R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F7R2_FB14_gp 14
#define CAN_F7R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F7R2_FB15_gp 15
#define CAN_F7R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F7R2_FB16_gp 16
#define CAN_F7R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F7R2_FB17_gp 17
#define CAN_F7R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F7R2_FB18_gp 18
#define CAN_F7R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F7R2_FB19_gp 19
#define CAN_F7R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F7R2_FB20_gp 20
#define CAN_F7R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F7R2_FB21_gp 21
#define CAN_F7R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F7R2_FB22_gp 22
#define CAN_F7R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F7R2_FB23_gp 23
#define CAN_F7R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F7R2_FB24_gp 24
#define CAN_F7R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F7R2_FB25_gp 25
#define CAN_F7R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F7R2_FB26_gp 26
#define CAN_F7R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F7R2_FB27_gp 27
#define CAN_F7R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F7R2_FB28_gp 28
#define CAN_F7R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F7R2_FB29_gp 29
#define CAN_F7R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F7R2_FB30_gp 30
#define CAN_F7R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F7R2_FB31_gp 31

/*** REGISTER: CAN_F8R2 ***/
#define CAN_F8R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F8R2_FB0_gp 0
#define CAN_F8R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F8R2_FB1_gp 1
#define CAN_F8R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F8R2_FB2_gp 2
#define CAN_F8R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F8R2_FB3_gp 3
#define CAN_F8R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F8R2_FB4_gp 4
#define CAN_F8R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F8R2_FB5_gp 5
#define CAN_F8R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F8R2_FB6_gp 6
#define CAN_F8R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F8R2_FB7_gp 7
#define CAN_F8R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F8R2_FB8_gp 8
#define CAN_F8R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F8R2_FB9_gp 9
#define CAN_F8R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F8R2_FB10_gp 10
#define CAN_F8R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F8R2_FB11_gp 11
#define CAN_F8R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F8R2_FB12_gp 12
#define CAN_F8R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F8R2_FB13_gp 13
#define CAN_F8R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F8R2_FB14_gp 14
#define CAN_F8R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F8R2_FB15_gp 15
#define CAN_F8R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F8R2_FB16_gp 16
#define CAN_F8R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F8R2_FB17_gp 17
#define CAN_F8R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F8R2_FB18_gp 18
#define CAN_F8R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F8R2_FB19_gp 19
#define CAN_F8R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F8R2_FB20_gp 20
#define CAN_F8R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F8R2_FB21_gp 21
#define CAN_F8R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F8R2_FB22_gp 22
#define CAN_F8R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F8R2_FB23_gp 23
#define CAN_F8R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F8R2_FB24_gp 24
#define CAN_F8R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F8R2_FB25_gp 25
#define CAN_F8R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F8R2_FB26_gp 26
#define CAN_F8R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F8R2_FB27_gp 27
#define CAN_F8R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F8R2_FB28_gp 28
#define CAN_F8R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F8R2_FB29_gp 29
#define CAN_F8R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F8R2_FB30_gp 30
#define CAN_F8R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F8R2_FB31_gp 31

/*** REGISTER: CAN_F9R2 ***/
#define CAN_F9R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F9R2_FB0_gp 0
#define CAN_F9R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F9R2_FB1_gp 1
#define CAN_F9R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F9R2_FB2_gp 2
#define CAN_F9R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F9R2_FB3_gp 3
#define CAN_F9R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F9R2_FB4_gp 4
#define CAN_F9R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F9R2_FB5_gp 5
#define CAN_F9R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F9R2_FB6_gp 6
#define CAN_F9R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F9R2_FB7_gp 7
#define CAN_F9R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F9R2_FB8_gp 8
#define CAN_F9R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F9R2_FB9_gp 9
#define CAN_F9R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F9R2_FB10_gp 10
#define CAN_F9R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F9R2_FB11_gp 11
#define CAN_F9R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F9R2_FB12_gp 12
#define CAN_F9R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F9R2_FB13_gp 13
#define CAN_F9R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F9R2_FB14_gp 14
#define CAN_F9R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F9R2_FB15_gp 15
#define CAN_F9R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F9R2_FB16_gp 16
#define CAN_F9R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F9R2_FB17_gp 17
#define CAN_F9R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F9R2_FB18_gp 18
#define CAN_F9R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F9R2_FB19_gp 19
#define CAN_F9R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F9R2_FB20_gp 20
#define CAN_F9R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F9R2_FB21_gp 21
#define CAN_F9R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F9R2_FB22_gp 22
#define CAN_F9R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F9R2_FB23_gp 23
#define CAN_F9R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F9R2_FB24_gp 24
#define CAN_F9R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F9R2_FB25_gp 25
#define CAN_F9R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F9R2_FB26_gp 26
#define CAN_F9R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F9R2_FB27_gp 27
#define CAN_F9R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F9R2_FB28_gp 28
#define CAN_F9R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F9R2_FB29_gp 29
#define CAN_F9R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F9R2_FB30_gp 30
#define CAN_F9R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F9R2_FB31_gp 31

/*** REGISTER: CAN_F10R2 ***/
#define CAN_F10R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F10R2_FB0_gp 0
#define CAN_F10R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F10R2_FB1_gp 1
#define CAN_F10R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F10R2_FB2_gp 2
#define CAN_F10R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F10R2_FB3_gp 3
#define CAN_F10R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F10R2_FB4_gp 4
#define CAN_F10R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F10R2_FB5_gp 5
#define CAN_F10R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F10R2_FB6_gp 6
#define CAN_F10R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F10R2_FB7_gp 7
#define CAN_F10R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F10R2_FB8_gp 8
#define CAN_F10R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F10R2_FB9_gp 9
#define CAN_F10R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F10R2_FB10_gp 10
#define CAN_F10R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F10R2_FB11_gp 11
#define CAN_F10R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F10R2_FB12_gp 12
#define CAN_F10R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F10R2_FB13_gp 13
#define CAN_F10R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F10R2_FB14_gp 14
#define CAN_F10R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F10R2_FB15_gp 15
#define CAN_F10R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F10R2_FB16_gp 16
#define CAN_F10R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F10R2_FB17_gp 17
#define CAN_F10R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F10R2_FB18_gp 18
#define CAN_F10R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F10R2_FB19_gp 19
#define CAN_F10R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F10R2_FB20_gp 20
#define CAN_F10R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F10R2_FB21_gp 21
#define CAN_F10R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F10R2_FB22_gp 22
#define CAN_F10R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F10R2_FB23_gp 23
#define CAN_F10R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F10R2_FB24_gp 24
#define CAN_F10R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F10R2_FB25_gp 25
#define CAN_F10R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F10R2_FB26_gp 26
#define CAN_F10R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F10R2_FB27_gp 27
#define CAN_F10R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F10R2_FB28_gp 28
#define CAN_F10R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F10R2_FB29_gp 29
#define CAN_F10R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F10R2_FB30_gp 30
#define CAN_F10R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F10R2_FB31_gp 31

/*** REGISTER: CAN_F11R2 ***/
#define CAN_F11R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F11R2_FB0_gp 0
#define CAN_F11R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F11R2_FB1_gp 1
#define CAN_F11R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F11R2_FB2_gp 2
#define CAN_F11R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F11R2_FB3_gp 3
#define CAN_F11R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F11R2_FB4_gp 4
#define CAN_F11R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F11R2_FB5_gp 5
#define CAN_F11R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F11R2_FB6_gp 6
#define CAN_F11R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F11R2_FB7_gp 7
#define CAN_F11R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F11R2_FB8_gp 8
#define CAN_F11R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F11R2_FB9_gp 9
#define CAN_F11R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F11R2_FB10_gp 10
#define CAN_F11R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F11R2_FB11_gp 11
#define CAN_F11R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F11R2_FB12_gp 12
#define CAN_F11R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F11R2_FB13_gp 13
#define CAN_F11R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F11R2_FB14_gp 14
#define CAN_F11R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F11R2_FB15_gp 15
#define CAN_F11R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F11R2_FB16_gp 16
#define CAN_F11R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F11R2_FB17_gp 17
#define CAN_F11R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F11R2_FB18_gp 18
#define CAN_F11R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F11R2_FB19_gp 19
#define CAN_F11R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F11R2_FB20_gp 20
#define CAN_F11R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F11R2_FB21_gp 21
#define CAN_F11R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F11R2_FB22_gp 22
#define CAN_F11R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F11R2_FB23_gp 23
#define CAN_F11R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F11R2_FB24_gp 24
#define CAN_F11R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F11R2_FB25_gp 25
#define CAN_F11R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F11R2_FB26_gp 26
#define CAN_F11R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F11R2_FB27_gp 27
#define CAN_F11R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F11R2_FB28_gp 28
#define CAN_F11R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F11R2_FB29_gp 29
#define CAN_F11R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F11R2_FB30_gp 30
#define CAN_F11R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F11R2_FB31_gp 31

/*** REGISTER: CAN_F12R2 ***/
#define CAN_F12R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F12R2_FB0_gp 0
#define CAN_F12R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F12R2_FB1_gp 1
#define CAN_F12R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F12R2_FB2_gp 2
#define CAN_F12R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F12R2_FB3_gp 3
#define CAN_F12R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F12R2_FB4_gp 4
#define CAN_F12R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F12R2_FB5_gp 5
#define CAN_F12R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F12R2_FB6_gp 6
#define CAN_F12R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F12R2_FB7_gp 7
#define CAN_F12R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F12R2_FB8_gp 8
#define CAN_F12R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F12R2_FB9_gp 9
#define CAN_F12R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F12R2_FB10_gp 10
#define CAN_F12R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F12R2_FB11_gp 11
#define CAN_F12R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F12R2_FB12_gp 12
#define CAN_F12R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F12R2_FB13_gp 13
#define CAN_F12R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F12R2_FB14_gp 14
#define CAN_F12R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F12R2_FB15_gp 15
#define CAN_F12R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F12R2_FB16_gp 16
#define CAN_F12R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F12R2_FB17_gp 17
#define CAN_F12R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F12R2_FB18_gp 18
#define CAN_F12R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F12R2_FB19_gp 19
#define CAN_F12R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F12R2_FB20_gp 20
#define CAN_F12R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F12R2_FB21_gp 21
#define CAN_F12R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F12R2_FB22_gp 22
#define CAN_F12R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F12R2_FB23_gp 23
#define CAN_F12R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F12R2_FB24_gp 24
#define CAN_F12R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F12R2_FB25_gp 25
#define CAN_F12R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F12R2_FB26_gp 26
#define CAN_F12R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F12R2_FB27_gp 27
#define CAN_F12R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F12R2_FB28_gp 28
#define CAN_F12R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F12R2_FB29_gp 29
#define CAN_F12R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F12R2_FB30_gp 30
#define CAN_F12R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F12R2_FB31_gp 31

/*** REGISTER: CAN_F13R2 ***/
#define CAN_F13R2_FB0_gm ((uint32_t)0x00000001)
#define CAN_F13R2_FB0_gp 0
#define CAN_F13R2_FB1_gm ((uint32_t)0x00000002)
#define CAN_F13R2_FB1_gp 1
#define CAN_F13R2_FB2_gm ((uint32_t)0x00000004)
#define CAN_F13R2_FB2_gp 2
#define CAN_F13R2_FB3_gm ((uint32_t)0x00000008)
#define CAN_F13R2_FB3_gp 3
#define CAN_F13R2_FB4_gm ((uint32_t)0x00000010)
#define CAN_F13R2_FB4_gp 4
#define CAN_F13R2_FB5_gm ((uint32_t)0x00000020)
#define CAN_F13R2_FB5_gp 5
#define CAN_F13R2_FB6_gm ((uint32_t)0x00000040)
#define CAN_F13R2_FB6_gp 6
#define CAN_F13R2_FB7_gm ((uint32_t)0x00000080)
#define CAN_F13R2_FB7_gp 7
#define CAN_F13R2_FB8_gm ((uint32_t)0x00000100)
#define CAN_F13R2_FB8_gp 8
#define CAN_F13R2_FB9_gm ((uint32_t)0x00000200)
#define CAN_F13R2_FB9_gp 9
#define CAN_F13R2_FB10_gm ((uint32_t)0x00000400)
#define CAN_F13R2_FB10_gp 10
#define CAN_F13R2_FB11_gm ((uint32_t)0x00000800)
#define CAN_F13R2_FB11_gp 11
#define CAN_F13R2_FB12_gm ((uint32_t)0x00001000)
#define CAN_F13R2_FB12_gp 12
#define CAN_F13R2_FB13_gm ((uint32_t)0x00002000)
#define CAN_F13R2_FB13_gp 13
#define CAN_F13R2_FB14_gm ((uint32_t)0x00004000)
#define CAN_F13R2_FB14_gp 14
#define CAN_F13R2_FB15_gm ((uint32_t)0x00008000)
#define CAN_F13R2_FB15_gp 15
#define CAN_F13R2_FB16_gm ((uint32_t)0x00010000)
#define CAN_F13R2_FB16_gp 16
#define CAN_F13R2_FB17_gm ((uint32_t)0x00020000)
#define CAN_F13R2_FB17_gp 17
#define CAN_F13R2_FB18_gm ((uint32_t)0x00040000)
#define CAN_F13R2_FB18_gp 18
#define CAN_F13R2_FB19_gm ((uint32_t)0x00080000)
#define CAN_F13R2_FB19_gp 19
#define CAN_F13R2_FB20_gm ((uint32_t)0x00100000)
#define CAN_F13R2_FB20_gp 20
#define CAN_F13R2_FB21_gm ((uint32_t)0x00200000)
#define CAN_F13R2_FB21_gp 21
#define CAN_F13R2_FB22_gm ((uint32_t)0x00400000)
#define CAN_F13R2_FB22_gp 22
#define CAN_F13R2_FB23_gm ((uint32_t)0x00800000)
#define CAN_F13R2_FB23_gp 23
#define CAN_F13R2_FB24_gm ((uint32_t)0x01000000)
#define CAN_F13R2_FB24_gp 24
#define CAN_F13R2_FB25_gm ((uint32_t)0x02000000)
#define CAN_F13R2_FB25_gp 25
#define CAN_F13R2_FB26_gm ((uint32_t)0x04000000)
#define CAN_F13R2_FB26_gp 26
#define CAN_F13R2_FB27_gm ((uint32_t)0x08000000)
#define CAN_F13R2_FB27_gp 27
#define CAN_F13R2_FB28_gm ((uint32_t)0x10000000)
#define CAN_F13R2_FB28_gp 28
#define CAN_F13R2_FB29_gm ((uint32_t)0x20000000)
#define CAN_F13R2_FB29_gp 29
#define CAN_F13R2_FB30_gm ((uint32_t)0x40000000)
#define CAN_F13R2_FB30_gp 30
#define CAN_F13R2_FB31_gm ((uint32_t)0x80000000)
#define CAN_F13R2_FB31_gp 31


/********** PERIPHERAL: CRC **********/

/*** REGISTER: CRC_DR ***/
#define CRC_DR_DR_gm ((uint32_t)0xFFFFFFFF)
#define CRC_DR_DR_gp 0

/*** REGISTER: CRC_IDR ***/
#define CRC_IDR_IDR_gm ((uint8_t)0xFF)
#define CRC_IDR_IDR_gp 0

/*** REGISTER: CRC_CR ***/
#define CRC_CR_RESET_gm ((uint32_t)0x00000001)
#define CRC_CR_RESET_gp 0
#define CRC_CR_POLSIZE_gm ((uint32_t)0x00000018)
#define CRC_CR_POLSIZE_gp 3
#define CRC_CR_POLSIZE0_gm ((uint32_t)0x00000008)
#define CRC_CR_POLSIZE0_gp 3
#define CRC_CR_POLSIZE1_gm ((uint32_t)0x00000010)
#define CRC_CR_POLSIZE1_gp 4
#define CRC_CR_REV_IN_gm ((uint32_t)0x00000060)
#define CRC_CR_REV_IN_gp 5
#define CRC_CR_REV_IN_0_gm ((uint32_t)0x00000020)
#define CRC_CR_REV_IN_0_gp 5
#define CRC_CR_REV_IN_1_gm ((uint32_t)0x00000040)
#define CRC_CR_REV_IN_1_gp 6
#define CRC_CR_REV_OUT_gm ((uint32_t)0x00000080)
#define CRC_CR_REV_OUT_gp 7

/*** REGISTER: CRC_INIT ***/
#define CRC_INIT_INIT_gm ((uint32_t)0xFFFFFFFF)
#define CRC_INIT_INIT_gp 0

/*** REGISTER: CRC_POL ***/
#define CRC_POL_POL_gm ((uint32_t)0xFFFFFFFF)
#define CRC_POL_POL_gp 0


/********** PERIPHERAL: DAC **********/

/*** REGISTER: DAC_CR ***/
#define DAC_CR_EN1_gm ((uint32_t)0x00000001)
#define DAC_CR_EN1_gp 0
#define DAC_CR_BOFF1_gm ((uint32_t)0x00000002)
#define DAC_CR_BOFF1_gp 1
#define DAC_CR_TEN1_gm ((uint32_t)0x00000004)
#define DAC_CR_TEN1_gp 2
#define DAC_CR_TSEL1_gm ((uint32_t)0x00000038)
#define DAC_CR_TSEL1_gp 3
#define DAC_CR_WAVE1_gm ((uint32_t)0x000000C0)
#define DAC_CR_WAVE1_gp 6
#define DAC_CR_MAMP1_gm ((uint32_t)0x00000F00)
#define DAC_CR_MAMP1_gp 8
#define DAC_CR_DMAEN1_gm ((uint32_t)0x00001000)
#define DAC_CR_DMAEN1_gp 12
#define DAC_CR_EN2_gm ((uint32_t)0x00010000)
#define DAC_CR_EN2_gp 16
#define DAC_CR_BOFF2_gm ((uint32_t)0x00020000)
#define DAC_CR_BOFF2_gp 17
#define DAC_CR_TEN2_gm ((uint32_t)0x00040000)
#define DAC_CR_TEN2_gp 18
#define DAC_CR_TSEL2_gm ((uint32_t)0x00380000)
#define DAC_CR_TSEL2_gp 19
#define DAC_CR_WAVE2_gm ((uint32_t)0x00C00000)
#define DAC_CR_WAVE2_gp 22
#define DAC_CR_MAMP2_gm ((uint32_t)0x0F000000)
#define DAC_CR_MAMP2_gp 24
#define DAC_CR_DMAEN2_gm ((uint32_t)0x10000000)
#define DAC_CR_DMAEN2_gp 28

/*** REGISTER: DAC_SWTRIGR ***/
#define DAC_SWTRIGR_SWTRIG1_gm ((uint8_t)0x01)
#define DAC_SWTRIGR_SWTRIG1_gp 0
#define DAC_SWTRIGR_SWTRIG2_gm ((uint8_t)0x02)
#define DAC_SWTRIGR_SWTRIG2_gp 1

/*** REGISTER: DAC_DHR12R1 ***/
#define DAC_DHR12R1_DACC1DHR_gm ((uint16_t)0x0FFF)
#define DAC_DHR12R1_DACC1DHR_gp 0

/*** REGISTER: DAC_DHR12L1 ***/
#define DAC_DHR12L1_DACC1DHR_gm ((uint16_t)0xFFF0)
#define DAC_DHR12L1_DACC1DHR_gp 4

/*** REGISTER: DAC_DHR8R1 ***/
#define DAC_DHR8R1_DACC1DHR_gm ((uint8_t)0xFF)
#define DAC_DHR8R1_DACC1DHR_gp 0

/*** REGISTER: DAC_DHR12R2 ***/
#define DAC_DHR12R2_DACC2DHR_gm ((uint16_t)0x0FFF)
#define DAC_DHR12R2_DACC2DHR_gp 0

/*** REGISTER: DAC_DHR12L2 ***/
#define DAC_DHR12L2_DACC2DHR_gm ((uint16_t)0xFFF0)
#define DAC_DHR12L2_DACC2DHR_gp 4

/*** REGISTER: DAC_DHR8R2 ***/
#define DAC_DHR8R2_DACC2DHR_gm ((uint8_t)0xFF)
#define DAC_DHR8R2_DACC2DHR_gp 0

/*** REGISTER: DAC_DHR12RD ***/
#define DAC_DHR12RD_DACC1DHR_gm ((uint32_t)0x00000FFF)
#define DAC_DHR12RD_DACC1DHR_gp 0
#define DAC_DHR12RD_DACC2DHR_gm ((uint32_t)0x0FFF0000)
#define DAC_DHR12RD_DACC2DHR_gp 16

/*** REGISTER: DAC_DHR12LD ***/
#define DAC_DHR12LD_DACC1DHR_gm ((uint32_t)0x0000FFF0)
#define DAC_DHR12LD_DACC1DHR_gp 4
#define DAC_DHR12LD_DACC2DHR_gm ((uint32_t)0xFFF00000)
#define DAC_DHR12LD_DACC2DHR_gp 20

/*** REGISTER: DAC_DHR8RD ***/
#define DAC_DHR8RD_DACC1DHR_gm ((uint16_t)0x00FF)
#define DAC_DHR8RD_DACC1DHR_gp 0
#define DAC_DHR8RD_DACC2DHR_gm ((uint16_t)0xFF00)
#define DAC_DHR8RD_DACC2DHR_gp 8

/*** REGISTER: DAC_DOR1 ***/
#define DAC_DOR1_DACC1DOR_gm ((uint16_t)0x0FFF)
#define DAC_DOR1_DACC1DOR_gp 0

/*** REGISTER: DAC_DOR2 ***/
#define DAC_DOR2_DACC2DOR_gm ((uint16_t)0x0FFF)
#define DAC_DOR2_DACC2DOR_gp 0

/*** REGISTER: DAC_SR ***/
#define DAC_SR_DMAUDR1_gm ((uint32_t)0x00002000)
#define DAC_SR_DMAUDR1_gp 13
#define DAC_SR_DMAUDR2_gm ((uint32_t)0x20000000)
#define DAC_SR_DMAUDR2_gp 29


/********** PERIPHERAL: DBGMCU **********/

/*** REGISTER: DBGMCU_IDCODE ***/
#define DBGMCU_IDCODE_DEV_ID_gm ((uint32_t)0x00000FFF)
#define DBGMCU_IDCODE_DEV_ID_gp 0
#define DBGMCU_IDCODE_REV_ID_gm ((uint32_t)0xFFFF0000)
#define DBGMCU_IDCODE_REV_ID_gp 16

/*** REGISTER: DBGMCU_CR ***/
#define DBGMCU_CR_DBG_SLEEP_gm ((uint32_t)0x00000001)
#define DBGMCU_CR_DBG_SLEEP_gp 0
#define DBGMCU_CR_DBG_STOP_gm ((uint32_t)0x00000002)
#define DBGMCU_CR_DBG_STOP_gp 1
#define DBGMCU_CR_DBG_STANDBY_gm ((uint32_t)0x00000004)
#define DBGMCU_CR_DBG_STANDBY_gp 2
#define DBGMCU_CR_TRACE_IOEN_gm ((uint32_t)0x00000020)
#define DBGMCU_CR_TRACE_IOEN_gp 5
#define DBGMCU_CR_TRACE_MODE_gm ((uint32_t)0x000000C0)
#define DBGMCU_CR_TRACE_MODE_gp 6
#define DBGMCU_CR_TRACE_MODE_0_gm ((uint32_t)0x00000040)
#define DBGMCU_CR_TRACE_MODE_0_gp 6
#define DBGMCU_CR_TRACE_MODE_1_gm ((uint32_t)0x00000080)
#define DBGMCU_CR_TRACE_MODE_1_gp 7

/*** REGISTER: DBGMCU_APB1 ***/
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_gm ((uint32_t)0x00000001)
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_gp 0
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_gm ((uint32_t)0x00000002)
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_gp 1
#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_gm ((uint32_t)0x00000004)
#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_gp 2
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_gm ((uint32_t)0x00000010)
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_gp 4
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_gm ((uint32_t)0x00000020)
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_gp 5
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_gm ((uint32_t)0x00000400)
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_gp 10
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_gm ((uint32_t)0x00000800)
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_gp 11
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_gm ((uint32_t)0x00001000)
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_gp 12
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_gm ((uint32_t)0x00200000)
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_gp 21
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_gm ((uint32_t)0x00400000)
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_gp 22
#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_gm ((uint32_t)0x02000000)
#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_gp 25

/*** REGISTER: DBGMCU_APB2 ***/
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_gm ((uint32_t)0x00000001)
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_gp 0
#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_gm ((uint32_t)0x00000002)
#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_gp 1
#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_gm ((uint32_t)0x00000004)
#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_gp 2
#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_gm ((uint32_t)0x00000008)
#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_gp 3
#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_gm ((uint32_t)0x00000010)
#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_gp 4


/********** PERIPHERAL: DMA **********/

/*** REGISTER: DMA_ISR ***/
#define DMA_ISR_GIF1_gm ((uint32_t)0x00000001)
#define DMA_ISR_GIF1_gp 0
#define DMA_ISR_TCIF1_gm ((uint32_t)0x00000002)
#define DMA_ISR_TCIF1_gp 1
#define DMA_ISR_HTIF1_gm ((uint32_t)0x00000004)
#define DMA_ISR_HTIF1_gp 2
#define DMA_ISR_TEIF1_gm ((uint32_t)0x00000008)
#define DMA_ISR_TEIF1_gp 3
#define DMA_ISR_GIF2_gm ((uint32_t)0x00000010)
#define DMA_ISR_GIF2_gp 4
#define DMA_ISR_TCIF2_gm ((uint32_t)0x00000020)
#define DMA_ISR_TCIF2_gp 5
#define DMA_ISR_HTIF2_gm ((uint32_t)0x00000040)
#define DMA_ISR_HTIF2_gp 6
#define DMA_ISR_TEIF2_gm ((uint32_t)0x00000080)
#define DMA_ISR_TEIF2_gp 7
#define DMA_ISR_GIF3_gm ((uint32_t)0x00000100)
#define DMA_ISR_GIF3_gp 8
#define DMA_ISR_TCIF3_gm ((uint32_t)0x00000200)
#define DMA_ISR_TCIF3_gp 9
#define DMA_ISR_HTIF3_gm ((uint32_t)0x00000400)
#define DMA_ISR_HTIF3_gp 10
#define DMA_ISR_TEIF3_gm ((uint32_t)0x00000800)
#define DMA_ISR_TEIF3_gp 11
#define DMA_ISR_GIF4_gm ((uint32_t)0x00001000)
#define DMA_ISR_GIF4_gp 12
#define DMA_ISR_TCIF4_gm ((uint32_t)0x00002000)
#define DMA_ISR_TCIF4_gp 13
#define DMA_ISR_HTIF4_gm ((uint32_t)0x00004000)
#define DMA_ISR_HTIF4_gp 14
#define DMA_ISR_TEIF4_gm ((uint32_t)0x00008000)
#define DMA_ISR_TEIF4_gp 15
#define DMA_ISR_GIF5_gm ((uint32_t)0x00010000)
#define DMA_ISR_GIF5_gp 16
#define DMA_ISR_TCIF5_gm ((uint32_t)0x00020000)
#define DMA_ISR_TCIF5_gp 17
#define DMA_ISR_HTIF5_gm ((uint32_t)0x00040000)
#define DMA_ISR_HTIF5_gp 18
#define DMA_ISR_TEIF5_gm ((uint32_t)0x00080000)
#define DMA_ISR_TEIF5_gp 19
#define DMA_ISR_GIF6_gm ((uint32_t)0x00100000)
#define DMA_ISR_GIF6_gp 20
#define DMA_ISR_TCIF6_gm ((uint32_t)0x00200000)
#define DMA_ISR_TCIF6_gp 21
#define DMA_ISR_HTIF6_gm ((uint32_t)0x00400000)
#define DMA_ISR_HTIF6_gp 22
#define DMA_ISR_TEIF6_gm ((uint32_t)0x00800000)
#define DMA_ISR_TEIF6_gp 23
#define DMA_ISR_GIF7_gm ((uint32_t)0x01000000)
#define DMA_ISR_GIF7_gp 24
#define DMA_ISR_TCIF7_gm ((uint32_t)0x02000000)
#define DMA_ISR_TCIF7_gp 25
#define DMA_ISR_HTIF7_gm ((uint32_t)0x04000000)
#define DMA_ISR_HTIF7_gp 26
#define DMA_ISR_TEIF7_gm ((uint32_t)0x08000000)
#define DMA_ISR_TEIF7_gp 27

/*** REGISTER: DMA_IFCR ***/
#define DMA_IFCR_CGIF1_gm ((uint32_t)0x00000001)
#define DMA_IFCR_CGIF1_gp 0
#define DMA_IFCR_CTCIF1_gm ((uint32_t)0x00000002)
#define DMA_IFCR_CTCIF1_gp 1
#define DMA_IFCR_CHTIF1_gm ((uint32_t)0x00000004)
#define DMA_IFCR_CHTIF1_gp 2
#define DMA_IFCR_CTEIF1_gm ((uint32_t)0x00000008)
#define DMA_IFCR_CTEIF1_gp 3
#define DMA_IFCR_CGIF2_gm ((uint32_t)0x00000010)
#define DMA_IFCR_CGIF2_gp 4
#define DMA_IFCR_CTCIF2_gm ((uint32_t)0x00000020)
#define DMA_IFCR_CTCIF2_gp 5
#define DMA_IFCR_CHTIF2_gm ((uint32_t)0x00000040)
#define DMA_IFCR_CHTIF2_gp 6
#define DMA_IFCR_CTEIF2_gm ((uint32_t)0x00000080)
#define DMA_IFCR_CTEIF2_gp 7
#define DMA_IFCR_CGIF3_gm ((uint32_t)0x00000100)
#define DMA_IFCR_CGIF3_gp 8
#define DMA_IFCR_CTCIF3_gm ((uint32_t)0x00000200)
#define DMA_IFCR_CTCIF3_gp 9
#define DMA_IFCR_CHTIF3_gm ((uint32_t)0x00000400)
#define DMA_IFCR_CHTIF3_gp 10
#define DMA_IFCR_CTEIF3_gm ((uint32_t)0x00000800)
#define DMA_IFCR_CTEIF3_gp 11
#define DMA_IFCR_CGIF4_gm ((uint32_t)0x00001000)
#define DMA_IFCR_CGIF4_gp 12
#define DMA_IFCR_CTCIF4_gm ((uint32_t)0x00002000)
#define DMA_IFCR_CTCIF4_gp 13
#define DMA_IFCR_CHTIF4_gm ((uint32_t)0x00004000)
#define DMA_IFCR_CHTIF4_gp 14
#define DMA_IFCR_CTEIF4_gm ((uint32_t)0x00008000)
#define DMA_IFCR_CTEIF4_gp 15
#define DMA_IFCR_CGIF5_gm ((uint32_t)0x00010000)
#define DMA_IFCR_CGIF5_gp 16
#define DMA_IFCR_CTCIF5_gm ((uint32_t)0x00020000)
#define DMA_IFCR_CTCIF5_gp 17
#define DMA_IFCR_CHTIF5_gm ((uint32_t)0x00040000)
#define DMA_IFCR_CHTIF5_gp 18
#define DMA_IFCR_CTEIF5_gm ((uint32_t)0x00080000)
#define DMA_IFCR_CTEIF5_gp 19
#define DMA_IFCR_CGIF6_gm ((uint32_t)0x00100000)
#define DMA_IFCR_CGIF6_gp 20
#define DMA_IFCR_CTCIF6_gm ((uint32_t)0x00200000)
#define DMA_IFCR_CTCIF6_gp 21
#define DMA_IFCR_CHTIF6_gm ((uint32_t)0x00400000)
#define DMA_IFCR_CHTIF6_gp 22
#define DMA_IFCR_CTEIF6_gm ((uint32_t)0x00800000)
#define DMA_IFCR_CTEIF6_gp 23
#define DMA_IFCR_CGIF7_gm ((uint32_t)0x01000000)
#define DMA_IFCR_CGIF7_gp 24
#define DMA_IFCR_CTCIF7_gm ((uint32_t)0x02000000)
#define DMA_IFCR_CTCIF7_gp 25
#define DMA_IFCR_CHTIF7_gm ((uint32_t)0x04000000)
#define DMA_IFCR_CHTIF7_gp 26
#define DMA_IFCR_CTEIF7_gm ((uint32_t)0x08000000)
#define DMA_IFCR_CTEIF7_gp 27

/*** REGISTER: DMA_CCR ***/
#define DMA_CCR_EN_gm ((uint32_t)0x00000001)
#define DMA_CCR_EN_gp 0
#define DMA_CCR_TCIE_gm ((uint32_t)0x00000002)
#define DMA_CCR_TCIE_gp 1
#define DMA_CCR_HTIE_gm ((uint32_t)0x00000004)
#define DMA_CCR_HTIE_gp 2
#define DMA_CCR_TEIE_gm ((uint32_t)0x00000008)
#define DMA_CCR_TEIE_gp 3
#define DMA_CCR_DIR_gm ((uint32_t)0x00000010)
#define DMA_CCR_DIR_gp 4
#define DMA_CCR_CIRC_gm ((uint32_t)0x00000020)
#define DMA_CCR_CIRC_gp 5
#define DMA_CCR_PINC_gm ((uint32_t)0x00000040)
#define DMA_CCR_PINC_gp 6
#define DMA_CCR_MINC_gm ((uint32_t)0x00000080)
#define DMA_CCR_MINC_gp 7
#define DMA_CCR_PSIZE_gm ((uint32_t)0x00000300)
#define DMA_CCR_PSIZE_gp 8
#define DMA_CCR_PSIZE0_gm ((uint32_t)0x00000100)
#define DMA_CCR_PSIZE0_gp 8
#define DMA_CCR_PSIZE1_gm ((uint32_t)0x00000200)
#define DMA_CCR_PSIZE1_gp 9
#define DMA_CCR_MSIZE_gm ((uint32_t)0x00000C00)
#define DMA_CCR_MSIZE_gp 10
#define DMA_CCR_MSIZE0_gm ((uint32_t)0x00000400)
#define DMA_CCR_MSIZE0_gp 10
#define DMA_CCR_MSIZE1_gm ((uint32_t)0x00000800)
#define DMA_CCR_MSIZE1_gp 11
#define DMA_CCR_PL_gm ((uint32_t)0x00003000)
#define DMA_CCR_PL_gp 12
#define DMA_CCR_PL0_gm ((uint32_t)0x00001000)
#define DMA_CCR_PL0_gp 12
#define DMA_CCR_PL1_gm ((uint32_t)0x00002000)
#define DMA_CCR_PL1_gp 13
#define DMA_CCR_MEM2MEM_gm ((uint32_t)0x00004000)
#define DMA_CCR_MEM2MEM_gp 14

/*** REGISTER: DMA_CNDTR ***/
#define DMA_CNDTR_NDT_gm ((uint32_t)0x0000FFFF)
#define DMA_CNDTR_NDT_gp 0

/*** REGISTER: DMA_CPAR ***/
#define DMA_CPAR_PA_gm ((uint32_t)0xFFFFFFFF)
#define DMA_CPAR_PA_gp 0

/*** REGISTER: DMA_CMAR ***/
#define DMA_CMAR_MA_gm ((uint32_t)0xFFFFFFFF)
#define DMA_CMAR_MA_gp 0


/********** PERIPHERAL: EXTI **********/

/*** REGISTER: EXTI_IMR ***/
#define EXTI_IMR_MR0_gm ((uint32_t)0x00000001)
#define EXTI_IMR_MR0_gp 0
#define EXTI_IMR_MR1_gm ((uint32_t)0x00000002)
#define EXTI_IMR_MR1_gp 1
#define EXTI_IMR_MR2_gm ((uint32_t)0x00000004)
#define EXTI_IMR_MR2_gp 2
#define EXTI_IMR_MR3_gm ((uint32_t)0x00000008)
#define EXTI_IMR_MR3_gp 3
#define EXTI_IMR_MR4_gm ((uint32_t)0x00000010)
#define EXTI_IMR_MR4_gp 4
#define EXTI_IMR_MR5_gm ((uint32_t)0x00000020)
#define EXTI_IMR_MR5_gp 5
#define EXTI_IMR_MR6_gm ((uint32_t)0x00000040)
#define EXTI_IMR_MR6_gp 6
#define EXTI_IMR_MR7_gm ((uint32_t)0x00000080)
#define EXTI_IMR_MR7_gp 7
#define EXTI_IMR_MR8_gm ((uint32_t)0x00000100)
#define EXTI_IMR_MR8_gp 8
#define EXTI_IMR_MR9_gm ((uint32_t)0x00000200)
#define EXTI_IMR_MR9_gp 9
#define EXTI_IMR_MR10_gm ((uint32_t)0x00000400)
#define EXTI_IMR_MR10_gp 10
#define EXTI_IMR_MR11_gm ((uint32_t)0x00000800)
#define EXTI_IMR_MR11_gp 11
#define EXTI_IMR_MR12_gm ((uint32_t)0x00001000)
#define EXTI_IMR_MR12_gp 12
#define EXTI_IMR_MR13_gm ((uint32_t)0x00002000)
#define EXTI_IMR_MR13_gp 13
#define EXTI_IMR_MR14_gm ((uint32_t)0x00004000)
#define EXTI_IMR_MR14_gp 14
#define EXTI_IMR_MR15_gm ((uint32_t)0x00008000)
#define EXTI_IMR_MR15_gp 15
#define EXTI_IMR_MR16_gm ((uint32_t)0x00010000)
#define EXTI_IMR_MR16_gp 16
#define EXTI_IMR_MR17_gm ((uint32_t)0x00020000)
#define EXTI_IMR_MR17_gp 17
#define EXTI_IMR_MR18_gm ((uint32_t)0x00040000)
#define EXTI_IMR_MR18_gp 18
#define EXTI_IMR_MR19_gm ((uint32_t)0x00080000)
#define EXTI_IMR_MR19_gp 19
#define EXTI_IMR_MR20_gm ((uint32_t)0x00100000)
#define EXTI_IMR_MR20_gp 20
#define EXTI_IMR_MR21_gm ((uint32_t)0x00200000)
#define EXTI_IMR_MR21_gp 21
#define EXTI_IMR_MR22_gm ((uint32_t)0x00400000)
#define EXTI_IMR_MR22_gp 22
#define EXTI_IMR_MR23_gm ((uint32_t)0x00800000)
#define EXTI_IMR_MR23_gp 23
#define EXTI_IMR_MR24_gm ((uint32_t)0x01000000)
#define EXTI_IMR_MR24_gp 24
#define EXTI_IMR_MR25_gm ((uint32_t)0x02000000)
#define EXTI_IMR_MR25_gp 25
#define EXTI_IMR_MR26_gm ((uint32_t)0x04000000)
#define EXTI_IMR_MR26_gp 26
#define EXTI_IMR_MR27_gm ((uint32_t)0x08000000)
#define EXTI_IMR_MR27_gp 27
#define EXTI_IMR_MR28_gm ((uint32_t)0x10000000)
#define EXTI_IMR_MR28_gp 28

/*** REGISTER: EXTI_EMR ***/
#define EXTI_EMR_MR0_gm ((uint32_t)0x00000001)
#define EXTI_EMR_MR0_gp 0
#define EXTI_EMR_MR1_gm ((uint32_t)0x00000002)
#define EXTI_EMR_MR1_gp 1
#define EXTI_EMR_MR2_gm ((uint32_t)0x00000004)
#define EXTI_EMR_MR2_gp 2
#define EXTI_EMR_MR3_gm ((uint32_t)0x00000008)
#define EXTI_EMR_MR3_gp 3
#define EXTI_EMR_MR4_gm ((uint32_t)0x00000010)
#define EXTI_EMR_MR4_gp 4
#define EXTI_EMR_MR5_gm ((uint32_t)0x00000020)
#define EXTI_EMR_MR5_gp 5
#define EXTI_EMR_MR6_gm ((uint32_t)0x00000040)
#define EXTI_EMR_MR6_gp 6
#define EXTI_EMR_MR7_gm ((uint32_t)0x00000080)
#define EXTI_EMR_MR7_gp 7
#define EXTI_EMR_MR8_gm ((uint32_t)0x00000100)
#define EXTI_EMR_MR8_gp 8
#define EXTI_EMR_MR9_gm ((uint32_t)0x00000200)
#define EXTI_EMR_MR9_gp 9
#define EXTI_EMR_MR10_gm ((uint32_t)0x00000400)
#define EXTI_EMR_MR10_gp 10
#define EXTI_EMR_MR11_gm ((uint32_t)0x00000800)
#define EXTI_EMR_MR11_gp 11
#define EXTI_EMR_MR12_gm ((uint32_t)0x00001000)
#define EXTI_EMR_MR12_gp 12
#define EXTI_EMR_MR13_gm ((uint32_t)0x00002000)
#define EXTI_EMR_MR13_gp 13
#define EXTI_EMR_MR14_gm ((uint32_t)0x00004000)
#define EXTI_EMR_MR14_gp 14
#define EXTI_EMR_MR15_gm ((uint32_t)0x00008000)
#define EXTI_EMR_MR15_gp 15
#define EXTI_EMR_MR16_gm ((uint32_t)0x00010000)
#define EXTI_EMR_MR16_gp 16
#define EXTI_EMR_MR17_gm ((uint32_t)0x00020000)
#define EXTI_EMR_MR17_gp 17
#define EXTI_EMR_MR18_gm ((uint32_t)0x00040000)
#define EXTI_EMR_MR18_gp 18
#define EXTI_EMR_MR19_gm ((uint32_t)0x00080000)
#define EXTI_EMR_MR19_gp 19
#define EXTI_EMR_MR20_gm ((uint32_t)0x00100000)
#define EXTI_EMR_MR20_gp 20
#define EXTI_EMR_MR21_gm ((uint32_t)0x00200000)
#define EXTI_EMR_MR21_gp 21
#define EXTI_EMR_MR22_gm ((uint32_t)0x00400000)
#define EXTI_EMR_MR22_gp 22
#define EXTI_EMR_MR23_gm ((uint32_t)0x00800000)
#define EXTI_EMR_MR23_gp 23
#define EXTI_EMR_MR24_gm ((uint32_t)0x01000000)
#define EXTI_EMR_MR24_gp 24
#define EXTI_EMR_MR25_gm ((uint32_t)0x02000000)
#define EXTI_EMR_MR25_gp 25
#define EXTI_EMR_MR26_gm ((uint32_t)0x04000000)
#define EXTI_EMR_MR26_gp 26
#define EXTI_EMR_MR27_gm ((uint32_t)0x08000000)
#define EXTI_EMR_MR27_gp 27
#define EXTI_EMR_MR28_gm ((uint32_t)0x10000000)
#define EXTI_EMR_MR28_gp 28

/*** REGISTER: EXTI_RTSR ***/
#define EXTI_RTSR_TR0_gm ((uint32_t)0x00000001)
#define EXTI_RTSR_TR0_gp 0
#define EXTI_RTSR_TR1_gm ((uint32_t)0x00000002)
#define EXTI_RTSR_TR1_gp 1
#define EXTI_RTSR_TR2_gm ((uint32_t)0x00000004)
#define EXTI_RTSR_TR2_gp 2
#define EXTI_RTSR_TR3_gm ((uint32_t)0x00000008)
#define EXTI_RTSR_TR3_gp 3
#define EXTI_RTSR_TR4_gm ((uint32_t)0x00000010)
#define EXTI_RTSR_TR4_gp 4
#define EXTI_RTSR_TR5_gm ((uint32_t)0x00000020)
#define EXTI_RTSR_TR5_gp 5
#define EXTI_RTSR_TR6_gm ((uint32_t)0x00000040)
#define EXTI_RTSR_TR6_gp 6
#define EXTI_RTSR_TR7_gm ((uint32_t)0x00000080)
#define EXTI_RTSR_TR7_gp 7
#define EXTI_RTSR_TR8_gm ((uint32_t)0x00000100)
#define EXTI_RTSR_TR8_gp 8
#define EXTI_RTSR_TR9_gm ((uint32_t)0x00000200)
#define EXTI_RTSR_TR9_gp 9
#define EXTI_RTSR_TR10_gm ((uint32_t)0x00000400)
#define EXTI_RTSR_TR10_gp 10
#define EXTI_RTSR_TR11_gm ((uint32_t)0x00000800)
#define EXTI_RTSR_TR11_gp 11
#define EXTI_RTSR_TR12_gm ((uint32_t)0x00001000)
#define EXTI_RTSR_TR12_gp 12
#define EXTI_RTSR_TR13_gm ((uint32_t)0x00002000)
#define EXTI_RTSR_TR13_gp 13
#define EXTI_RTSR_TR14_gm ((uint32_t)0x00004000)
#define EXTI_RTSR_TR14_gp 14
#define EXTI_RTSR_TR15_gm ((uint32_t)0x00008000)
#define EXTI_RTSR_TR15_gp 15
#define EXTI_RTSR_TR16_gm ((uint32_t)0x00010000)
#define EXTI_RTSR_TR16_gp 16
#define EXTI_RTSR_TR17_gm ((uint32_t)0x00020000)
#define EXTI_RTSR_TR17_gp 17
#define EXTI_RTSR_TR18_gm ((uint32_t)0x00040000)
#define EXTI_RTSR_TR18_gp 18
#define EXTI_RTSR_TR19_gm ((uint32_t)0x00080000)
#define EXTI_RTSR_TR19_gp 19
#define EXTI_RTSR_TR20_gm ((uint32_t)0x00100000)
#define EXTI_RTSR_TR20_gp 20
#define EXTI_RTSR_TR21_gm ((uint32_t)0x00200000)
#define EXTI_RTSR_TR21_gp 21
#define EXTI_RTSR_TR22_gm ((uint32_t)0x00400000)
#define EXTI_RTSR_TR22_gp 22
#define EXTI_RTSR_TR23_gm ((uint32_t)0x00800000)
#define EXTI_RTSR_TR23_gp 23
#define EXTI_RTSR_TR24_gm ((uint32_t)0x01000000)
#define EXTI_RTSR_TR24_gp 24
#define EXTI_RTSR_TR25_gm ((uint32_t)0x02000000)
#define EXTI_RTSR_TR25_gp 25
#define EXTI_RTSR_TR26_gm ((uint32_t)0x04000000)
#define EXTI_RTSR_TR26_gp 26
#define EXTI_RTSR_TR27_gm ((uint32_t)0x08000000)
#define EXTI_RTSR_TR27_gp 27
#define EXTI_RTSR_TR28_gm ((uint32_t)0x10000000)
#define EXTI_RTSR_TR28_gp 28

/*** REGISTER: EXTI_FTSR ***/
#define EXTI_FTSR_TR0_gm ((uint32_t)0x00000001)
#define EXTI_FTSR_TR0_gp 0
#define EXTI_FTSR_TR1_gm ((uint32_t)0x00000002)
#define EXTI_FTSR_TR1_gp 1
#define EXTI_FTSR_TR2_gm ((uint32_t)0x00000004)
#define EXTI_FTSR_TR2_gp 2
#define EXTI_FTSR_TR3_gm ((uint32_t)0x00000008)
#define EXTI_FTSR_TR3_gp 3
#define EXTI_FTSR_TR4_gm ((uint32_t)0x00000010)
#define EXTI_FTSR_TR4_gp 4
#define EXTI_FTSR_TR5_gm ((uint32_t)0x00000020)
#define EXTI_FTSR_TR5_gp 5
#define EXTI_FTSR_TR6_gm ((uint32_t)0x00000040)
#define EXTI_FTSR_TR6_gp 6
#define EXTI_FTSR_TR7_gm ((uint32_t)0x00000080)
#define EXTI_FTSR_TR7_gp 7
#define EXTI_FTSR_TR8_gm ((uint32_t)0x00000100)
#define EXTI_FTSR_TR8_gp 8
#define EXTI_FTSR_TR9_gm ((uint32_t)0x00000200)
#define EXTI_FTSR_TR9_gp 9
#define EXTI_FTSR_TR10_gm ((uint32_t)0x00000400)
#define EXTI_FTSR_TR10_gp 10
#define EXTI_FTSR_TR11_gm ((uint32_t)0x00000800)
#define EXTI_FTSR_TR11_gp 11
#define EXTI_FTSR_TR12_gm ((uint32_t)0x00001000)
#define EXTI_FTSR_TR12_gp 12
#define EXTI_FTSR_TR13_gm ((uint32_t)0x00002000)
#define EXTI_FTSR_TR13_gp 13
#define EXTI_FTSR_TR14_gm ((uint32_t)0x00004000)
#define EXTI_FTSR_TR14_gp 14
#define EXTI_FTSR_TR15_gm ((uint32_t)0x00008000)
#define EXTI_FTSR_TR15_gp 15
#define EXTI_FTSR_TR16_gm ((uint32_t)0x00010000)
#define EXTI_FTSR_TR16_gp 16
#define EXTI_FTSR_TR17_gm ((uint32_t)0x00020000)
#define EXTI_FTSR_TR17_gp 17
#define EXTI_FTSR_TR18_gm ((uint32_t)0x00040000)
#define EXTI_FTSR_TR18_gp 18
#define EXTI_FTSR_TR19_gm ((uint32_t)0x00080000)
#define EXTI_FTSR_TR19_gp 19
#define EXTI_FTSR_TR20_gm ((uint32_t)0x00100000)
#define EXTI_FTSR_TR20_gp 20
#define EXTI_FTSR_TR21_gm ((uint32_t)0x00200000)
#define EXTI_FTSR_TR21_gp 21
#define EXTI_FTSR_TR22_gm ((uint32_t)0x00400000)
#define EXTI_FTSR_TR22_gp 22
#define EXTI_FTSR_TR23_gm ((uint32_t)0x00800000)
#define EXTI_FTSR_TR23_gp 23
#define EXTI_FTSR_TR24_gm ((uint32_t)0x01000000)
#define EXTI_FTSR_TR24_gp 24
#define EXTI_FTSR_TR25_gm ((uint32_t)0x02000000)
#define EXTI_FTSR_TR25_gp 25
#define EXTI_FTSR_TR26_gm ((uint32_t)0x04000000)
#define EXTI_FTSR_TR26_gp 26
#define EXTI_FTSR_TR27_gm ((uint32_t)0x08000000)
#define EXTI_FTSR_TR27_gp 27
#define EXTI_FTSR_TR28_gm ((uint32_t)0x10000000)
#define EXTI_FTSR_TR28_gp 28

/*** REGISTER: EXTI_SWIER ***/
#define EXTI_SWIER_SWIER0_gm ((uint32_t)0x00000001)
#define EXTI_SWIER_SWIER0_gp 0
#define EXTI_SWIER_SWIER1_gm ((uint32_t)0x00000002)
#define EXTI_SWIER_SWIER1_gp 1
#define EXTI_SWIER_SWIER2_gm ((uint32_t)0x00000004)
#define EXTI_SWIER_SWIER2_gp 2
#define EXTI_SWIER_SWIER3_gm ((uint32_t)0x00000008)
#define EXTI_SWIER_SWIER3_gp 3
#define EXTI_SWIER_SWIER4_gm ((uint32_t)0x00000010)
#define EXTI_SWIER_SWIER4_gp 4
#define EXTI_SWIER_SWIER5_gm ((uint32_t)0x00000020)
#define EXTI_SWIER_SWIER5_gp 5
#define EXTI_SWIER_SWIER6_gm ((uint32_t)0x00000040)
#define EXTI_SWIER_SWIER6_gp 6
#define EXTI_SWIER_SWIER7_gm ((uint32_t)0x00000080)
#define EXTI_SWIER_SWIER7_gp 7
#define EXTI_SWIER_SWIER8_gm ((uint32_t)0x00000100)
#define EXTI_SWIER_SWIER8_gp 8
#define EXTI_SWIER_SWIER9_gm ((uint32_t)0x00000200)
#define EXTI_SWIER_SWIER9_gp 9
#define EXTI_SWIER_SWIER10_gm ((uint32_t)0x00000400)
#define EXTI_SWIER_SWIER10_gp 10
#define EXTI_SWIER_SWIER11_gm ((uint32_t)0x00000800)
#define EXTI_SWIER_SWIER11_gp 11
#define EXTI_SWIER_SWIER12_gm ((uint32_t)0x00001000)
#define EXTI_SWIER_SWIER12_gp 12
#define EXTI_SWIER_SWIER13_gm ((uint32_t)0x00002000)
#define EXTI_SWIER_SWIER13_gp 13
#define EXTI_SWIER_SWIER14_gm ((uint32_t)0x00004000)
#define EXTI_SWIER_SWIER14_gp 14
#define EXTI_SWIER_SWIER15_gm ((uint32_t)0x00008000)
#define EXTI_SWIER_SWIER15_gp 15
#define EXTI_SWIER_SWIER16_gm ((uint32_t)0x00010000)
#define EXTI_SWIER_SWIER16_gp 16
#define EXTI_SWIER_SWIER17_gm ((uint32_t)0x00020000)
#define EXTI_SWIER_SWIER17_gp 17
#define EXTI_SWIER_SWIER18_gm ((uint32_t)0x00040000)
#define EXTI_SWIER_SWIER18_gp 18
#define EXTI_SWIER_SWIER19_gm ((uint32_t)0x00080000)
#define EXTI_SWIER_SWIER19_gp 19
#define EXTI_SWIER_SWIER20_gm ((uint32_t)0x00100000)
#define EXTI_SWIER_SWIER20_gp 20
#define EXTI_SWIER_SWIER21_gm ((uint32_t)0x00200000)
#define EXTI_SWIER_SWIER21_gp 21
#define EXTI_SWIER_SWIER22_gm ((uint32_t)0x00400000)
#define EXTI_SWIER_SWIER22_gp 22
#define EXTI_SWIER_SWIER23_gm ((uint32_t)0x00800000)
#define EXTI_SWIER_SWIER23_gp 23
#define EXTI_SWIER_SWIER24_gm ((uint32_t)0x01000000)
#define EXTI_SWIER_SWIER24_gp 24
#define EXTI_SWIER_SWIER25_gm ((uint32_t)0x02000000)
#define EXTI_SWIER_SWIER25_gp 25
#define EXTI_SWIER_SWIER26_gm ((uint32_t)0x04000000)
#define EXTI_SWIER_SWIER26_gp 26
#define EXTI_SWIER_SWIER27_gm ((uint32_t)0x08000000)
#define EXTI_SWIER_SWIER27_gp 27
#define EXTI_SWIER_SWIER28_gm ((uint32_t)0x10000000)
#define EXTI_SWIER_SWIER28_gp 28

/*** REGISTER: EXTI_PR ***/
#define EXTI_PR_PR0_gm ((uint32_t)0x00000001)
#define EXTI_PR_PR0_gp 0
#define EXTI_PR_PR1_gm ((uint32_t)0x00000002)
#define EXTI_PR_PR1_gp 1
#define EXTI_PR_PR2_gm ((uint32_t)0x00000004)
#define EXTI_PR_PR2_gp 2
#define EXTI_PR_PR3_gm ((uint32_t)0x00000008)
#define EXTI_PR_PR3_gp 3
#define EXTI_PR_PR4_gm ((uint32_t)0x00000010)
#define EXTI_PR_PR4_gp 4
#define EXTI_PR_PR5_gm ((uint32_t)0x00000020)
#define EXTI_PR_PR5_gp 5
#define EXTI_PR_PR6_gm ((uint32_t)0x00000040)
#define EXTI_PR_PR6_gp 6
#define EXTI_PR_PR7_gm ((uint32_t)0x00000080)
#define EXTI_PR_PR7_gp 7
#define EXTI_PR_PR8_gm ((uint32_t)0x00000100)
#define EXTI_PR_PR8_gp 8
#define EXTI_PR_PR9_gm ((uint32_t)0x00000200)
#define EXTI_PR_PR9_gp 9
#define EXTI_PR_PR10_gm ((uint32_t)0x00000400)
#define EXTI_PR_PR10_gp 10
#define EXTI_PR_PR11_gm ((uint32_t)0x00000800)
#define EXTI_PR_PR11_gp 11
#define EXTI_PR_PR12_gm ((uint32_t)0x00001000)
#define EXTI_PR_PR12_gp 12
#define EXTI_PR_PR13_gm ((uint32_t)0x00002000)
#define EXTI_PR_PR13_gp 13
#define EXTI_PR_PR14_gm ((uint32_t)0x00004000)
#define EXTI_PR_PR14_gp 14
#define EXTI_PR_PR15_gm ((uint32_t)0x00008000)
#define EXTI_PR_PR15_gp 15
#define EXTI_PR_PR16_gm ((uint32_t)0x00010000)
#define EXTI_PR_PR16_gp 16
#define EXTI_PR_PR17_gm ((uint32_t)0x00020000)
#define EXTI_PR_PR17_gp 17
#define EXTI_PR_PR18_gm ((uint32_t)0x00040000)
#define EXTI_PR_PR18_gp 18
#define EXTI_PR_PR19_gm ((uint32_t)0x00080000)
#define EXTI_PR_PR19_gp 19
#define EXTI_PR_PR20_gm ((uint32_t)0x00100000)
#define EXTI_PR_PR20_gp 20
#define EXTI_PR_PR21_gm ((uint32_t)0x00200000)
#define EXTI_PR_PR21_gp 21
#define EXTI_PR_PR22_gm ((uint32_t)0x00400000)
#define EXTI_PR_PR22_gp 22
#define EXTI_PR_PR23_gm ((uint32_t)0x00800000)
#define EXTI_PR_PR23_gp 23
#define EXTI_PR_PR24_gm ((uint32_t)0x01000000)
#define EXTI_PR_PR24_gp 24
#define EXTI_PR_PR25_gm ((uint32_t)0x02000000)
#define EXTI_PR_PR25_gp 25
#define EXTI_PR_PR26_gm ((uint32_t)0x04000000)
#define EXTI_PR_PR26_gp 26
#define EXTI_PR_PR27_gm ((uint32_t)0x08000000)
#define EXTI_PR_PR27_gp 27
#define EXTI_PR_PR28_gm ((uint32_t)0x10000000)
#define EXTI_PR_PR28_gp 28


/********** PERIPHERAL: FLASH **********/

/*** REGISTER: FLASH_ACR ***/
#define FLASH_ACR_LATENCY_gm ((uint8_t)0x03)
#define FLASH_ACR_LATENCY_gp 0
#define FLASH_ACR_LATENCY0_gm ((uint8_t)0x01)
#define FLASH_ACR_LATENCY0_gp 0
#define FLASH_ACR_LATENCY1_gm ((uint8_t)0x02)
#define FLASH_ACR_LATENCY1_gp 1
#define FLASH_ACR_HLFCYA_gm ((uint8_t)0x08)
#define FLASH_ACR_HLFCYA_gp 3
#define FLASH_ACR_PRFTBE_gm ((uint8_t)0x10)
#define FLASH_ACR_PRFTBE_gp 4
#define FLASH_ACR_PRFTBS_gm ((uint8_t)0x20)
#define FLASH_ACR_PRFTBS_gp 5

/*** REGISTER: FLASH_KEYR ***/
#define FLASH_KEYR_FKEYR_gm ((uint32_t)0xFFFFFFFF)
#define FLASH_KEYR_FKEYR_gp 0

/*** REGISTER: FLASH_OPTKEYR ***/
#define FLASH_OPTKEYR_OPTKEYR_gm ((uint32_t)0xFFFFFFFF)
#define FLASH_OPTKEYR_OPTKEYR_gp 0

/*** REGISTER: FLASH_SR ***/
#define FLASH_SR_BSY_gm ((uint32_t)0x00000001)
#define FLASH_SR_BSY_gp 0
#define FLASH_SR_PGERR_gm ((uint32_t)0x00000004)
#define FLASH_SR_PGERR_gp 2
#define FLASH_SR_WRPERR_gm ((uint32_t)0x00000010)
#define FLASH_SR_WRPERR_gp 4
#define FLASH_SR_EOP_gm ((uint32_t)0x00000020)
#define FLASH_SR_EOP_gp 5

/*** REGISTER: FLASH_CR ***/
#define FLASH_CR_PG_gm ((uint32_t)0x00000001)
#define FLASH_CR_PG_gp 0
#define FLASH_CR_PER_gm ((uint32_t)0x00000002)
#define FLASH_CR_PER_gp 1
#define FLASH_CR_MER_gm ((uint32_t)0x00000004)
#define FLASH_CR_MER_gp 2
#define FLASH_CR_OPTPG_gm ((uint32_t)0x00000010)
#define FLASH_CR_OPTPG_gp 4
#define FLASH_CR_OPTER_gm ((uint32_t)0x00000020)
#define FLASH_CR_OPTER_gp 5
#define FLASH_CR_STRT_gm ((uint32_t)0x00000040)
#define FLASH_CR_STRT_gp 6
#define FLASH_CR_LOCK_gm ((uint32_t)0x00000080)
#define FLASH_CR_LOCK_gp 7
#define FLASH_CR_OPTWRE_gm ((uint32_t)0x00000200)
#define FLASH_CR_OPTWRE_gp 9
#define FLASH_CR_ERRIE_gm ((uint32_t)0x00000400)
#define FLASH_CR_ERRIE_gp 10
#define FLASH_CR_EOPIE_gm ((uint32_t)0x00001000)
#define FLASH_CR_EOPIE_gp 12
#define FLASH_CR_OBL_LAUNCH_gm ((uint32_t)0x00002000)
#define FLASH_CR_OBL_LAUNCH_gp 13

/*** REGISTER: FLASH_AR ***/
#define FLASH_AR_FAR_gm ((uint32_t)0xFFFFFFFF)
#define FLASH_AR_FAR_gp 0

/*** REGISTER: FLASH_OBR ***/
#define FLASH_OBR_OPTERR_gm ((uint32_t)0x00000001)
#define FLASH_OBR_OPTERR_gp 0
#define FLASH_OBR_RDPRT1_gm ((uint32_t)0x00000002)
#define FLASH_OBR_RDPRT1_gp 1
#define FLASH_OBR_RDPRT2_gm ((uint32_t)0x00000004)
#define FLASH_OBR_RDPRT2_gp 2
#define FLASH_OBR_USER_gm ((uint32_t)0x00003700)
#define FLASH_OBR_USER_gp 8
#define FLASH_OBR_IWDG_SW_gm ((uint32_t)0x00000100)
#define FLASH_OBR_IWDG_SW_gp 8

/*** REGISTER: FLASH_WRPR ***/
#define FLASH_WRPR_WRP_gm ((uint32_t)0xFFFFFFFF)
#define FLASH_WRPR_WRP_gp 0


/********** PERIPHERAL: OB **********/

/*** REGISTER: OB_RDP ***/
#define OB_RDP_RDP_gm ((uint32_t)0x000000FF)
#define OB_RDP_RDP_gp 0

/*** REGISTER: OB_USER ***/
#define OB_USER_USER_gm ((uint32_t)0x00FF0000)
#define OB_USER_USER_gp 16

/*** REGISTER: OB_WRP0 ***/
#define OB_WRP0_WRP0_gm ((uint32_t)0x000000FF)
#define OB_WRP0_WRP0_gp 0

/*** REGISTER: OB_WRP1 ***/
#define OB_WRP1_WRP1_gm ((uint32_t)0x00FF0000)
#define OB_WRP1_WRP1_gp 16

/*** REGISTER: OB_WRP2 ***/
#define OB_WRP2_WRP2_gm ((uint32_t)0x000000FF)
#define OB_WRP2_WRP2_gp 0

/*** REGISTER: OB_WRP3 ***/
#define OB_WRP3_WRP3_gm ((uint32_t)0x00FF0000)
#define OB_WRP3_WRP3_gp 16


/********** PERIPHERAL: GPIO **********/

/*** REGISTER: GPIO_MODER ***/
#define GPIO_MODER_MODER0_gm ((uint32_t)0x00000003)
#define GPIO_MODER_MODER0_gp 0
#define GPIO_MODER_MODER1_gm ((uint32_t)0x0000000C)
#define GPIO_MODER_MODER1_gp 2
#define GPIO_MODER_MODER2_gm ((uint32_t)0x00000030)
#define GPIO_MODER_MODER2_gp 4
#define GPIO_MODER_MODER3_gm ((uint32_t)0x000000C0)
#define GPIO_MODER_MODER3_gp 6
#define GPIO_MODER_MODER4_gm ((uint32_t)0x00000300)
#define GPIO_MODER_MODER4_gp 8
#define GPIO_MODER_MODER5_gm ((uint32_t)0x00000C00)
#define GPIO_MODER_MODER5_gp 10
#define GPIO_MODER_MODER6_gm ((uint32_t)0x00003000)
#define GPIO_MODER_MODER6_gp 12
#define GPIO_MODER_MODER7_gm ((uint32_t)0x0000C000)
#define GPIO_MODER_MODER7_gp 14
#define GPIO_MODER_MODER8_gm ((uint32_t)0x00030000)
#define GPIO_MODER_MODER8_gp 16
#define GPIO_MODER_MODER9_gm ((uint32_t)0x000C0000)
#define GPIO_MODER_MODER9_gp 18
#define GPIO_MODER_MODER10_gm ((uint32_t)0x00300000)
#define GPIO_MODER_MODER10_gp 20
#define GPIO_MODER_MODER11_gm ((uint32_t)0x00C00000)
#define GPIO_MODER_MODER11_gp 22
#define GPIO_MODER_MODER12_gm ((uint32_t)0x03000000)
#define GPIO_MODER_MODER12_gp 24
#define GPIO_MODER_MODER13_gm ((uint32_t)0x0C000000)
#define GPIO_MODER_MODER13_gp 26
#define GPIO_MODER_MODER14_gm ((uint32_t)0x30000000)
#define GPIO_MODER_MODER14_gp 28
#define GPIO_MODER_MODER15_gm ((uint32_t)0xC0000000)
#define GPIO_MODER_MODER15_gp 30

/*** REGISTER: GPIO_OTYPER ***/
#define GPIO_OTYPER_OT0_gm ((uint32_t)0x00000001)
#define GPIO_OTYPER_OT0_gp 0
#define GPIO_OTYPER_OT1_gm ((uint32_t)0x00000002)
#define GPIO_OTYPER_OT1_gp 1
#define GPIO_OTYPER_OT2_gm ((uint32_t)0x00000004)
#define GPIO_OTYPER_OT2_gp 2
#define GPIO_OTYPER_OT3_gm ((uint32_t)0x00000008)
#define GPIO_OTYPER_OT3_gp 3
#define GPIO_OTYPER_OT4_gm ((uint32_t)0x00000010)
#define GPIO_OTYPER_OT4_gp 4
#define GPIO_OTYPER_OT5_gm ((uint32_t)0x00000020)
#define GPIO_OTYPER_OT5_gp 5
#define GPIO_OTYPER_OT6_gm ((uint32_t)0x00000040)
#define GPIO_OTYPER_OT6_gp 6
#define GPIO_OTYPER_OT7_gm ((uint32_t)0x00000080)
#define GPIO_OTYPER_OT7_gp 7
#define GPIO_OTYPER_OT8_gm ((uint32_t)0x00000100)
#define GPIO_OTYPER_OT8_gp 8
#define GPIO_OTYPER_OT9_gm ((uint32_t)0x00000200)
#define GPIO_OTYPER_OT9_gp 9
#define GPIO_OTYPER_OT10_gm ((uint32_t)0x00000400)
#define GPIO_OTYPER_OT10_gp 10
#define GPIO_OTYPER_OT11_gm ((uint32_t)0x00000800)
#define GPIO_OTYPER_OT11_gp 11
#define GPIO_OTYPER_OT12_gm ((uint32_t)0x00001000)
#define GPIO_OTYPER_OT12_gp 12
#define GPIO_OTYPER_OT13_gm ((uint32_t)0x00002000)
#define GPIO_OTYPER_OT13_gp 13
#define GPIO_OTYPER_OT14_gm ((uint32_t)0x00004000)
#define GPIO_OTYPER_OT14_gp 14
#define GPIO_OTYPER_OT15_gm ((uint32_t)0x00008000)
#define GPIO_OTYPER_OT15_gp 15

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR0_gm ((uint32_t)0x00000003)
#define GPIO_OSPEEDR_OSPEEDR0_gp 0

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR1_gm ((uint32_t)0x0000000C)
#define GPIO_OSPEEDR_OSPEEDR1_gp 2

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR2_gm ((uint32_t)0x00000030)
#define GPIO_OSPEEDR_OSPEEDR2_gp 4

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR3_gm ((uint32_t)0x000000C0)
#define GPIO_OSPEEDR_OSPEEDR3_gp 6

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR4_gm ((uint32_t)0x00000300)
#define GPIO_OSPEEDR_OSPEEDR4_gp 8

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR5_gm ((uint32_t)0x00000C00)
#define GPIO_OSPEEDR_OSPEEDR5_gp 10

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR6_gm ((uint32_t)0x00003000)
#define GPIO_OSPEEDR_OSPEEDR6_gp 12

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR7_gm ((uint32_t)0x0000C000)
#define GPIO_OSPEEDR_OSPEEDR7_gp 14

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR8_gm ((uint32_t)0x00030000)
#define GPIO_OSPEEDR_OSPEEDR8_gp 16

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR9_gm ((uint32_t)0x000C0000)
#define GPIO_OSPEEDR_OSPEEDR9_gp 18

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR10_gm ((uint32_t)0x00300000)
#define GPIO_OSPEEDR_OSPEEDR10_gp 20

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR11_gm ((uint32_t)0x00C00000)
#define GPIO_OSPEEDR_OSPEEDR11_gp 22

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR12_gm ((uint32_t)0x03000000)
#define GPIO_OSPEEDR_OSPEEDR12_gp 24

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR13_gm ((uint32_t)0x0C000000)
#define GPIO_OSPEEDR_OSPEEDR13_gp 26

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR14_gm ((uint32_t)0x30000000)
#define GPIO_OSPEEDR_OSPEEDR14_gp 28

/*** REGISTER: GPIO_OSPEEDR ***/
#define GPIO_OSPEEDR_OSPEEDR15_gm ((uint32_t)0xC0000000)
#define GPIO_OSPEEDR_OSPEEDR15_gp 30

/*** REGISTER: GPIO_PUPDR ***/
#define GPIO_PUPDR_PUPDR0_gm ((uint32_t)0x00000003)
#define GPIO_PUPDR_PUPDR0_gp 0
#define GPIO_PUPDR_PUPDR1_gm ((uint32_t)0x0000000C)
#define GPIO_PUPDR_PUPDR1_gp 2
#define GPIO_PUPDR_PUPDR2_gm ((uint32_t)0x00000030)
#define GPIO_PUPDR_PUPDR2_gp 4
#define GPIO_PUPDR_PUPDR3_gm ((uint32_t)0x000000C0)
#define GPIO_PUPDR_PUPDR3_gp 6
#define GPIO_PUPDR_PUPDR4_gm ((uint32_t)0x00000300)
#define GPIO_PUPDR_PUPDR4_gp 8
#define GPIO_PUPDR_PUPDR5_gm ((uint32_t)0x00000C00)
#define GPIO_PUPDR_PUPDR5_gp 10
#define GPIO_PUPDR_PUPDR6_gm ((uint32_t)0x00003000)
#define GPIO_PUPDR_PUPDR6_gp 12
#define GPIO_PUPDR_PUPDR7_gm ((uint32_t)0x0000C000)
#define GPIO_PUPDR_PUPDR7_gp 14
#define GPIO_PUPDR_PUPDR8_gm ((uint32_t)0x00030000)
#define GPIO_PUPDR_PUPDR8_gp 16
#define GPIO_PUPDR_PUPDR9_gm ((uint32_t)0x000C0000)
#define GPIO_PUPDR_PUPDR9_gp 18
#define GPIO_PUPDR_PUPDR10_gm ((uint32_t)0x00300000)
#define GPIO_PUPDR_PUPDR10_gp 20
#define GPIO_PUPDR_PUPDR11_gm ((uint32_t)0x00C00000)
#define GPIO_PUPDR_PUPDR11_gp 22
#define GPIO_PUPDR_PUPDR12_gm ((uint32_t)0x03000000)
#define GPIO_PUPDR_PUPDR12_gp 24
#define GPIO_PUPDR_PUPDR13_gm ((uint32_t)0x0C000000)
#define GPIO_PUPDR_PUPDR13_gp 26
#define GPIO_PUPDR_PUPDR14_gm ((uint32_t)0x30000000)
#define GPIO_PUPDR_PUPDR14_gp 28
#define GPIO_PUPDR_PUPDR15_gm ((uint32_t)0xC0000000)
#define GPIO_PUPDR_PUPDR15_gp 30

/*** REGISTER: GPIO_IDR ***/
#define GPIO_IDR_0_gm ((uint32_t)0x00000001)
#define GPIO_IDR_0_gp 0
#define GPIO_IDR_1_gm ((uint32_t)0x00000002)
#define GPIO_IDR_1_gp 1
#define GPIO_IDR_2_gm ((uint32_t)0x00000004)
#define GPIO_IDR_2_gp 2
#define GPIO_IDR_3_gm ((uint32_t)0x00000008)
#define GPIO_IDR_3_gp 3
#define GPIO_IDR_4_gm ((uint32_t)0x00000010)
#define GPIO_IDR_4_gp 4
#define GPIO_IDR_5_gm ((uint32_t)0x00000020)
#define GPIO_IDR_5_gp 5
#define GPIO_IDR_6_gm ((uint32_t)0x00000040)
#define GPIO_IDR_6_gp 6
#define GPIO_IDR_7_gm ((uint32_t)0x00000080)
#define GPIO_IDR_7_gp 7
#define GPIO_IDR_8_gm ((uint32_t)0x00000100)
#define GPIO_IDR_8_gp 8
#define GPIO_IDR_9_gm ((uint32_t)0x00000200)
#define GPIO_IDR_9_gp 9
#define GPIO_IDR_10_gm ((uint32_t)0x00000400)
#define GPIO_IDR_10_gp 10
#define GPIO_IDR_11_gm ((uint32_t)0x00000800)
#define GPIO_IDR_11_gp 11
#define GPIO_IDR_12_gm ((uint32_t)0x00001000)
#define GPIO_IDR_12_gp 12
#define GPIO_IDR_13_gm ((uint32_t)0x00002000)
#define GPIO_IDR_13_gp 13
#define GPIO_IDR_14_gm ((uint32_t)0x00004000)
#define GPIO_IDR_14_gp 14
#define GPIO_IDR_15_gm ((uint32_t)0x00008000)
#define GPIO_IDR_15_gp 15

/*** REGISTER: GPIO_ODR ***/
#define GPIO_ODR_0_gm ((uint32_t)0x00000001)
#define GPIO_ODR_0_gp 0
#define GPIO_ODR_1_gm ((uint32_t)0x00000002)
#define GPIO_ODR_1_gp 1
#define GPIO_ODR_2_gm ((uint32_t)0x00000004)
#define GPIO_ODR_2_gp 2
#define GPIO_ODR_3_gm ((uint32_t)0x00000008)
#define GPIO_ODR_3_gp 3
#define GPIO_ODR_4_gm ((uint32_t)0x00000010)
#define GPIO_ODR_4_gp 4
#define GPIO_ODR_5_gm ((uint32_t)0x00000020)
#define GPIO_ODR_5_gp 5
#define GPIO_ODR_6_gm ((uint32_t)0x00000040)
#define GPIO_ODR_6_gp 6
#define GPIO_ODR_7_gm ((uint32_t)0x00000080)
#define GPIO_ODR_7_gp 7
#define GPIO_ODR_8_gm ((uint32_t)0x00000100)
#define GPIO_ODR_8_gp 8
#define GPIO_ODR_9_gm ((uint32_t)0x00000200)
#define GPIO_ODR_9_gp 9
#define GPIO_ODR_10_gm ((uint32_t)0x00000400)
#define GPIO_ODR_10_gp 10
#define GPIO_ODR_11_gm ((uint32_t)0x00000800)
#define GPIO_ODR_11_gp 11
#define GPIO_ODR_12_gm ((uint32_t)0x00001000)
#define GPIO_ODR_12_gp 12
#define GPIO_ODR_13_gm ((uint32_t)0x00002000)
#define GPIO_ODR_13_gp 13
#define GPIO_ODR_14_gm ((uint32_t)0x00004000)
#define GPIO_ODR_14_gp 14
#define GPIO_ODR_15_gm ((uint32_t)0x00008000)
#define GPIO_ODR_15_gp 15

/*** REGISTER: GPIO_BSRR ***/
#define GPIO_BSRR_BS0_gm ((uint32_t)0x00000001)
#define GPIO_BSRR_BS0_gp 0
#define GPIO_BSRR_BS1_gm ((uint32_t)0x00000002)
#define GPIO_BSRR_BS1_gp 1
#define GPIO_BSRR_BS2_gm ((uint32_t)0x00000004)
#define GPIO_BSRR_BS2_gp 2
#define GPIO_BSRR_BS3_gm ((uint32_t)0x00000008)
#define GPIO_BSRR_BS3_gp 3
#define GPIO_BSRR_BS4_gm ((uint32_t)0x00000010)
#define GPIO_BSRR_BS4_gp 4
#define GPIO_BSRR_BS5_gm ((uint32_t)0x00000020)
#define GPIO_BSRR_BS5_gp 5
#define GPIO_BSRR_BS6_gm ((uint32_t)0x00000040)
#define GPIO_BSRR_BS6_gp 6
#define GPIO_BSRR_BS7_gm ((uint32_t)0x00000080)
#define GPIO_BSRR_BS7_gp 7
#define GPIO_BSRR_BS8_gm ((uint32_t)0x00000100)
#define GPIO_BSRR_BS8_gp 8
#define GPIO_BSRR_BS9_gm ((uint32_t)0x00000200)
#define GPIO_BSRR_BS9_gp 9
#define GPIO_BSRR_BS10_gm ((uint32_t)0x00000400)
#define GPIO_BSRR_BS10_gp 10
#define GPIO_BSRR_BS11_gm ((uint32_t)0x00000800)
#define GPIO_BSRR_BS11_gp 11
#define GPIO_BSRR_BS12_gm ((uint32_t)0x00001000)
#define GPIO_BSRR_BS12_gp 12
#define GPIO_BSRR_BS13_gm ((uint32_t)0x00002000)
#define GPIO_BSRR_BS13_gp 13
#define GPIO_BSRR_BS14_gm ((uint32_t)0x00004000)
#define GPIO_BSRR_BS14_gp 14
#define GPIO_BSRR_BS15_gm ((uint32_t)0x00008000)
#define GPIO_BSRR_BS15_gp 15
#define GPIO_BSRR_BR0_gm ((uint32_t)0x00010000)
#define GPIO_BSRR_BR0_gp 16
#define GPIO_BSRR_BR1_gm ((uint32_t)0x00020000)
#define GPIO_BSRR_BR1_gp 17
#define GPIO_BSRR_BR2_gm ((uint32_t)0x00040000)
#define GPIO_BSRR_BR2_gp 18
#define GPIO_BSRR_BR3_gm ((uint32_t)0x00080000)
#define GPIO_BSRR_BR3_gp 19
#define GPIO_BSRR_BR4_gm ((uint32_t)0x00100000)
#define GPIO_BSRR_BR4_gp 20
#define GPIO_BSRR_BR5_gm ((uint32_t)0x00200000)
#define GPIO_BSRR_BR5_gp 21
#define GPIO_BSRR_BR6_gm ((uint32_t)0x00400000)
#define GPIO_BSRR_BR6_gp 22
#define GPIO_BSRR_BR7_gm ((uint32_t)0x00800000)
#define GPIO_BSRR_BR7_gp 23
#define GPIO_BSRR_BR8_gm ((uint32_t)0x01000000)
#define GPIO_BSRR_BR8_gp 24
#define GPIO_BSRR_BR9_gm ((uint32_t)0x02000000)
#define GPIO_BSRR_BR9_gp 25
#define GPIO_BSRR_BR10_gm ((uint32_t)0x04000000)
#define GPIO_BSRR_BR10_gp 26
#define GPIO_BSRR_BR11_gm ((uint32_t)0x08000000)
#define GPIO_BSRR_BR11_gp 27
#define GPIO_BSRR_BR12_gm ((uint32_t)0x10000000)
#define GPIO_BSRR_BR12_gp 28
#define GPIO_BSRR_BR13_gm ((uint32_t)0x20000000)
#define GPIO_BSRR_BR13_gp 29
#define GPIO_BSRR_BR14_gm ((uint32_t)0x40000000)
#define GPIO_BSRR_BR14_gp 30
#define GPIO_BSRR_BR15_gm ((uint32_t)0x80000000)
#define GPIO_BSRR_BR15_gp 31

/*** REGISTER: GPIO_LCKR ***/
#define GPIO_LCKR_LCK0_gm ((uint32_t)0x00000001)
#define GPIO_LCKR_LCK0_gp 0
#define GPIO_LCKR_LCK1_gm ((uint32_t)0x00000002)
#define GPIO_LCKR_LCK1_gp 1
#define GPIO_LCKR_LCK2_gm ((uint32_t)0x00000004)
#define GPIO_LCKR_LCK2_gp 2
#define GPIO_LCKR_LCK3_gm ((uint32_t)0x00000008)
#define GPIO_LCKR_LCK3_gp 3
#define GPIO_LCKR_LCK4_gm ((uint32_t)0x00000010)
#define GPIO_LCKR_LCK4_gp 4
#define GPIO_LCKR_LCK5_gm ((uint32_t)0x00000020)
#define GPIO_LCKR_LCK5_gp 5
#define GPIO_LCKR_LCK6_gm ((uint32_t)0x00000040)
#define GPIO_LCKR_LCK6_gp 6
#define GPIO_LCKR_LCK7_gm ((uint32_t)0x00000080)
#define GPIO_LCKR_LCK7_gp 7
#define GPIO_LCKR_LCK8_gm ((uint32_t)0x00000100)
#define GPIO_LCKR_LCK8_gp 8
#define GPIO_LCKR_LCK9_gm ((uint32_t)0x00000200)
#define GPIO_LCKR_LCK9_gp 9
#define GPIO_LCKR_LCK10_gm ((uint32_t)0x00000400)
#define GPIO_LCKR_LCK10_gp 10
#define GPIO_LCKR_LCK11_gm ((uint32_t)0x00000800)
#define GPIO_LCKR_LCK11_gp 11
#define GPIO_LCKR_LCK12_gm ((uint32_t)0x00001000)
#define GPIO_LCKR_LCK12_gp 12
#define GPIO_LCKR_LCK13_gm ((uint32_t)0x00002000)
#define GPIO_LCKR_LCK13_gp 13
#define GPIO_LCKR_LCK14_gm ((uint32_t)0x00004000)
#define GPIO_LCKR_LCK14_gp 14
#define GPIO_LCKR_LCK15_gm ((uint32_t)0x00008000)
#define GPIO_LCKR_LCK15_gp 15
#define GPIO_LCKR_LCKK_gm ((uint32_t)0x00010000)
#define GPIO_LCKR_LCKK_gp 16

/*** REGISTER: GPIO_AFRL ***/
#define GPIO_AFRL_AFRL0_gm ((uint32_t)0x0000000F)
#define GPIO_AFRL_AFRL0_gp 0
#define GPIO_AFRL_AFRL1_gm ((uint32_t)0x000000F0)
#define GPIO_AFRL_AFRL1_gp 4
#define GPIO_AFRL_AFRL2_gm ((uint32_t)0x00000F00)
#define GPIO_AFRL_AFRL2_gp 8
#define GPIO_AFRL_AFRL3_gm ((uint32_t)0x0000F000)
#define GPIO_AFRL_AFRL3_gp 12
#define GPIO_AFRL_AFRL4_gm ((uint32_t)0x000F0000)
#define GPIO_AFRL_AFRL4_gp 16
#define GPIO_AFRL_AFRL5_gm ((uint32_t)0x00F00000)
#define GPIO_AFRL_AFRL5_gp 20
#define GPIO_AFRL_AFRL6_gm ((uint32_t)0x0F000000)
#define GPIO_AFRL_AFRL6_gp 24
#define GPIO_AFRL_AFRL7_gm ((uint32_t)0xF0000000)
#define GPIO_AFRL_AFRL7_gp 28

/*** REGISTER: GPIO_AFRH ***/
#define GPIO_AFRH_AFRH8_gm ((uint32_t)0x0000000F)
#define GPIO_AFRH_AFRH8_gp 0
#define GPIO_AFRH_AFRH9_gm ((uint32_t)0x000000F0)
#define GPIO_AFRH_AFRH9_gp 4
#define GPIO_AFRH_AFRH10_gm ((uint32_t)0x00000F00)
#define GPIO_AFRH_AFRH10_gp 8
#define GPIO_AFRH_AFRH11_gm ((uint32_t)0x0000F000)
#define GPIO_AFRH_AFRH11_gp 12
#define GPIO_AFRH_AFRH12_gm ((uint32_t)0x000F0000)
#define GPIO_AFRH_AFRH12_gp 16
#define GPIO_AFRH_AFRH13_gm ((uint32_t)0x00F00000)
#define GPIO_AFRH_AFRH13_gp 20
#define GPIO_AFRH_AFRH14_gm ((uint32_t)0x0F000000)
#define GPIO_AFRH_AFRH14_gp 24
#define GPIO_AFRH_AFRH15_gm ((uint32_t)0xF0000000)
#define GPIO_AFRH_AFRH15_gp 28

/*** REGISTER: GPIO_BRR ***/
#define GPIO_BRR_BR0_gm ((uint32_t)0x00000001)
#define GPIO_BRR_BR0_gp 0
#define GPIO_BRR_BR1_gm ((uint32_t)0x00000002)
#define GPIO_BRR_BR1_gp 1
#define GPIO_BRR_BR2_gm ((uint32_t)0x00000004)
#define GPIO_BRR_BR2_gp 2
#define GPIO_BRR_BR3_gm ((uint32_t)0x00000008)
#define GPIO_BRR_BR3_gp 3
#define GPIO_BRR_BR4_gm ((uint32_t)0x00000010)
#define GPIO_BRR_BR4_gp 4
#define GPIO_BRR_BR5_gm ((uint32_t)0x00000020)
#define GPIO_BRR_BR5_gp 5
#define GPIO_BRR_BR6_gm ((uint32_t)0x00000040)
#define GPIO_BRR_BR6_gp 6
#define GPIO_BRR_BR7_gm ((uint32_t)0x00000080)
#define GPIO_BRR_BR7_gp 7
#define GPIO_BRR_BR8_gm ((uint32_t)0x00000100)
#define GPIO_BRR_BR8_gp 8
#define GPIO_BRR_BR9_gm ((uint32_t)0x00000200)
#define GPIO_BRR_BR9_gp 9
#define GPIO_BRR_BR10_gm ((uint32_t)0x00000400)
#define GPIO_BRR_BR10_gp 10
#define GPIO_BRR_BR11_gm ((uint32_t)0x00000800)
#define GPIO_BRR_BR11_gp 11
#define GPIO_BRR_BR12_gm ((uint32_t)0x00001000)
#define GPIO_BRR_BR12_gp 12
#define GPIO_BRR_BR13_gm ((uint32_t)0x00002000)
#define GPIO_BRR_BR13_gp 13
#define GPIO_BRR_BR14_gm ((uint32_t)0x00004000)
#define GPIO_BRR_BR14_gp 14
#define GPIO_BRR_BR15_gm ((uint32_t)0x00008000)
#define GPIO_BRR_BR15_gp 15


/********** PERIPHERAL: I2C **********/

/*** REGISTER: I2C_CR1 ***/
#define I2C_CR1_PE_gm ((uint32_t)0x00000001)
#define I2C_CR1_PE_gp 0
#define I2C_CR1_TXIE_gm ((uint32_t)0x00000002)
#define I2C_CR1_TXIE_gp 1
#define I2C_CR1_RXIE_gm ((uint32_t)0x00000004)
#define I2C_CR1_RXIE_gp 2
#define I2C_CR1_ADDRIE_gm ((uint32_t)0x00000008)
#define I2C_CR1_ADDRIE_gp 3
#define I2C_CR1_NACKIE_gm ((uint32_t)0x00000010)
#define I2C_CR1_NACKIE_gp 4
#define I2C_CR1_STOPIE_gm ((uint32_t)0x00000020)
#define I2C_CR1_STOPIE_gp 5
#define I2C_CR1_TCIE_gm ((uint32_t)0x00000040)
#define I2C_CR1_TCIE_gp 6
#define I2C_CR1_ERRIE_gm ((uint32_t)0x00000080)
#define I2C_CR1_ERRIE_gp 7
#define I2C_CR1_DFN_gm ((uint32_t)0x00000F00)
#define I2C_CR1_DFN_gp 8
#define I2C_CR1_ANFOFF_gm ((uint32_t)0x00001000)
#define I2C_CR1_ANFOFF_gp 12
#define I2C_CR1_SWRST_gm ((uint32_t)0x00002000)
#define I2C_CR1_SWRST_gp 13
#define I2C_CR1_TXDMAEN_gm ((uint32_t)0x00004000)
#define I2C_CR1_TXDMAEN_gp 14
#define I2C_CR1_RXDMAEN_gm ((uint32_t)0x00008000)
#define I2C_CR1_RXDMAEN_gp 15
#define I2C_CR1_SBC_gm ((uint32_t)0x00010000)
#define I2C_CR1_SBC_gp 16
#define I2C_CR1_NOSTRETCH_gm ((uint32_t)0x00020000)
#define I2C_CR1_NOSTRETCH_gp 17
#define I2C_CR1_WUPEN_gm ((uint32_t)0x00040000)
#define I2C_CR1_WUPEN_gp 18
#define I2C_CR1_GCEN_gm ((uint32_t)0x00080000)
#define I2C_CR1_GCEN_gp 19
#define I2C_CR1_SMBHEN_gm ((uint32_t)0x00100000)
#define I2C_CR1_SMBHEN_gp 20
#define I2C_CR1_SMBDEN_gm ((uint32_t)0x00200000)
#define I2C_CR1_SMBDEN_gp 21
#define I2C_CR1_ALERTEN_gm ((uint32_t)0x00400000)
#define I2C_CR1_ALERTEN_gp 22
#define I2C_CR1_PECEN_gm ((uint32_t)0x00800000)
#define I2C_CR1_PECEN_gp 23

/*** REGISTER: I2C_CR2 ***/
#define I2C_CR2_SADD_gm ((uint32_t)0x000003FF)
#define I2C_CR2_SADD_gp 0
#define I2C_CR2_RD_WRN_gm ((uint32_t)0x00000400)
#define I2C_CR2_RD_WRN_gp 10
#define I2C_CR2_ADD10_gm ((uint32_t)0x00000800)
#define I2C_CR2_ADD10_gp 11
#define I2C_CR2_HEAD10R_gm ((uint32_t)0x00001000)
#define I2C_CR2_HEAD10R_gp 12
#define I2C_CR2_START_gm ((uint32_t)0x00002000)
#define I2C_CR2_START_gp 13
#define I2C_CR2_STOP_gm ((uint32_t)0x00004000)
#define I2C_CR2_STOP_gp 14
#define I2C_CR2_NACK_gm ((uint32_t)0x00008000)
#define I2C_CR2_NACK_gp 15
#define I2C_CR2_NBYTES_gm ((uint32_t)0x00FF0000)
#define I2C_CR2_NBYTES_gp 16
#define I2C_CR2_RELOAD_gm ((uint32_t)0x01000000)
#define I2C_CR2_RELOAD_gp 24
#define I2C_CR2_AUTOEND_gm ((uint32_t)0x02000000)
#define I2C_CR2_AUTOEND_gp 25
#define I2C_CR2_PECBYTE_gm ((uint32_t)0x04000000)
#define I2C_CR2_PECBYTE_gp 26

/*** REGISTER: I2C_OAR1 ***/
#define I2C_OAR1_OA1_gm ((uint32_t)0x000003FF)
#define I2C_OAR1_OA1_gp 0
#define I2C_OAR1_OA1MODE_gm ((uint32_t)0x00000400)
#define I2C_OAR1_OA1MODE_gp 10
#define I2C_OAR1_OA1EN_gm ((uint32_t)0x00008000)
#define I2C_OAR1_OA1EN_gp 15

/*** REGISTER: I2C_OAR2 ***/
#define I2C_OAR2_OA2_gm ((uint32_t)0x000000FE)
#define I2C_OAR2_OA2_gp 1
#define I2C_OAR2_OA2MSK_gm ((uint32_t)0x00000700)
#define I2C_OAR2_OA2MSK_gp 8
#define I2C_OAR2_OA2EN_gm ((uint32_t)0x00008000)
#define I2C_OAR2_OA2EN_gp 15

/*** REGISTER: I2C_TIMINGR ***/
#define I2C_TIMINGR_SCLL_gm ((uint32_t)0x000000FF)
#define I2C_TIMINGR_SCLL_gp 0
#define I2C_TIMINGR_SCLH_gm ((uint32_t)0x0000FF00)
#define I2C_TIMINGR_SCLH_gp 8
#define I2C_TIMINGR_SDADEL_gm ((uint32_t)0x000F0000)
#define I2C_TIMINGR_SDADEL_gp 16
#define I2C_TIMINGR_SCLDEL_gm ((uint32_t)0x00F00000)
#define I2C_TIMINGR_SCLDEL_gp 20
#define I2C_TIMINGR_PRESC_gm ((uint32_t)0xF0000000)
#define I2C_TIMINGR_PRESC_gp 28

/*** REGISTER: I2C_TIMEOUTR ***/
#define I2C_TIMEOUTR_TIMEOUTA_gm ((uint32_t)0x00000FFF)
#define I2C_TIMEOUTR_TIMEOUTA_gp 0
#define I2C_TIMEOUTR_TIDLE_gm ((uint32_t)0x00001000)
#define I2C_TIMEOUTR_TIDLE_gp 12
#define I2C_TIMEOUTR_TIMOUTEN_gm ((uint32_t)0x00008000)
#define I2C_TIMEOUTR_TIMOUTEN_gp 15
#define I2C_TIMEOUTR_TIMEOUTB_gm ((uint32_t)0x0FFF0000)
#define I2C_TIMEOUTR_TIMEOUTB_gp 16
#define I2C_TIMEOUTR_TEXTEN_gm ((uint32_t)0x80000000)
#define I2C_TIMEOUTR_TEXTEN_gp 31

/*** REGISTER: I2C_ISR ***/
#define I2C_ISR_TXE_gm ((uint32_t)0x00000001)
#define I2C_ISR_TXE_gp 0
#define I2C_ISR_TXIS_gm ((uint32_t)0x00000002)
#define I2C_ISR_TXIS_gp 1
#define I2C_ISR_RXNE_gm ((uint32_t)0x00000004)
#define I2C_ISR_RXNE_gp 2
#define I2C_ISR_ADDR_gm ((uint32_t)0x00000008)
#define I2C_ISR_ADDR_gp 3
#define I2C_ISR_NACKF_gm ((uint32_t)0x00000010)
#define I2C_ISR_NACKF_gp 4
#define I2C_ISR_STOPF_gm ((uint32_t)0x00000020)
#define I2C_ISR_STOPF_gp 5
#define I2C_ISR_TC_gm ((uint32_t)0x00000040)
#define I2C_ISR_TC_gp 6
#define I2C_ISR_TCR_gm ((uint32_t)0x00000080)
#define I2C_ISR_TCR_gp 7
#define I2C_ISR_BERR_gm ((uint32_t)0x00000100)
#define I2C_ISR_BERR_gp 8
#define I2C_ISR_ARLO_gm ((uint32_t)0x00000200)
#define I2C_ISR_ARLO_gp 9
#define I2C_ISR_OVR_gm ((uint32_t)0x00000400)
#define I2C_ISR_OVR_gp 10
#define I2C_ISR_PECERR_gm ((uint32_t)0x00000800)
#define I2C_ISR_PECERR_gp 11
#define I2C_ISR_TIMEOUT_gm ((uint32_t)0x00001000)
#define I2C_ISR_TIMEOUT_gp 12
#define I2C_ISR_ALERT_gm ((uint32_t)0x00002000)
#define I2C_ISR_ALERT_gp 13
#define I2C_ISR_BUSY_gm ((uint32_t)0x00008000)
#define I2C_ISR_BUSY_gp 15
#define I2C_ISR_DIR_gm ((uint32_t)0x00010000)
#define I2C_ISR_DIR_gp 16
#define I2C_ISR_ADDCODE_gm ((uint32_t)0x00FE0000)
#define I2C_ISR_ADDCODE_gp 17

/*** REGISTER: I2C_ICR ***/
#define I2C_ICR_ADDRCF_gm ((uint32_t)0x00000008)
#define I2C_ICR_ADDRCF_gp 3
#define I2C_ICR_NACKCF_gm ((uint32_t)0x00000010)
#define I2C_ICR_NACKCF_gp 4
#define I2C_ICR_STOPCF_gm ((uint32_t)0x00000020)
#define I2C_ICR_STOPCF_gp 5
#define I2C_ICR_BERRCF_gm ((uint32_t)0x00000100)
#define I2C_ICR_BERRCF_gp 8
#define I2C_ICR_ARLOCF_gm ((uint32_t)0x00000200)
#define I2C_ICR_ARLOCF_gp 9
#define I2C_ICR_OVRCF_gm ((uint32_t)0x00000400)
#define I2C_ICR_OVRCF_gp 10
#define I2C_ICR_PECCF_gm ((uint32_t)0x00000800)
#define I2C_ICR_PECCF_gp 11
#define I2C_ICR_TIMOUTCF_gm ((uint32_t)0x00001000)
#define I2C_ICR_TIMOUTCF_gp 12
#define I2C_ICR_ALERTCF_gm ((uint32_t)0x00002000)
#define I2C_ICR_ALERTCF_gp 13

/*** REGISTER: I2C_PECR ***/
#define I2C_PECR_PEC_gm ((uint32_t)0x000000FF)
#define I2C_PECR_PEC_gp 0

/*** REGISTER: I2C_RXDR ***/
#define I2C_RXDR_RXDATA_gm ((uint32_t)0x000000FF)
#define I2C_RXDR_RXDATA_gp 0

/*** REGISTER: I2C_TXDR ***/
#define I2C_TXDR_TXDATA_gm ((uint32_t)0x000000FF)
#define I2C_TXDR_TXDATA_gp 0


/********** PERIPHERAL: IWDG **********/

/*** REGISTER: IWDG_KR ***/
#define IWDG_KR_KEY_gm ((uint16_t)0xFFFF)
#define IWDG_KR_KEY_gp 0

/*** REGISTER: IWDG_PR ***/
#define IWDG_PR_PR_gm ((uint8_t)0x07)
#define IWDG_PR_PR_gp 0
#define IWDG_PR_PR0_gm ((uint8_t)0x01)
#define IWDG_PR_PR0_gp 0
#define IWDG_PR_PR1_gm ((uint8_t)0x02)
#define IWDG_PR_PR1_gp 1
#define IWDG_PR_PR2_gm ((uint8_t)0x04)
#define IWDG_PR_PR2_gp 2

/*** REGISTER: IWDG_RLR ***/
#define IWDG_RLR_RL_gm ((uint16_t)0x0FFF)
#define IWDG_RLR_RL_gp 0

/*** REGISTER: IWDG_SR ***/
#define IWDG_SR_PVU_gm ((uint8_t)0x01)
#define IWDG_SR_PVU_gp 0
#define IWDG_SR_RVU_gm ((uint8_t)0x02)
#define IWDG_SR_RVU_gp 1
#define IWDG_SR_WVU_gm ((uint8_t)0x04)
#define IWDG_SR_WVU_gp 2

/*** REGISTER: IWDG_WINR ***/
#define IWDG_WINR_WIN_gm ((uint16_t)0x0FFF)
#define IWDG_WINR_WIN_gp 0


/********** PERIPHERAL: PWR **********/

/*** REGISTER: PWR_CR ***/
#define PWR_CR_LPSDSR_gm ((uint16_t)0x0001)
#define PWR_CR_LPSDSR_gp 0
#define PWR_CR_PDDS_gm ((uint16_t)0x0002)
#define PWR_CR_PDDS_gp 1
#define PWR_CR_CWUF_gm ((uint16_t)0x0004)
#define PWR_CR_CWUF_gp 2
#define PWR_CR_CSBF_gm ((uint16_t)0x0008)
#define PWR_CR_CSBF_gp 3
#define PWR_CR_PVDE_gm ((uint16_t)0x0010)
#define PWR_CR_PVDE_gp 4
#define PWR_CR_PLS_gm ((uint16_t)0x00E0)
#define PWR_CR_PLS_gp 5
#define PWR_CR_PLS0_gm ((uint16_t)0x0020)
#define PWR_CR_PLS0_gp 5
#define PWR_CR_PLS1_gm ((uint16_t)0x0040)
#define PWR_CR_PLS1_gp 6
#define PWR_CR_PLS2_gm ((uint16_t)0x0080)
#define PWR_CR_PLS2_gp 7
#define PWR_CR_PLS_LEV0_gc ((uint16_t)0x0000)
#define PWR_CR_PLS_LEV1_gc ((uint16_t)0x0020)
#define PWR_CR_PLS_LEV2_gc ((uint16_t)0x0040)
#define PWR_CR_PLS_LEV3_gc ((uint16_t)0x0060)
#define PWR_CR_PLS_LEV4_gc ((uint16_t)0x0080)
#define PWR_CR_PLS_LEV5_gc ((uint16_t)0x00A0)
#define PWR_CR_PLS_LEV6_gc ((uint16_t)0x00C0)
#define PWR_CR_PLS_LEV7_gc ((uint16_t)0x00E0)
#define PWR_CR_DBP_gm ((uint16_t)0x0100)
#define PWR_CR_DBP_gp 8

/*** REGISTER: PWR_CSR ***/
#define PWR_CSR_WUF_gm ((uint16_t)0x0001)
#define PWR_CSR_WUF_gp 0
#define PWR_CSR_SBF_gm ((uint16_t)0x0002)
#define PWR_CSR_SBF_gp 1
#define PWR_CSR_PVDO_gm ((uint16_t)0x0004)
#define PWR_CSR_PVDO_gp 2
#define PWR_CSR_VREFINTRDYF_gm ((uint16_t)0x0008)
#define PWR_CSR_VREFINTRDYF_gp 3
#define PWR_CSR_EWUP1_gm ((uint16_t)0x0100)
#define PWR_CSR_EWUP1_gp 8
#define PWR_CSR_EWUP2_gm ((uint16_t)0x0200)
#define PWR_CSR_EWUP2_gp 9
#define PWR_CSR_EWUP3_gm ((uint16_t)0x0400)
#define PWR_CSR_EWUP3_gp 10


/********** PERIPHERAL: RCC **********/

/*** REGISTER: RCC_CR ***/
#define RCC_CR_HSION_gm ((uint32_t)0x00000001)
#define RCC_CR_HSION_gp 0
#define RCC_CR_HSIRDY_gm ((uint32_t)0x00000002)
#define RCC_CR_HSIRDY_gp 1
#define RCC_CR_HSITRIM_gm ((uint32_t)0x000000F8)
#define RCC_CR_HSITRIM_gp 3
#define RCC_CR_HSITRIM0_gm ((uint32_t)0x00000008)
#define RCC_CR_HSITRIM0_gp 3
#define RCC_CR_HSITRIM1_gm ((uint32_t)0x00000010)
#define RCC_CR_HSITRIM1_gp 4
#define RCC_CR_HSITRIM2_gm ((uint32_t)0x00000020)
#define RCC_CR_HSITRIM2_gp 5
#define RCC_CR_HSITRIM3_gm ((uint32_t)0x00000040)
#define RCC_CR_HSITRIM3_gp 6
#define RCC_CR_HSITRIM4_gm ((uint32_t)0x00000080)
#define RCC_CR_HSITRIM4_gp 7
#define RCC_CR_HSICAL_gm ((uint32_t)0x0000FF00)
#define RCC_CR_HSICAL_gp 8
#define RCC_CR_HSICAL0_gm ((uint32_t)0x00000100)
#define RCC_CR_HSICAL0_gp 8
#define RCC_CR_HSICAL1_gm ((uint32_t)0x00000200)
#define RCC_CR_HSICAL1_gp 9
#define RCC_CR_HSICAL2_gm ((uint32_t)0x00000400)
#define RCC_CR_HSICAL2_gp 10
#define RCC_CR_HSICAL3_gm ((uint32_t)0x00000800)
#define RCC_CR_HSICAL3_gp 11
#define RCC_CR_HSICAL4_gm ((uint32_t)0x00001000)
#define RCC_CR_HSICAL4_gp 12
#define RCC_CR_HSICAL5_gm ((uint32_t)0x00002000)
#define RCC_CR_HSICAL5_gp 13
#define RCC_CR_HSICAL6_gm ((uint32_t)0x00004000)
#define RCC_CR_HSICAL6_gp 14
#define RCC_CR_HSICAL7_gm ((uint32_t)0x00008000)
#define RCC_CR_HSICAL7_gp 15
#define RCC_CR_HSEON_gm ((uint32_t)0x00010000)
#define RCC_CR_HSEON_gp 16
#define RCC_CR_HSERDY_gm ((uint32_t)0x00020000)
#define RCC_CR_HSERDY_gp 17
#define RCC_CR_HSEBYP_gm ((uint32_t)0x00040000)
#define RCC_CR_HSEBYP_gp 18
#define RCC_CR_CSSON_gm ((uint32_t)0x00080000)
#define RCC_CR_CSSON_gp 19
#define RCC_CR_PLLON_gm ((uint32_t)0x01000000)
#define RCC_CR_PLLON_gp 24
#define RCC_CR_PLLRDY_gm ((uint32_t)0x02000000)
#define RCC_CR_PLLRDY_gp 25

/*** REGISTER: RCC_CFGR ***/
#define RCC_CFGR_SW_gm ((uint32_t)0x00000003)
#define RCC_CFGR_SW_gp 0
#define RCC_CFGR_SW0_gm ((uint32_t)0x00000001)
#define RCC_CFGR_SW0_gp 0
#define RCC_CFGR_SW1_gm ((uint32_t)0x00000002)
#define RCC_CFGR_SW1_gp 1
#define RCC_CFGR_SW_HSI_gc ((uint32_t)0x00000000)
#define RCC_CFGR_SW_HSE_gc ((uint32_t)0x00000001)
#define RCC_CFGR_SW_PLL_gc ((uint32_t)0x00000002)
#define RCC_CFGR_SWS_gm ((uint32_t)0x0000000C)
#define RCC_CFGR_SWS_gp 2
#define RCC_CFGR_SWS0_gm ((uint32_t)0x00000004)
#define RCC_CFGR_SWS0_gp 2
#define RCC_CFGR_SWS1_gm ((uint32_t)0x00000008)
#define RCC_CFGR_SWS1_gp 3
#define RCC_CFGR_SWS_HSI_gc ((uint32_t)0x00000000)
#define RCC_CFGR_SWS_HSE_gc ((uint32_t)0x00000004)
#define RCC_CFGR_SWS_PLL_gc ((uint32_t)0x00000008)
#define RCC_CFGR_HPRE_gm ((uint32_t)0x000000F0)
#define RCC_CFGR_HPRE_gp 4
#define RCC_CFGR_HPRE0_gm ((uint32_t)0x00000010)
#define RCC_CFGR_HPRE0_gp 4
#define RCC_CFGR_HPRE1_gm ((uint32_t)0x00000020)
#define RCC_CFGR_HPRE1_gp 5
#define RCC_CFGR_HPRE2_gm ((uint32_t)0x00000040)
#define RCC_CFGR_HPRE2_gp 6
#define RCC_CFGR_HPRE3_gm ((uint32_t)0x00000080)
#define RCC_CFGR_HPRE3_gp 7
#define RCC_CFGR_HPRE_DIV1_gc ((uint32_t)0x00000000)
#define RCC_CFGR_HPRE_DIV2_gc ((uint32_t)0x00000080)
#define RCC_CFGR_HPRE_DIV4_gc ((uint32_t)0x00000090)
#define RCC_CFGR_HPRE_DIV8_gc ((uint32_t)0x000000A0)
#define RCC_CFGR_HPRE_DIV16_gc ((uint32_t)0x000000B0)
#define RCC_CFGR_HPRE_DIV64_gc ((uint32_t)0x000000C0)
#define RCC_CFGR_HPRE_DIV128_gc ((uint32_t)0x000000D0)
#define RCC_CFGR_HPRE_DIV256_gc ((uint32_t)0x000000E0)
#define RCC_CFGR_HPRE_DIV512_gc ((uint32_t)0x000000F0)
#define RCC_CFGR_PPRE1_gm ((uint32_t)0x00000700)
#define RCC_CFGR_PPRE1_gp 8
#define RCC_CFGR_PPRE1_DIV1_gc ((uint32_t)0x00000000)
#define RCC_CFGR_PPRE1_DIV2_gc ((uint32_t)0x00000400)
#define RCC_CFGR_PPRE1_DIV4_gc ((uint32_t)0x00000500)
#define RCC_CFGR_PPRE1_DIV8_gc ((uint32_t)0x00000600)
#define RCC_CFGR_PPRE1_DIV16_gc ((uint32_t)0x00000700)
#define RCC_CFGR_PPRE2_gm ((uint32_t)0x00003800)
#define RCC_CFGR_PPRE2_gp 11
#define RCC_CFGR_PPRE2_DIV1_gc ((uint32_t)0x00000000)
#define RCC_CFGR_PPRE2_DIV2_gc ((uint32_t)0x00002000)
#define RCC_CFGR_PPRE2_DIV4_gc ((uint32_t)0x00002800)
#define RCC_CFGR_PPRE2_DIV8_gc ((uint32_t)0x00003000)
#define RCC_CFGR_PPRE2_DIV16_gc ((uint32_t)0x00003800)
#define RCC_CFGR_PLLSRC_gm ((uint32_t)0x00010000)
#define RCC_CFGR_PLLSRC_gp 16
#define RCC_CFGR_PLLXTPRE_gm ((uint32_t)0x00020000)
#define RCC_CFGR_PLLXTPRE_gp 17
#define RCC_CFGR_PLLMULL_gm ((uint32_t)0x003C0000)
#define RCC_CFGR_PLLMULL_gp 18
#define RCC_CFGR_PLLSRC_HSI_Div2_gc ((uint32_t)0x00000000)
#define RCC_CFGR_PLLSRC_PREDIV1_gc ((uint32_t)0x00010000)
#define RCC_CFGR_PLLXTPRE_PREDIV1_gc ((uint32_t)0x00000000)
#define RCC_CFGR_PLLXTPRE_PREDIV1_Div2_gc ((uint32_t)0x00020000)
#define RCC_CFGR_PLLMULL2_gc ((uint32_t)0x00000000)
#define RCC_CFGR_PLLMULL3_gm ((uint32_t)0x00040000)
#define RCC_CFGR_PLLMULL3_gp 18
#define RCC_CFGR_PLLMULL4_gm ((uint32_t)0x00080000)
#define RCC_CFGR_PLLMULL4_gp 19
#define RCC_CFGR_PLLMULL5_gm ((uint32_t)0x000C0000)
#define RCC_CFGR_PLLMULL5_gp 18
#define RCC_CFGR_PLLMULL6_gm ((uint32_t)0x00100000)
#define RCC_CFGR_PLLMULL6_gp 20
#define RCC_CFGR_PLLMULL7_gm ((uint32_t)0x00140000)
#define RCC_CFGR_PLLMULL7_gp 18
#define RCC_CFGR_PLLMULL8_gm ((uint32_t)0x00180000)
#define RCC_CFGR_PLLMULL8_gp 19
#define RCC_CFGR_PLLMULL9_gm ((uint32_t)0x001C0000)
#define RCC_CFGR_PLLMULL9_gp 18
#define RCC_CFGR_PLLMULL10_gm ((uint32_t)0x00200000)
#define RCC_CFGR_PLLMULL10_gp 21
#define RCC_CFGR_PLLMULL11_gm ((uint32_t)0x00240000)
#define RCC_CFGR_PLLMULL11_gp 18
#define RCC_CFGR_PLLMULL12_gm ((uint32_t)0x00280000)
#define RCC_CFGR_PLLMULL12_gp 19
#define RCC_CFGR_PLLMULL13_gm ((uint32_t)0x002C0000)
#define RCC_CFGR_PLLMULL13_gp 18
#define RCC_CFGR_PLLMULL14_gm ((uint32_t)0x00300000)
#define RCC_CFGR_PLLMULL14_gp 20
#define RCC_CFGR_PLLMULL15_gm ((uint32_t)0x00340000)
#define RCC_CFGR_PLLMULL15_gp 18
#define RCC_CFGR_PLLMULL16_gm ((uint32_t)0x00380000)
#define RCC_CFGR_PLLMULL16_gp 19
#define RCC_CFGR_USBPRE_gm ((uint32_t)0x00400000)
#define RCC_CFGR_USBPRE_gp 22
#define RCC_CFGR_I2SSRC_gm ((uint32_t)0x00800000)
#define RCC_CFGR_I2SSRC_gp 23
#define RCC_CFGR_MCO_gm ((uint32_t)0x07000000)
#define RCC_CFGR_MCO_gp 24
#define RCC_CFGR_MCO0_gm ((uint32_t)0x01000000)
#define RCC_CFGR_MCO0_gp 24
#define RCC_CFGR_MCO1_gm ((uint32_t)0x02000000)
#define RCC_CFGR_MCO1_gp 25
#define RCC_CFGR_MCO2_gm ((uint32_t)0x04000000)
#define RCC_CFGR_MCO2_gp 26
#define RCC_CFGR_MCO_NOCLOCK_gc ((uint32_t)0x00000000)
#define RCC_CFGR_MCO_LSI_gc ((uint32_t)0x02000000)
#define RCC_CFGR_MCO_LSE_gc ((uint32_t)0x03000000)
#define RCC_CFGR_MCO_SYSCLK_gc ((uint32_t)0x04000000)
#define RCC_CFGR_MCO_HSI_gc ((uint32_t)0x05000000)
#define RCC_CFGR_MCO_HSE_gc ((uint32_t)0x06000000)
#define RCC_CFGR_MCO_PLL_gc ((uint32_t)0x07000000)
#define RCC_CFGR_MCOF_gm ((uint32_t)0x10000000)
#define RCC_CFGR_MCOF_gp 28

/*** REGISTER: RCC_CIR ***/
#define RCC_CIR_LSIRDYF_gm ((uint32_t)0x00000001)
#define RCC_CIR_LSIRDYF_gp 0
#define RCC_CIR_LSERDYF_gm ((uint32_t)0x00000002)
#define RCC_CIR_LSERDYF_gp 1
#define RCC_CIR_HSIRDYF_gm ((uint32_t)0x00000004)
#define RCC_CIR_HSIRDYF_gp 2
#define RCC_CIR_HSERDYF_gm ((uint32_t)0x00000008)
#define RCC_CIR_HSERDYF_gp 3
#define RCC_CIR_PLLRDYF_gm ((uint32_t)0x00000010)
#define RCC_CIR_PLLRDYF_gp 4
#define RCC_CIR_CSSF_gm ((uint32_t)0x00000080)
#define RCC_CIR_CSSF_gp 7
#define RCC_CIR_LSIRDYIE_gm ((uint32_t)0x00000100)
#define RCC_CIR_LSIRDYIE_gp 8
#define RCC_CIR_LSERDYIE_gm ((uint32_t)0x00000200)
#define RCC_CIR_LSERDYIE_gp 9
#define RCC_CIR_HSIRDYIE_gm ((uint32_t)0x00000400)
#define RCC_CIR_HSIRDYIE_gp 10
#define RCC_CIR_HSERDYIE_gm ((uint32_t)0x00000800)
#define RCC_CIR_HSERDYIE_gp 11
#define RCC_CIR_PLLRDYIE_gm ((uint32_t)0x00001000)
#define RCC_CIR_PLLRDYIE_gp 12
#define RCC_CIR_LSIRDYC_gm ((uint32_t)0x00010000)
#define RCC_CIR_LSIRDYC_gp 16
#define RCC_CIR_LSERDYC_gm ((uint32_t)0x00020000)
#define RCC_CIR_LSERDYC_gp 17
#define RCC_CIR_HSIRDYC_gm ((uint32_t)0x00040000)
#define RCC_CIR_HSIRDYC_gp 18
#define RCC_CIR_HSERDYC_gm ((uint32_t)0x00080000)
#define RCC_CIR_HSERDYC_gp 19
#define RCC_CIR_PLLRDYC_gm ((uint32_t)0x00100000)
#define RCC_CIR_PLLRDYC_gp 20
#define RCC_CIR_CSSC_gm ((uint32_t)0x00800000)
#define RCC_CIR_CSSC_gp 23

/*** REGISTER: RCC_APB2RSTR ***/
#define RCC_APB2RSTR_SYSCFGRST_gm ((uint32_t)0x00000001)
#define RCC_APB2RSTR_SYSCFGRST_gp 0
#define RCC_APB2RSTR_TIM1RST_gm ((uint32_t)0x00000200)
#define RCC_APB2RSTR_TIM1RST_gp 9
#define RCC_APB2RSTR_SPI1RST_gm ((uint32_t)0x00001000)
#define RCC_APB2RSTR_SPI1RST_gp 12
#define RCC_APB2RSTR_TIM8RST_gm ((uint32_t)0x00000200)
#define RCC_APB2RSTR_TIM8RST_gp 9
#define RCC_APB2RSTR_USART1RST_gm ((uint32_t)0x00004000)
#define RCC_APB2RSTR_USART1RST_gp 14
#define RCC_APB2RSTR_TIM15RST_gm ((uint32_t)0x00010000)
#define RCC_APB2RSTR_TIM15RST_gp 16
#define RCC_APB2RSTR_TIM16RST_gm ((uint32_t)0x00020000)
#define RCC_APB2RSTR_TIM16RST_gp 17
#define RCC_APB2RSTR_TIM17RST_gm ((uint32_t)0x00040000)
#define RCC_APB2RSTR_TIM17RST_gp 18

/*** REGISTER: RCC_APB1RSTR ***/
#define RCC_APB1RSTR_TIM2RST_gm ((uint32_t)0x00000001)
#define RCC_APB1RSTR_TIM2RST_gp 0
#define RCC_APB1RSTR_TIM3RST_gm ((uint32_t)0x00000002)
#define RCC_APB1RSTR_TIM3RST_gp 1
#define RCC_APB1RSTR_TIM4RST_gm ((uint32_t)0x00000004)
#define RCC_APB1RSTR_TIM4RST_gp 2
#define RCC_APB1RSTR_TIM6RST_gm ((uint32_t)0x00000010)
#define RCC_APB1RSTR_TIM6RST_gp 4
#define RCC_APB1RSTR_TIM7RST_gm ((uint32_t)0x00000020)
#define RCC_APB1RSTR_TIM7RST_gp 5
#define RCC_APB1RSTR_WWDGRST_gm ((uint32_t)0x00000800)
#define RCC_APB1RSTR_WWDGRST_gp 11
#define RCC_APB1RSTR_SPI2RST_gm ((uint32_t)0x00004000)
#define RCC_APB1RSTR_SPI2RST_gp 14
#define RCC_APB1RSTR_SPI3RST_gm ((uint32_t)0x00008000)
#define RCC_APB1RSTR_SPI3RST_gp 15
#define RCC_APB1RSTR_USART2RST_gm ((uint32_t)0x00020000)
#define RCC_APB1RSTR_USART2RST_gp 17
#define RCC_APB1RSTR_USART3RST_gm ((uint32_t)0x00040000)
#define RCC_APB1RSTR_USART3RST_gp 18
#define RCC_APB1RSTR_UART4RST_gm ((uint32_t)0x00080000)
#define RCC_APB1RSTR_UART4RST_gp 19
#define RCC_APB1RSTR_UART5RST_gm ((uint32_t)0x00100000)
#define RCC_APB1RSTR_UART5RST_gp 20
#define RCC_APB1RSTR_I2C1RST_gm ((uint32_t)0x00200000)
#define RCC_APB1RSTR_I2C1RST_gp 21
#define RCC_APB1RSTR_I2C2RST_gm ((uint32_t)0x00400000)
#define RCC_APB1RSTR_I2C2RST_gp 22
#define RCC_APB1RSTR_USBRST_gm ((uint32_t)0x00800000)
#define RCC_APB1RSTR_USBRST_gp 23
#define RCC_APB1RSTR_CAN1RST_gm ((uint32_t)0x02000000)
#define RCC_APB1RSTR_CAN1RST_gp 25
#define RCC_APB1RSTR_PWRRST_gm ((uint32_t)0x10000000)
#define RCC_APB1RSTR_PWRRST_gp 28
#define RCC_APB1RSTR_DACRST_gm ((uint32_t)0x20000000)
#define RCC_APB1RSTR_DACRST_gp 29

/*** REGISTER: RCC_AHBENR ***/
#define RCC_AHBENR_DMA1EN_gm ((uint32_t)0x00000001)
#define RCC_AHBENR_DMA1EN_gp 0
#define RCC_AHBENR_DMA2EN_gm ((uint32_t)0x00000002)
#define RCC_AHBENR_DMA2EN_gp 1
#define RCC_AHBENR_SRAMEN_gm ((uint32_t)0x00000004)
#define RCC_AHBENR_SRAMEN_gp 2
#define RCC_AHBENR_FLITFEN_gm ((uint32_t)0x00000010)
#define RCC_AHBENR_FLITFEN_gp 4
#define RCC_AHBENR_CRCEN_gm ((uint32_t)0x00000040)
#define RCC_AHBENR_CRCEN_gp 6
#define RCC_AHBENR_GPIOAEN_gm ((uint32_t)0x00020000)
#define RCC_AHBENR_GPIOAEN_gp 17
#define RCC_AHBENR_GPIOBEN_gm ((uint32_t)0x00040000)
#define RCC_AHBENR_GPIOBEN_gp 18
#define RCC_AHBENR_GPIOCEN_gm ((uint32_t)0x00080000)
#define RCC_AHBENR_GPIOCEN_gp 19
#define RCC_AHBENR_GPIODEN_gm ((uint32_t)0x00100000)
#define RCC_AHBENR_GPIODEN_gp 20
#define RCC_AHBENR_GPIOEEN_gm ((uint32_t)0x00200000)
#define RCC_AHBENR_GPIOEEN_gp 21
#define RCC_AHBENR_GPIOFEN_gm ((uint32_t)0x00400000)
#define RCC_AHBENR_GPIOFEN_gp 22
#define RCC_AHBENR_TSEN_gm ((uint32_t)0x01000000)
#define RCC_AHBENR_TSEN_gp 24
#define RCC_AHBENR_ADC12EN_gm ((uint32_t)0x10000000)
#define RCC_AHBENR_ADC12EN_gp 28
#define RCC_AHBENR_ADC34EN_gm ((uint32_t)0x20000000)
#define RCC_AHBENR_ADC34EN_gp 29

/*** REGISTER: RCC_APB2ENR ***/
#define RCC_APB2ENR_SYSCFGEN_gm ((uint32_t)0x00000001)
#define RCC_APB2ENR_SYSCFGEN_gp 0
#define RCC_APB2ENR_TIM1EN_gm ((uint32_t)0x00000800)
#define RCC_APB2ENR_TIM1EN_gp 11
#define RCC_APB2ENR_SPI1EN_gm ((uint32_t)0x00001000)
#define RCC_APB2ENR_SPI1EN_gp 12
#define RCC_APB2ENR_TIM8EN_gm ((uint32_t)0x00002000)
#define RCC_APB2ENR_TIM8EN_gp 13
#define RCC_APB2ENR_USART1EN_gm ((uint32_t)0x00004000)
#define RCC_APB2ENR_USART1EN_gp 14
#define RCC_APB2ENR_TIM15EN_gm ((uint32_t)0x00010000)
#define RCC_APB2ENR_TIM15EN_gp 16
#define RCC_APB2ENR_TIM16EN_gm ((uint32_t)0x00020000)
#define RCC_APB2ENR_TIM16EN_gp 17
#define RCC_APB2ENR_TIM17EN_gm ((uint32_t)0x00040000)
#define RCC_APB2ENR_TIM17EN_gp 18

/*** REGISTER: RCC_APB1ENR ***/
#define RCC_APB1ENR_TIM2EN_gm ((uint32_t)0x00000001)
#define RCC_APB1ENR_TIM2EN_gp 0
#define RCC_APB1ENR_TIM3EN_gm ((uint32_t)0x00000002)
#define RCC_APB1ENR_TIM3EN_gp 1
#define RCC_APB1ENR_TIM4EN_gm ((uint32_t)0x00000004)
#define RCC_APB1ENR_TIM4EN_gp 2
#define RCC_APB1ENR_TIM6EN_gm ((uint32_t)0x00000010)
#define RCC_APB1ENR_TIM6EN_gp 4
#define RCC_APB1ENR_TIM7EN_gm ((uint32_t)0x00000020)
#define RCC_APB1ENR_TIM7EN_gp 5
#define RCC_APB1ENR_WWDGEN_gm ((uint32_t)0x00000800)
#define RCC_APB1ENR_WWDGEN_gp 11
#define RCC_APB1ENR_SPI2EN_gm ((uint32_t)0x00004000)
#define RCC_APB1ENR_SPI2EN_gp 14
#define RCC_APB1ENR_SPI3EN_gm ((uint32_t)0x00008000)
#define RCC_APB1ENR_SPI3EN_gp 15
#define RCC_APB1ENR_USART2EN_gm ((uint32_t)0x00020000)
#define RCC_APB1ENR_USART2EN_gp 17
#define RCC_APB1ENR_USART3EN_gm ((uint32_t)0x00040000)
#define RCC_APB1ENR_USART3EN_gp 18
#define RCC_APB1ENR_UART3EN_gm ((uint32_t)0x00080000)
#define RCC_APB1ENR_UART3EN_gp 19
#define RCC_APB1ENR_UART4EN_gm ((uint32_t)0x00100000)
#define RCC_APB1ENR_UART4EN_gp 20
#define RCC_APB1ENR_I2C1EN_gm ((uint32_t)0x00200000)
#define RCC_APB1ENR_I2C1EN_gp 21
#define RCC_APB1ENR_I2C2EN_gm ((uint32_t)0x00400000)
#define RCC_APB1ENR_I2C2EN_gp 22
#define RCC_APB1ENR_USBEN_gm ((uint32_t)0x00800000)
#define RCC_APB1ENR_USBEN_gp 23
#define RCC_APB1ENR_CAN1EN_gm ((uint32_t)0x02000000)
#define RCC_APB1ENR_CAN1EN_gp 25
#define RCC_APB1ENR_PWREN_gm ((uint32_t)0x10000000)
#define RCC_APB1ENR_PWREN_gp 28
#define RCC_APB1ENR_DACEN_gm ((uint32_t)0x20000000)
#define RCC_APB1ENR_DACEN_gp 29

/*** REGISTER: RCC_BDCR ***/
#define RCC_BDCR_LSEON_gm ((uint32_t)0x00000001)
#define RCC_BDCR_LSEON_gp 0
#define RCC_BDCR_LSERDY_gm ((uint32_t)0x00000002)
#define RCC_BDCR_LSERDY_gp 1
#define RCC_BDCR_LSEBYP_gm ((uint32_t)0x00000004)
#define RCC_BDCR_LSEBYP_gp 2
#define RCC_BDCR_LSEDRV_gm ((uint32_t)0x00000018)
#define RCC_BDCR_LSEDRV_gp 3
#define RCC_BDCR_LSEDRV0_gm ((uint32_t)0x00000008)
#define RCC_BDCR_LSEDRV0_gp 3
#define RCC_BDCR_LSEDRV1_gm ((uint32_t)0x00000010)
#define RCC_BDCR_LSEDRV1_gp 4
#define RCC_BDCR_RTCSEL_gm ((uint32_t)0x00000300)
#define RCC_BDCR_RTCSEL_gp 8
#define RCC_BDCR_RTCSEL0_gm ((uint32_t)0x00000100)
#define RCC_BDCR_RTCSEL0_gp 8
#define RCC_BDCR_RTCSEL1_gm ((uint32_t)0x00000200)
#define RCC_BDCR_RTCSEL1_gp 9
#define RCC_BDCR_RTCSEL_NOCLOCK_gc ((uint32_t)0x00000000)
#define RCC_BDCR_RTCSEL_LSE_gc ((uint32_t)0x00000100)
#define RCC_BDCR_RTCSEL_LSI_gc ((uint32_t)0x00000200)
#define RCC_BDCR_RTCSEL_HSE_gc ((uint32_t)0x00000300)
#define RCC_BDCR_RTCEN_gm ((uint32_t)0x00008000)
#define RCC_BDCR_RTCEN_gp 15
#define RCC_BDCR_BDRST_gm ((uint32_t)0x00010000)
#define RCC_BDCR_BDRST_gp 16

/*** REGISTER: RCC_CSR ***/
#define RCC_CSR_LSION_gm ((uint32_t)0x00000001)
#define RCC_CSR_LSION_gp 0
#define RCC_CSR_LSIRDY_gm ((uint32_t)0x00000002)
#define RCC_CSR_LSIRDY_gp 1
#define RCC_CSR_RMVF_gm ((uint32_t)0x01000000)
#define RCC_CSR_RMVF_gp 24
#define RCC_CSR_OBLRSTF_gm ((uint32_t)0x02000000)
#define RCC_CSR_OBLRSTF_gp 25
#define RCC_CSR_PINRSTF_gm ((uint32_t)0x04000000)
#define RCC_CSR_PINRSTF_gp 26
#define RCC_CSR_PORRSTF_gm ((uint32_t)0x08000000)
#define RCC_CSR_PORRSTF_gp 27
#define RCC_CSR_SFTRSTF_gm ((uint32_t)0x10000000)
#define RCC_CSR_SFTRSTF_gp 28
#define RCC_CSR_IWDGRSTF_gm ((uint32_t)0x20000000)
#define RCC_CSR_IWDGRSTF_gp 29
#define RCC_CSR_WWDGRSTF_gm ((uint32_t)0x40000000)
#define RCC_CSR_WWDGRSTF_gp 30
#define RCC_CSR_LPWRRSTF_gm ((uint32_t)0x80000000)
#define RCC_CSR_LPWRRSTF_gp 31

/*** REGISTER: RCC_AHBRSTR ***/
#define RCC_AHBRSTR_GPIOARST_gm ((uint32_t)0x00020000)
#define RCC_AHBRSTR_GPIOARST_gp 17
#define RCC_AHBRSTR_GPIOBRST_gm ((uint32_t)0x00040000)
#define RCC_AHBRSTR_GPIOBRST_gp 18
#define RCC_AHBRSTR_GPIOCRST_gm ((uint32_t)0x00080000)
#define RCC_AHBRSTR_GPIOCRST_gp 19
#define RCC_AHBRSTR_GPIODRST_gm ((uint32_t)0x00010000)
#define RCC_AHBRSTR_GPIODRST_gp 16
#define RCC_AHBRSTR_GPIOFRST_gm ((uint32_t)0x00040000)
#define RCC_AHBRSTR_GPIOFRST_gp 18
#define RCC_AHBRSTR_TSRST_gm ((uint32_t)0x00100000)
#define RCC_AHBRSTR_TSRST_gp 20
#define RCC_AHBRSTR_ADC12RST_gm ((uint32_t)0x01000000)
#define RCC_AHBRSTR_ADC12RST_gp 24
#define RCC_AHBRSTR_ADC34RST_gm ((uint32_t)0x02000000)
#define RCC_AHBRSTR_ADC34RST_gp 25

/*** REGISTER: RCC_CFGR2 ***/
#define RCC_CFGR2_PREDIV1_gm ((uint32_t)0x0000000F)
#define RCC_CFGR2_PREDIV1_gp 0
#define RCC_CFGR2_PREDIV1_DIV1_gc ((uint32_t)0x00000000)
#define RCC_CFGR2_PREDIV1_DIV2_gc ((uint32_t)0x00000001)
#define RCC_CFGR2_PREDIV1_DIV3_gc ((uint32_t)0x00000002)
#define RCC_CFGR2_PREDIV1_DIV4_gc ((uint32_t)0x00000003)
#define RCC_CFGR2_PREDIV1_DIV5_gc ((uint32_t)0x00000004)
#define RCC_CFGR2_PREDIV1_DIV6_gc ((uint32_t)0x00000005)
#define RCC_CFGR2_PREDIV1_DIV7_gc ((uint32_t)0x00000006)
#define RCC_CFGR2_PREDIV1_DIV8_gc ((uint32_t)0x00000007)
#define RCC_CFGR2_PREDIV1_DIV9_gc ((uint32_t)0x00000008)
#define RCC_CFGR2_PREDIV1_DIV10_gc ((uint32_t)0x00000009)
#define RCC_CFGR2_PREDIV1_DIV11_gc ((uint32_t)0x0000000A)
#define RCC_CFGR2_PREDIV1_DIV12_gc ((uint32_t)0x0000000B)
#define RCC_CFGR2_PREDIV1_DIV13_gc ((uint32_t)0x0000000C)
#define RCC_CFGR2_PREDIV1_DIV14_gc ((uint32_t)0x0000000D)
#define RCC_CFGR2_PREDIV1_DIV15_gc ((uint32_t)0x0000000E)
#define RCC_CFGR2_PREDIV1_DIV16_gc ((uint32_t)0x0000000F)
#define RCC_CFGR2_ADCPRE12_gm ((uint32_t)0x000001F0)
#define RCC_CFGR2_ADCPRE12_gp 4
#define RCC_CFGR2_ADCPRE12_NO_gc ((uint32_t)0x00000000)
#define RCC_CFGR2_ADCPRE12_DIV1_gc ((uint32_t)0x00000100)
#define RCC_CFGR2_ADCPRE12_DIV2_gc ((uint32_t)0x00000110)
#define RCC_CFGR2_ADCPRE12_DIV4_gc ((uint32_t)0x00000120)
#define RCC_CFGR2_ADCPRE12_DIV6_gc ((uint32_t)0x00000130)
#define RCC_CFGR2_ADCPRE12_DIV8_gc ((uint32_t)0x00000140)
#define RCC_CFGR2_ADCPRE12_DIV10_gc ((uint32_t)0x00000150)
#define RCC_CFGR2_ADCPRE12_DIV12_gc ((uint32_t)0x00000160)
#define RCC_CFGR2_ADCPRE12_DIV16_gc ((uint32_t)0x00000170)
#define RCC_CFGR2_ADCPRE12_DIV32_gc ((uint32_t)0x00000180)
#define RCC_CFGR2_ADCPRE12_DIV64_gc ((uint32_t)0x00000190)
#define RCC_CFGR2_ADCPRE12_DIV128_gc ((uint32_t)0x000001A0)
#define RCC_CFGR2_ADCPRE12_DIV256_gc ((uint32_t)0x000001B0)
#define RCC_CFGR2_ADCPRE34_gm ((uint32_t)0x00003E00)
#define RCC_CFGR2_ADCPRE34_gp 9
#define RCC_CFGR2_ADCPRE34_NO_gc ((uint32_t)0x00000000)
#define RCC_CFGR2_ADCPRE34_DIV1_gc ((uint32_t)0x00002000)
#define RCC_CFGR2_ADCPRE34_DIV2_gc ((uint32_t)0x00002200)
#define RCC_CFGR2_ADCPRE34_DIV4_gc ((uint32_t)0x00002400)
#define RCC_CFGR2_ADCPRE34_DIV6_gc ((uint32_t)0x00002600)
#define RCC_CFGR2_ADCPRE34_DIV8_gc ((uint32_t)0x00002800)
#define RCC_CFGR2_ADCPRE34_DIV10_gc ((uint32_t)0x00002A00)
#define RCC_CFGR2_ADCPRE34_DIV12_gc ((uint32_t)0x00002C00)
#define RCC_CFGR2_ADCPRE34_DIV16_gc ((uint32_t)0x00002E00)
#define RCC_CFGR2_ADCPRE34_DIV32_gc ((uint32_t)0x00003000)
#define RCC_CFGR2_ADCPRE34_DIV64_gc ((uint32_t)0x00003200)
#define RCC_CFGR2_ADCPRE34_DIV128_gc ((uint32_t)0x00003400)
#define RCC_CFGR2_ADCPRE34_DIV256_gc ((uint32_t)0x00003600)

/*** REGISTER: RCC_CFGR3 ***/
#define RCC_CFGR3_USART1SW_gm ((uint32_t)0x00000003)
#define RCC_CFGR3_USART1SW_gp 0
#define RCC_CFGR3_USART1SW0_gm ((uint32_t)0x00000001)
#define RCC_CFGR3_USART1SW0_gp 0
#define RCC_CFGR3_USART1SW1_gm ((uint32_t)0x00000002)
#define RCC_CFGR3_USART1SW1_gp 1
#define RCC_CFGR3_I2CSW_gm ((uint32_t)0x00000030)
#define RCC_CFGR3_I2CSW_gp 4
#define RCC_CFGR3_I2C1SW_gm ((uint32_t)0x00000010)
#define RCC_CFGR3_I2C1SW_gp 4
#define RCC_CFGR3_I2C2SW_gm ((uint32_t)0x00000020)
#define RCC_CFGR3_I2C2SW_gp 5
#define RCC_CFGR3_TIMSW_gm ((uint32_t)0x00000300)
#define RCC_CFGR3_TIMSW_gp 8
#define RCC_CFGR3_TIM1SW_gm ((uint32_t)0x00000100)
#define RCC_CFGR3_TIM1SW_gp 8
#define RCC_CFGR3_TIM8SW_gm ((uint32_t)0x00000200)
#define RCC_CFGR3_TIM8SW_gp 9
#define RCC_CFGR3_USART2SW_gm ((uint32_t)0x00030000)
#define RCC_CFGR3_USART2SW_gp 16
#define RCC_CFGR3_USART2SW0_gm ((uint32_t)0x00010000)
#define RCC_CFGR3_USART2SW0_gp 16
#define RCC_CFGR3_USART2SW1_gm ((uint32_t)0x00020000)
#define RCC_CFGR3_USART2SW1_gp 17
#define RCC_CFGR3_USART3SW_gm ((uint32_t)0x000C0000)
#define RCC_CFGR3_USART3SW_gp 18
#define RCC_CFGR3_USART3SW0_gm ((uint32_t)0x00040000)
#define RCC_CFGR3_USART3SW0_gp 18
#define RCC_CFGR3_USART3SW1_gm ((uint32_t)0x00080000)
#define RCC_CFGR3_USART3SW1_gp 19
#define RCC_CFGR3_UART4SW_gm ((uint32_t)0x00300000)
#define RCC_CFGR3_UART4SW_gp 20
#define RCC_CFGR3_UART4SW0_gm ((uint32_t)0x00100000)
#define RCC_CFGR3_UART4SW0_gp 20
#define RCC_CFGR3_UART4SW1_gm ((uint32_t)0x00200000)
#define RCC_CFGR3_UART4SW1_gp 21
#define RCC_CFGR3_UART5SW_gm ((uint32_t)0x00C00000)
#define RCC_CFGR3_UART5SW_gp 22
#define RCC_CFGR3_UART5SW0_gm ((uint32_t)0x00400000)
#define RCC_CFGR3_UART5SW0_gp 22
#define RCC_CFGR3_UART5SW1_gm ((uint32_t)0x00800000)
#define RCC_CFGR3_UART5SW1_gp 23


/********** PERIPHERAL: RTC **********/

/*** REGISTER: RTC_TR ***/
#define RTC_TR_PM_gm ((uint32_t)0x00400000)
#define RTC_TR_PM_gp 22
#define RTC_TR_HT_gm ((uint32_t)0x00300000)
#define RTC_TR_HT_gp 20
#define RTC_TR_HT0_gm ((uint32_t)0x00100000)
#define RTC_TR_HT0_gp 20
#define RTC_TR_HT1_gm ((uint32_t)0x00200000)
#define RTC_TR_HT1_gp 21
#define RTC_TR_HU_gm ((uint32_t)0x000F0000)
#define RTC_TR_HU_gp 16
#define RTC_TR_HU0_gm ((uint32_t)0x00010000)
#define RTC_TR_HU0_gp 16
#define RTC_TR_HU1_gm ((uint32_t)0x00020000)
#define RTC_TR_HU1_gp 17
#define RTC_TR_HU2_gm ((uint32_t)0x00040000)
#define RTC_TR_HU2_gp 18
#define RTC_TR_HU3_gm ((uint32_t)0x00080000)
#define RTC_TR_HU3_gp 19
#define RTC_TR_MNT_gm ((uint32_t)0x00007000)
#define RTC_TR_MNT_gp 12
#define RTC_TR_MNT0_gm ((uint32_t)0x00001000)
#define RTC_TR_MNT0_gp 12
#define RTC_TR_MNT1_gm ((uint32_t)0x00002000)
#define RTC_TR_MNT1_gp 13
#define RTC_TR_MNT2_gm ((uint32_t)0x00004000)
#define RTC_TR_MNT2_gp 14
#define RTC_TR_MNU_gm ((uint32_t)0x00000F00)
#define RTC_TR_MNU_gp 8
#define RTC_TR_MNU0_gm ((uint32_t)0x00000100)
#define RTC_TR_MNU0_gp 8
#define RTC_TR_MNU1_gm ((uint32_t)0x00000200)
#define RTC_TR_MNU1_gp 9
#define RTC_TR_MNU2_gm ((uint32_t)0x00000400)
#define RTC_TR_MNU2_gp 10
#define RTC_TR_MNU3_gm ((uint32_t)0x00000800)
#define RTC_TR_MNU3_gp 11
#define RTC_TR_ST_gm ((uint32_t)0x00000070)
#define RTC_TR_ST_gp 4
#define RTC_TR_ST0_gm ((uint32_t)0x00000010)
#define RTC_TR_ST0_gp 4
#define RTC_TR_ST1_gm ((uint32_t)0x00000020)
#define RTC_TR_ST1_gp 5
#define RTC_TR_ST2_gm ((uint32_t)0x00000040)
#define RTC_TR_ST2_gp 6
#define RTC_TR_SU_gm ((uint32_t)0x0000000F)
#define RTC_TR_SU_gp 0
#define RTC_TR_SU0_gm ((uint32_t)0x00000001)
#define RTC_TR_SU0_gp 0
#define RTC_TR_SU1_gm ((uint32_t)0x00000002)
#define RTC_TR_SU1_gp 1
#define RTC_TR_SU2_gm ((uint32_t)0x00000004)
#define RTC_TR_SU2_gp 2
#define RTC_TR_SU3_gm ((uint32_t)0x00000008)
#define RTC_TR_SU3_gp 3

/*** REGISTER: RTC_DR ***/
#define RTC_DR_YT_gm ((uint32_t)0x00F00000)
#define RTC_DR_YT_gp 20
#define RTC_DR_YT0_gm ((uint32_t)0x00100000)
#define RTC_DR_YT0_gp 20
#define RTC_DR_YT1_gm ((uint32_t)0x00200000)
#define RTC_DR_YT1_gp 21
#define RTC_DR_YT2_gm ((uint32_t)0x00400000)
#define RTC_DR_YT2_gp 22
#define RTC_DR_YT3_gm ((uint32_t)0x00800000)
#define RTC_DR_YT3_gp 23
#define RTC_DR_YU_gm ((uint32_t)0x000F0000)
#define RTC_DR_YU_gp 16
#define RTC_DR_YU0_gm ((uint32_t)0x00010000)
#define RTC_DR_YU0_gp 16
#define RTC_DR_YU1_gm ((uint32_t)0x00020000)
#define RTC_DR_YU1_gp 17
#define RTC_DR_YU2_gm ((uint32_t)0x00040000)
#define RTC_DR_YU2_gp 18
#define RTC_DR_YU3_gm ((uint32_t)0x00080000)
#define RTC_DR_YU3_gp 19
#define RTC_DR_WDU_gm ((uint32_t)0x0000E000)
#define RTC_DR_WDU_gp 13
#define RTC_DR_WDU0_gm ((uint32_t)0x00002000)
#define RTC_DR_WDU0_gp 13
#define RTC_DR_WDU1_gm ((uint32_t)0x00004000)
#define RTC_DR_WDU1_gp 14
#define RTC_DR_WDU2_gm ((uint32_t)0x00008000)
#define RTC_DR_WDU2_gp 15
#define RTC_DR_MT_gm ((uint32_t)0x00001000)
#define RTC_DR_MT_gp 12
#define RTC_DR_MU_gm ((uint32_t)0x00000F00)
#define RTC_DR_MU_gp 8
#define RTC_DR_MU0_gm ((uint32_t)0x00000100)
#define RTC_DR_MU0_gp 8
#define RTC_DR_MU1_gm ((uint32_t)0x00000200)
#define RTC_DR_MU1_gp 9
#define RTC_DR_MU2_gm ((uint32_t)0x00000400)
#define RTC_DR_MU2_gp 10
#define RTC_DR_MU3_gm ((uint32_t)0x00000800)
#define RTC_DR_MU3_gp 11
#define RTC_DR_DT_gm ((uint32_t)0x00000030)
#define RTC_DR_DT_gp 4
#define RTC_DR_DT0_gm ((uint32_t)0x00000010)
#define RTC_DR_DT0_gp 4
#define RTC_DR_DT1_gm ((uint32_t)0x00000020)
#define RTC_DR_DT1_gp 5
#define RTC_DR_DU_gm ((uint32_t)0x0000000F)
#define RTC_DR_DU_gp 0
#define RTC_DR_DU0_gm ((uint32_t)0x00000001)
#define RTC_DR_DU0_gp 0
#define RTC_DR_DU1_gm ((uint32_t)0x00000002)
#define RTC_DR_DU1_gp 1
#define RTC_DR_DU2_gm ((uint32_t)0x00000004)
#define RTC_DR_DU2_gp 2
#define RTC_DR_DU3_gm ((uint32_t)0x00000008)
#define RTC_DR_DU3_gp 3

/*** REGISTER: RTC_CR ***/
#define RTC_CR_COE_gm ((uint32_t)0x00800000)
#define RTC_CR_COE_gp 23
#define RTC_CR_OSEL_gm ((uint32_t)0x00600000)
#define RTC_CR_OSEL_gp 21
#define RTC_CR_OSEL0_gm ((uint32_t)0x00200000)
#define RTC_CR_OSEL0_gp 21
#define RTC_CR_OSEL1_gm ((uint32_t)0x00400000)
#define RTC_CR_OSEL1_gp 22
#define RTC_CR_POL_gm ((uint32_t)0x00100000)
#define RTC_CR_POL_gp 20
#define RTC_CR_COSEL_gm ((uint32_t)0x00080000)
#define RTC_CR_COSEL_gp 19
#define RTC_CR_BCK_gm ((uint32_t)0x00040000)
#define RTC_CR_BCK_gp 18
#define RTC_CR_SUB1H_gm ((uint32_t)0x00020000)
#define RTC_CR_SUB1H_gp 17
#define RTC_CR_ADD1H_gm ((uint32_t)0x00010000)
#define RTC_CR_ADD1H_gp 16
#define RTC_CR_TSIE_gm ((uint32_t)0x00008000)
#define RTC_CR_TSIE_gp 15
#define RTC_CR_WUTIE_gm ((uint32_t)0x00004000)
#define RTC_CR_WUTIE_gp 14
#define RTC_CR_ALRBIE_gm ((uint32_t)0x00002000)
#define RTC_CR_ALRBIE_gp 13
#define RTC_CR_ALRAIE_gm ((uint32_t)0x00001000)
#define RTC_CR_ALRAIE_gp 12
#define RTC_CR_TSE_gm ((uint32_t)0x00000800)
#define RTC_CR_TSE_gp 11
#define RTC_CR_WUTE_gm ((uint32_t)0x00000400)
#define RTC_CR_WUTE_gp 10
#define RTC_CR_ALRBE_gm ((uint32_t)0x00000200)
#define RTC_CR_ALRBE_gp 9
#define RTC_CR_ALRAE_gm ((uint32_t)0x00000100)
#define RTC_CR_ALRAE_gp 8
#define RTC_CR_FMT_gm ((uint32_t)0x00000040)
#define RTC_CR_FMT_gp 6
#define RTC_CR_BYPSHAD_gm ((uint32_t)0x00000020)
#define RTC_CR_BYPSHAD_gp 5
#define RTC_CR_REFCKON_gm ((uint32_t)0x00000010)
#define RTC_CR_REFCKON_gp 4
#define RTC_CR_TSEDGE_gm ((uint32_t)0x00000008)
#define RTC_CR_TSEDGE_gp 3
#define RTC_CR_WUCKSEL_gm ((uint32_t)0x00000007)
#define RTC_CR_WUCKSEL_gp 0
#define RTC_CR_WUCKSEL0_gm ((uint32_t)0x00000001)
#define RTC_CR_WUCKSEL0_gp 0
#define RTC_CR_WUCKSEL1_gm ((uint32_t)0x00000002)
#define RTC_CR_WUCKSEL1_gp 1
#define RTC_CR_WUCKSEL2_gm ((uint32_t)0x00000004)
#define RTC_CR_WUCKSEL2_gp 2

/*** REGISTER: RTC_ISR ***/
#define RTC_ISR_RECALPF_gm ((uint32_t)0x00010000)
#define RTC_ISR_RECALPF_gp 16
#define RTC_ISR_TAMP3F_gm ((uint32_t)0x00008000)
#define RTC_ISR_TAMP3F_gp 15
#define RTC_ISR_TAMP2F_gm ((uint32_t)0x00004000)
#define RTC_ISR_TAMP2F_gp 14
#define RTC_ISR_TAMP1F_gm ((uint32_t)0x00002000)
#define RTC_ISR_TAMP1F_gp 13
#define RTC_ISR_TSOVF_gm ((uint32_t)0x00001000)
#define RTC_ISR_TSOVF_gp 12
#define RTC_ISR_TSF_gm ((uint32_t)0x00000800)
#define RTC_ISR_TSF_gp 11
#define RTC_ISR_WUTF_gm ((uint32_t)0x00000400)
#define RTC_ISR_WUTF_gp 10
#define RTC_ISR_ALRBF_gm ((uint32_t)0x00000200)
#define RTC_ISR_ALRBF_gp 9
#define RTC_ISR_ALRAF_gm ((uint32_t)0x00000100)
#define RTC_ISR_ALRAF_gp 8
#define RTC_ISR_INIT_gm ((uint32_t)0x00000080)
#define RTC_ISR_INIT_gp 7
#define RTC_ISR_INITF_gm ((uint32_t)0x00000040)
#define RTC_ISR_INITF_gp 6
#define RTC_ISR_RSF_gm ((uint32_t)0x00000020)
#define RTC_ISR_RSF_gp 5
#define RTC_ISR_INITS_gm ((uint32_t)0x00000010)
#define RTC_ISR_INITS_gp 4
#define RTC_ISR_SHPF_gm ((uint32_t)0x00000008)
#define RTC_ISR_SHPF_gp 3
#define RTC_ISR_WUTWF_gm ((uint32_t)0x00000004)
#define RTC_ISR_WUTWF_gp 2
#define RTC_ISR_ALRBWF_gm ((uint32_t)0x00000002)
#define RTC_ISR_ALRBWF_gp 1
#define RTC_ISR_ALRAWF_gm ((uint32_t)0x00000001)
#define RTC_ISR_ALRAWF_gp 0

/*** REGISTER: RTC_PRER ***/
#define RTC_PRER_PREDIV_A_gm ((uint32_t)0x007F0000)
#define RTC_PRER_PREDIV_A_gp 16
#define RTC_PRER_PREDIV_S_gm ((uint32_t)0x00007FFF)
#define RTC_PRER_PREDIV_S_gp 0

/*** REGISTER: RTC_WUTR ***/
#define RTC_WUTR_WUT_gm ((uint32_t)0x0000FFFF)
#define RTC_WUTR_WUT_gp 0

/*** REGISTER: RTC_ALRMAR ***/
#define RTC_ALRMAR_MSK4_gm ((uint32_t)0x80000000)
#define RTC_ALRMAR_MSK4_gp 31
#define RTC_ALRMAR_WDSEL_gm ((uint32_t)0x40000000)
#define RTC_ALRMAR_WDSEL_gp 30
#define RTC_ALRMAR_DT_gm ((uint32_t)0x30000000)
#define RTC_ALRMAR_DT_gp 28
#define RTC_ALRMAR_DT0_gm ((uint32_t)0x10000000)
#define RTC_ALRMAR_DT0_gp 28
#define RTC_ALRMAR_DT1_gm ((uint32_t)0x20000000)
#define RTC_ALRMAR_DT1_gp 29
#define RTC_ALRMAR_DU_gm ((uint32_t)0x0F000000)
#define RTC_ALRMAR_DU_gp 24
#define RTC_ALRMAR_DU0_gm ((uint32_t)0x01000000)
#define RTC_ALRMAR_DU0_gp 24
#define RTC_ALRMAR_DU1_gm ((uint32_t)0x02000000)
#define RTC_ALRMAR_DU1_gp 25
#define RTC_ALRMAR_DU2_gm ((uint32_t)0x04000000)
#define RTC_ALRMAR_DU2_gp 26
#define RTC_ALRMAR_DU3_gm ((uint32_t)0x08000000)
#define RTC_ALRMAR_DU3_gp 27
#define RTC_ALRMAR_MSK3_gm ((uint32_t)0x00800000)
#define RTC_ALRMAR_MSK3_gp 23
#define RTC_ALRMAR_PM_gm ((uint32_t)0x00400000)
#define RTC_ALRMAR_PM_gp 22
#define RTC_ALRMAR_HT_gm ((uint32_t)0x00300000)
#define RTC_ALRMAR_HT_gp 20
#define RTC_ALRMAR_HT0_gm ((uint32_t)0x00100000)
#define RTC_ALRMAR_HT0_gp 20
#define RTC_ALRMAR_HT1_gm ((uint32_t)0x00200000)
#define RTC_ALRMAR_HT1_gp 21
#define RTC_ALRMAR_HU_gm ((uint32_t)0x000F0000)
#define RTC_ALRMAR_HU_gp 16
#define RTC_ALRMAR_HU0_gm ((uint32_t)0x00010000)
#define RTC_ALRMAR_HU0_gp 16
#define RTC_ALRMAR_HU1_gm ((uint32_t)0x00020000)
#define RTC_ALRMAR_HU1_gp 17
#define RTC_ALRMAR_HU2_gm ((uint32_t)0x00040000)
#define RTC_ALRMAR_HU2_gp 18
#define RTC_ALRMAR_HU3_gm ((uint32_t)0x00080000)
#define RTC_ALRMAR_HU3_gp 19
#define RTC_ALRMAR_MSK2_gm ((uint32_t)0x00008000)
#define RTC_ALRMAR_MSK2_gp 15
#define RTC_ALRMAR_MNT_gm ((uint32_t)0x00007000)
#define RTC_ALRMAR_MNT_gp 12
#define RTC_ALRMAR_MNT0_gm ((uint32_t)0x00001000)
#define RTC_ALRMAR_MNT0_gp 12
#define RTC_ALRMAR_MNT1_gm ((uint32_t)0x00002000)
#define RTC_ALRMAR_MNT1_gp 13
#define RTC_ALRMAR_MNT2_gm ((uint32_t)0x00004000)
#define RTC_ALRMAR_MNT2_gp 14
#define RTC_ALRMAR_MNU_gm ((uint32_t)0x00000F00)
#define RTC_ALRMAR_MNU_gp 8
#define RTC_ALRMAR_MNU0_gm ((uint32_t)0x00000100)
#define RTC_ALRMAR_MNU0_gp 8
#define RTC_ALRMAR_MNU1_gm ((uint32_t)0x00000200)
#define RTC_ALRMAR_MNU1_gp 9
#define RTC_ALRMAR_MNU2_gm ((uint32_t)0x00000400)
#define RTC_ALRMAR_MNU2_gp 10
#define RTC_ALRMAR_MNU3_gm ((uint32_t)0x00000800)
#define RTC_ALRMAR_MNU3_gp 11
#define RTC_ALRMAR_MSK1_gm ((uint32_t)0x00000080)
#define RTC_ALRMAR_MSK1_gp 7
#define RTC_ALRMAR_ST_gm ((uint32_t)0x00000070)
#define RTC_ALRMAR_ST_gp 4
#define RTC_ALRMAR_ST0_gm ((uint32_t)0x00000010)
#define RTC_ALRMAR_ST0_gp 4
#define RTC_ALRMAR_ST1_gm ((uint32_t)0x00000020)
#define RTC_ALRMAR_ST1_gp 5
#define RTC_ALRMAR_ST2_gm ((uint32_t)0x00000040)
#define RTC_ALRMAR_ST2_gp 6
#define RTC_ALRMAR_SU_gm ((uint32_t)0x0000000F)
#define RTC_ALRMAR_SU_gp 0
#define RTC_ALRMAR_SU0_gm ((uint32_t)0x00000001)
#define RTC_ALRMAR_SU0_gp 0
#define RTC_ALRMAR_SU1_gm ((uint32_t)0x00000002)
#define RTC_ALRMAR_SU1_gp 1
#define RTC_ALRMAR_SU2_gm ((uint32_t)0x00000004)
#define RTC_ALRMAR_SU2_gp 2
#define RTC_ALRMAR_SU3_gm ((uint32_t)0x00000008)
#define RTC_ALRMAR_SU3_gp 3

/*** REGISTER: RTC_ALRMBR ***/
#define RTC_ALRMBR_MSK4_gm ((uint32_t)0x80000000)
#define RTC_ALRMBR_MSK4_gp 31
#define RTC_ALRMBR_WDSEL_gm ((uint32_t)0x40000000)
#define RTC_ALRMBR_WDSEL_gp 30
#define RTC_ALRMBR_DT_gm ((uint32_t)0x30000000)
#define RTC_ALRMBR_DT_gp 28
#define RTC_ALRMBR_DT0_gm ((uint32_t)0x10000000)
#define RTC_ALRMBR_DT0_gp 28
#define RTC_ALRMBR_DT1_gm ((uint32_t)0x20000000)
#define RTC_ALRMBR_DT1_gp 29
#define RTC_ALRMBR_DU_gm ((uint32_t)0x0F000000)
#define RTC_ALRMBR_DU_gp 24
#define RTC_ALRMBR_DU0_gm ((uint32_t)0x01000000)
#define RTC_ALRMBR_DU0_gp 24
#define RTC_ALRMBR_DU1_gm ((uint32_t)0x02000000)
#define RTC_ALRMBR_DU1_gp 25
#define RTC_ALRMBR_DU2_gm ((uint32_t)0x04000000)
#define RTC_ALRMBR_DU2_gp 26
#define RTC_ALRMBR_DU3_gm ((uint32_t)0x08000000)
#define RTC_ALRMBR_DU3_gp 27
#define RTC_ALRMBR_MSK3_gm ((uint32_t)0x00800000)
#define RTC_ALRMBR_MSK3_gp 23
#define RTC_ALRMBR_PM_gm ((uint32_t)0x00400000)
#define RTC_ALRMBR_PM_gp 22
#define RTC_ALRMBR_HT_gm ((uint32_t)0x00300000)
#define RTC_ALRMBR_HT_gp 20
#define RTC_ALRMBR_HT0_gm ((uint32_t)0x00100000)
#define RTC_ALRMBR_HT0_gp 20
#define RTC_ALRMBR_HT1_gm ((uint32_t)0x00200000)
#define RTC_ALRMBR_HT1_gp 21
#define RTC_ALRMBR_HU_gm ((uint32_t)0x000F0000)
#define RTC_ALRMBR_HU_gp 16
#define RTC_ALRMBR_HU0_gm ((uint32_t)0x00010000)
#define RTC_ALRMBR_HU0_gp 16
#define RTC_ALRMBR_HU1_gm ((uint32_t)0x00020000)
#define RTC_ALRMBR_HU1_gp 17
#define RTC_ALRMBR_HU2_gm ((uint32_t)0x00040000)
#define RTC_ALRMBR_HU2_gp 18
#define RTC_ALRMBR_HU3_gm ((uint32_t)0x00080000)
#define RTC_ALRMBR_HU3_gp 19
#define RTC_ALRMBR_MSK2_gm ((uint32_t)0x00008000)
#define RTC_ALRMBR_MSK2_gp 15
#define RTC_ALRMBR_MNT_gm ((uint32_t)0x00007000)
#define RTC_ALRMBR_MNT_gp 12
#define RTC_ALRMBR_MNT0_gm ((uint32_t)0x00001000)
#define RTC_ALRMBR_MNT0_gp 12
#define RTC_ALRMBR_MNT1_gm ((uint32_t)0x00002000)
#define RTC_ALRMBR_MNT1_gp 13
#define RTC_ALRMBR_MNT2_gm ((uint32_t)0x00004000)
#define RTC_ALRMBR_MNT2_gp 14
#define RTC_ALRMBR_MNU_gm ((uint32_t)0x00000F00)
#define RTC_ALRMBR_MNU_gp 8
#define RTC_ALRMBR_MNU0_gm ((uint32_t)0x00000100)
#define RTC_ALRMBR_MNU0_gp 8
#define RTC_ALRMBR_MNU1_gm ((uint32_t)0x00000200)
#define RTC_ALRMBR_MNU1_gp 9
#define RTC_ALRMBR_MNU2_gm ((uint32_t)0x00000400)
#define RTC_ALRMBR_MNU2_gp 10
#define RTC_ALRMBR_MNU3_gm ((uint32_t)0x00000800)
#define RTC_ALRMBR_MNU3_gp 11
#define RTC_ALRMBR_MSK1_gm ((uint32_t)0x00000080)
#define RTC_ALRMBR_MSK1_gp 7
#define RTC_ALRMBR_ST_gm ((uint32_t)0x00000070)
#define RTC_ALRMBR_ST_gp 4
#define RTC_ALRMBR_ST0_gm ((uint32_t)0x00000010)
#define RTC_ALRMBR_ST0_gp 4
#define RTC_ALRMBR_ST1_gm ((uint32_t)0x00000020)
#define RTC_ALRMBR_ST1_gp 5
#define RTC_ALRMBR_ST2_gm ((uint32_t)0x00000040)
#define RTC_ALRMBR_ST2_gp 6
#define RTC_ALRMBR_SU_gm ((uint32_t)0x0000000F)
#define RTC_ALRMBR_SU_gp 0
#define RTC_ALRMBR_SU0_gm ((uint32_t)0x00000001)
#define RTC_ALRMBR_SU0_gp 0
#define RTC_ALRMBR_SU1_gm ((uint32_t)0x00000002)
#define RTC_ALRMBR_SU1_gp 1
#define RTC_ALRMBR_SU2_gm ((uint32_t)0x00000004)
#define RTC_ALRMBR_SU2_gp 2
#define RTC_ALRMBR_SU3_gm ((uint32_t)0x00000008)
#define RTC_ALRMBR_SU3_gp 3

/*** REGISTER: RTC_WPR ***/
#define RTC_WPR_KEY_gm ((uint32_t)0x000000FF)
#define RTC_WPR_KEY_gp 0

/*** REGISTER: RTC_SSR ***/
#define RTC_SSR_SS_gm ((uint32_t)0x0000FFFF)
#define RTC_SSR_SS_gp 0

/*** REGISTER: RTC_SHIFTR ***/
#define RTC_SHIFTR_SUBFS_gm ((uint32_t)0x00007FFF)
#define RTC_SHIFTR_SUBFS_gp 0
#define RTC_SHIFTR_ADD1S_gm ((uint32_t)0x80000000)
#define RTC_SHIFTR_ADD1S_gp 31

/*** REGISTER: RTC_TSTR ***/
#define RTC_TSTR_PM_gm ((uint32_t)0x00400000)
#define RTC_TSTR_PM_gp 22
#define RTC_TSTR_HT_gm ((uint32_t)0x00300000)
#define RTC_TSTR_HT_gp 20
#define RTC_TSTR_HT0_gm ((uint32_t)0x00100000)
#define RTC_TSTR_HT0_gp 20
#define RTC_TSTR_HT1_gm ((uint32_t)0x00200000)
#define RTC_TSTR_HT1_gp 21
#define RTC_TSTR_HU_gm ((uint32_t)0x000F0000)
#define RTC_TSTR_HU_gp 16
#define RTC_TSTR_HU0_gm ((uint32_t)0x00010000)
#define RTC_TSTR_HU0_gp 16
#define RTC_TSTR_HU1_gm ((uint32_t)0x00020000)
#define RTC_TSTR_HU1_gp 17
#define RTC_TSTR_HU2_gm ((uint32_t)0x00040000)
#define RTC_TSTR_HU2_gp 18
#define RTC_TSTR_HU3_gm ((uint32_t)0x00080000)
#define RTC_TSTR_HU3_gp 19
#define RTC_TSTR_MNT_gm ((uint32_t)0x00007000)
#define RTC_TSTR_MNT_gp 12
#define RTC_TSTR_MNT0_gm ((uint32_t)0x00001000)
#define RTC_TSTR_MNT0_gp 12
#define RTC_TSTR_MNT1_gm ((uint32_t)0x00002000)
#define RTC_TSTR_MNT1_gp 13
#define RTC_TSTR_MNT2_gm ((uint32_t)0x00004000)
#define RTC_TSTR_MNT2_gp 14
#define RTC_TSTR_MNU_gm ((uint32_t)0x00000F00)
#define RTC_TSTR_MNU_gp 8
#define RTC_TSTR_MNU0_gm ((uint32_t)0x00000100)
#define RTC_TSTR_MNU0_gp 8
#define RTC_TSTR_MNU1_gm ((uint32_t)0x00000200)
#define RTC_TSTR_MNU1_gp 9
#define RTC_TSTR_MNU2_gm ((uint32_t)0x00000400)
#define RTC_TSTR_MNU2_gp 10
#define RTC_TSTR_MNU3_gm ((uint32_t)0x00000800)
#define RTC_TSTR_MNU3_gp 11
#define RTC_TSTR_ST_gm ((uint32_t)0x00000070)
#define RTC_TSTR_ST_gp 4
#define RTC_TSTR_ST0_gm ((uint32_t)0x00000010)
#define RTC_TSTR_ST0_gp 4
#define RTC_TSTR_ST1_gm ((uint32_t)0x00000020)
#define RTC_TSTR_ST1_gp 5
#define RTC_TSTR_ST2_gm ((uint32_t)0x00000040)
#define RTC_TSTR_ST2_gp 6
#define RTC_TSTR_SU_gm ((uint32_t)0x0000000F)
#define RTC_TSTR_SU_gp 0
#define RTC_TSTR_SU0_gm ((uint32_t)0x00000001)
#define RTC_TSTR_SU0_gp 0
#define RTC_TSTR_SU1_gm ((uint32_t)0x00000002)
#define RTC_TSTR_SU1_gp 1
#define RTC_TSTR_SU2_gm ((uint32_t)0x00000004)
#define RTC_TSTR_SU2_gp 2
#define RTC_TSTR_SU3_gm ((uint32_t)0x00000008)
#define RTC_TSTR_SU3_gp 3

/*** REGISTER: RTC_TSDR ***/
#define RTC_TSDR_WDU_gm ((uint32_t)0x0000E000)
#define RTC_TSDR_WDU_gp 13
#define RTC_TSDR_WDU0_gm ((uint32_t)0x00002000)
#define RTC_TSDR_WDU0_gp 13
#define RTC_TSDR_WDU1_gm ((uint32_t)0x00004000)
#define RTC_TSDR_WDU1_gp 14
#define RTC_TSDR_WDU2_gm ((uint32_t)0x00008000)
#define RTC_TSDR_WDU2_gp 15
#define RTC_TSDR_MT_gm ((uint32_t)0x00001000)
#define RTC_TSDR_MT_gp 12
#define RTC_TSDR_MU_gm ((uint32_t)0x00000F00)
#define RTC_TSDR_MU_gp 8
#define RTC_TSDR_MU0_gm ((uint32_t)0x00000100)
#define RTC_TSDR_MU0_gp 8
#define RTC_TSDR_MU1_gm ((uint32_t)0x00000200)
#define RTC_TSDR_MU1_gp 9
#define RTC_TSDR_MU2_gm ((uint32_t)0x00000400)
#define RTC_TSDR_MU2_gp 10
#define RTC_TSDR_MU3_gm ((uint32_t)0x00000800)
#define RTC_TSDR_MU3_gp 11
#define RTC_TSDR_DT_gm ((uint32_t)0x00000030)
#define RTC_TSDR_DT_gp 4
#define RTC_TSDR_DT0_gm ((uint32_t)0x00000010)
#define RTC_TSDR_DT0_gp 4
#define RTC_TSDR_DT1_gm ((uint32_t)0x00000020)
#define RTC_TSDR_DT1_gp 5
#define RTC_TSDR_DU_gm ((uint32_t)0x0000000F)
#define RTC_TSDR_DU_gp 0
#define RTC_TSDR_DU0_gm ((uint32_t)0x00000001)
#define RTC_TSDR_DU0_gp 0
#define RTC_TSDR_DU1_gm ((uint32_t)0x00000002)
#define RTC_TSDR_DU1_gp 1
#define RTC_TSDR_DU2_gm ((uint32_t)0x00000004)
#define RTC_TSDR_DU2_gp 2
#define RTC_TSDR_DU3_gm ((uint32_t)0x00000008)
#define RTC_TSDR_DU3_gp 3

/*** REGISTER: RTC_TSSSR ***/
#define RTC_TSSSR_SS_gm ((uint32_t)0x0000FFFF)
#define RTC_TSSSR_SS_gp 0

/*** REGISTER: RTC_CALR ***/
#define RTC_CALR_CALP_gm ((uint32_t)0x00008000)
#define RTC_CALR_CALP_gp 15
#define RTC_CALR_CALW8_gm ((uint32_t)0x00004000)
#define RTC_CALR_CALW8_gp 14
#define RTC_CALR_CALW16_gm ((uint32_t)0x00002000)
#define RTC_CALR_CALW16_gp 13
#define RTC_CALR_CALM_gm ((uint32_t)0x000001FF)
#define RTC_CALR_CALM_gp 0
#define RTC_CALR_CALM0_gm ((uint32_t)0x00000001)
#define RTC_CALR_CALM0_gp 0
#define RTC_CALR_CALM1_gm ((uint32_t)0x00000002)
#define RTC_CALR_CALM1_gp 1
#define RTC_CALR_CALM2_gm ((uint32_t)0x00000004)
#define RTC_CALR_CALM2_gp 2
#define RTC_CALR_CALM3_gm ((uint32_t)0x00000008)
#define RTC_CALR_CALM3_gp 3
#define RTC_CALR_CALM4_gm ((uint32_t)0x00000010)
#define RTC_CALR_CALM4_gp 4
#define RTC_CALR_CALM5_gm ((uint32_t)0x00000020)
#define RTC_CALR_CALM5_gp 5
#define RTC_CALR_CALM6_gm ((uint32_t)0x00000040)
#define RTC_CALR_CALM6_gp 6
#define RTC_CALR_CALM7_gm ((uint32_t)0x00000080)
#define RTC_CALR_CALM7_gp 7
#define RTC_CALR_CALM8_gm ((uint32_t)0x00000100)
#define RTC_CALR_CALM8_gp 8

/*** REGISTER: RTC_TAFCR ***/
#define RTC_TAFCR_ALARMOUTTYPE_gm ((uint32_t)0x00040000)
#define RTC_TAFCR_ALARMOUTTYPE_gp 18
#define RTC_TAFCR_TAMPPUDIS_gm ((uint32_t)0x00008000)
#define RTC_TAFCR_TAMPPUDIS_gp 15
#define RTC_TAFCR_TAMPPRCH_gm ((uint32_t)0x00006000)
#define RTC_TAFCR_TAMPPRCH_gp 13
#define RTC_TAFCR_TAMPPRCH0_gm ((uint32_t)0x00002000)
#define RTC_TAFCR_TAMPPRCH0_gp 13
#define RTC_TAFCR_TAMPPRCH1_gm ((uint32_t)0x00004000)
#define RTC_TAFCR_TAMPPRCH1_gp 14
#define RTC_TAFCR_TAMPFLT_gm ((uint32_t)0x00001800)
#define RTC_TAFCR_TAMPFLT_gp 11
#define RTC_TAFCR_TAMPFLT0_gm ((uint32_t)0x00000800)
#define RTC_TAFCR_TAMPFLT0_gp 11
#define RTC_TAFCR_TAMPFLT1_gm ((uint32_t)0x00001000)
#define RTC_TAFCR_TAMPFLT1_gp 12
#define RTC_TAFCR_TAMPFREQ_gm ((uint32_t)0x00000700)
#define RTC_TAFCR_TAMPFREQ_gp 8
#define RTC_TAFCR_TAMPFREQ0_gm ((uint32_t)0x00000100)
#define RTC_TAFCR_TAMPFREQ0_gp 8
#define RTC_TAFCR_TAMPFREQ1_gm ((uint32_t)0x00000200)
#define RTC_TAFCR_TAMPFREQ1_gp 9
#define RTC_TAFCR_TAMPFREQ2_gm ((uint32_t)0x00000400)
#define RTC_TAFCR_TAMPFREQ2_gp 10
#define RTC_TAFCR_TAMPTS_gm ((uint32_t)0x00000080)
#define RTC_TAFCR_TAMPTS_gp 7
#define RTC_TAFCR_TAMP3TRG_gm ((uint32_t)0x00000040)
#define RTC_TAFCR_TAMP3TRG_gp 6
#define RTC_TAFCR_TAMP3E_gm ((uint32_t)0x00000020)
#define RTC_TAFCR_TAMP3E_gp 5
#define RTC_TAFCR_TAMP2TRG_gm ((uint32_t)0x00000010)
#define RTC_TAFCR_TAMP2TRG_gp 4
#define RTC_TAFCR_TAMP2E_gm ((uint32_t)0x00000008)
#define RTC_TAFCR_TAMP2E_gp 3
#define RTC_TAFCR_TAMPIE_gm ((uint32_t)0x00000004)
#define RTC_TAFCR_TAMPIE_gp 2
#define RTC_TAFCR_TAMP1TRG_gm ((uint32_t)0x00000002)
#define RTC_TAFCR_TAMP1TRG_gp 1
#define RTC_TAFCR_TAMP1E_gm ((uint32_t)0x00000001)
#define RTC_TAFCR_TAMP1E_gp 0

/*** REGISTER: RTC_ALRMASSR ***/
#define RTC_ALRMASSR_MASKSS_gm ((uint32_t)0x0F000000)
#define RTC_ALRMASSR_MASKSS_gp 24
#define RTC_ALRMASSR_MASKSS0_gm ((uint32_t)0x01000000)
#define RTC_ALRMASSR_MASKSS0_gp 24
#define RTC_ALRMASSR_MASKSS1_gm ((uint32_t)0x02000000)
#define RTC_ALRMASSR_MASKSS1_gp 25
#define RTC_ALRMASSR_MASKSS2_gm ((uint32_t)0x04000000)
#define RTC_ALRMASSR_MASKSS2_gp 26
#define RTC_ALRMASSR_MASKSS3_gm ((uint32_t)0x08000000)
#define RTC_ALRMASSR_MASKSS3_gp 27
#define RTC_ALRMASSR_SS_gm ((uint32_t)0x00007FFF)
#define RTC_ALRMASSR_SS_gp 0

/*** REGISTER: RTC_ALRMBSSR ***/
#define RTC_ALRMBSSR_MASKSS_gm ((uint32_t)0x0F000000)
#define RTC_ALRMBSSR_MASKSS_gp 24
#define RTC_ALRMBSSR_MASKSS0_gm ((uint32_t)0x01000000)
#define RTC_ALRMBSSR_MASKSS0_gp 24
#define RTC_ALRMBSSR_MASKSS1_gm ((uint32_t)0x02000000)
#define RTC_ALRMBSSR_MASKSS1_gp 25
#define RTC_ALRMBSSR_MASKSS2_gm ((uint32_t)0x04000000)
#define RTC_ALRMBSSR_MASKSS2_gp 26
#define RTC_ALRMBSSR_MASKSS3_gm ((uint32_t)0x08000000)
#define RTC_ALRMBSSR_MASKSS3_gp 27
#define RTC_ALRMBSSR_SS_gm ((uint32_t)0x00007FFF)
#define RTC_ALRMBSSR_SS_gp 0


/********** PERIPHERAL: SPI **********/

/*** REGISTER: SPI_CR1 ***/
#define SPI_CR1_CPHA_gm ((uint16_t)0x0001)
#define SPI_CR1_CPHA_gp 0
#define SPI_CR1_CPOL_gm ((uint16_t)0x0002)
#define SPI_CR1_CPOL_gp 1
#define SPI_CR1_MSTR_gm ((uint16_t)0x0004)
#define SPI_CR1_MSTR_gp 2
#define SPI_CR1_BR_gm ((uint16_t)0x0038)
#define SPI_CR1_BR_gp 3
#define SPI_CR1_BR0_gm ((uint16_t)0x0008)
#define SPI_CR1_BR0_gp 3
#define SPI_CR1_BR1_gm ((uint16_t)0x0010)
#define SPI_CR1_BR1_gp 4
#define SPI_CR1_BR2_gm ((uint16_t)0x0020)
#define SPI_CR1_BR2_gp 5
#define SPI_CR1_SPE_gm ((uint16_t)0x0040)
#define SPI_CR1_SPE_gp 6
#define SPI_CR1_LSBFIRST_gm ((uint16_t)0x0080)
#define SPI_CR1_LSBFIRST_gp 7
#define SPI_CR1_SSI_gm ((uint16_t)0x0100)
#define SPI_CR1_SSI_gp 8
#define SPI_CR1_SSM_gm ((uint16_t)0x0200)
#define SPI_CR1_SSM_gp 9
#define SPI_CR1_RXONLY_gm ((uint16_t)0x0400)
#define SPI_CR1_RXONLY_gp 10
#define SPI_CR1_CRCL_gm ((uint16_t)0x0800)
#define SPI_CR1_CRCL_gp 11
#define SPI_CR1_CRCNEXT_gm ((uint16_t)0x1000)
#define SPI_CR1_CRCNEXT_gp 12
#define SPI_CR1_CRCEN_gm ((uint16_t)0x2000)
#define SPI_CR1_CRCEN_gp 13
#define SPI_CR1_BIDIOE_gm ((uint16_t)0x4000)
#define SPI_CR1_BIDIOE_gp 14
#define SPI_CR1_BIDIMODE_gm ((uint16_t)0x8000)
#define SPI_CR1_BIDIMODE_gp 15

/*** REGISTER: SPI_CR2 ***/
#define SPI_CR2_RXDMAEN_gm ((uint16_t)0x0001)
#define SPI_CR2_RXDMAEN_gp 0
#define SPI_CR2_TXDMAEN_gm ((uint16_t)0x0002)
#define SPI_CR2_TXDMAEN_gp 1
#define SPI_CR2_SSOE_gm ((uint16_t)0x0004)
#define SPI_CR2_SSOE_gp 2
#define SPI_CR2_NSSP_gm ((uint16_t)0x0008)
#define SPI_CR2_NSSP_gp 3
#define SPI_CR2_FRF_gm ((uint16_t)0x0010)
#define SPI_CR2_FRF_gp 4
#define SPI_CR2_ERRIE_gm ((uint16_t)0x0020)
#define SPI_CR2_ERRIE_gp 5
#define SPI_CR2_RXNEIE_gm ((uint16_t)0x0040)
#define SPI_CR2_RXNEIE_gp 6
#define SPI_CR2_TXEIE_gm ((uint16_t)0x0080)
#define SPI_CR2_TXEIE_gp 7
#define SPI_CR2_DS_gm ((uint16_t)0x0F00)
#define SPI_CR2_DS_gp 8
#define SPI_CR2_DS0_gm ((uint16_t)0x0100)
#define SPI_CR2_DS0_gp 8
#define SPI_CR2_DS1_gm ((uint16_t)0x0200)
#define SPI_CR2_DS1_gp 9
#define SPI_CR2_DS2_gm ((uint16_t)0x0400)
#define SPI_CR2_DS2_gp 10
#define SPI_CR2_DS3_gm ((uint16_t)0x0800)
#define SPI_CR2_DS3_gp 11
#define SPI_CR2_FRXTH_gm ((uint16_t)0x1000)
#define SPI_CR2_FRXTH_gp 12
#define SPI_CR2_LDMARX_gm ((uint16_t)0x2000)
#define SPI_CR2_LDMARX_gp 13
#define SPI_CR2_LDMATX_gm ((uint16_t)0x4000)
#define SPI_CR2_LDMATX_gp 14

/*** REGISTER: SPI_SR ***/
#define SPI_SR_RXNE_gm ((uint16_t)0x0001)
#define SPI_SR_RXNE_gp 0
#define SPI_SR_TXE_gm ((uint16_t)0x0002)
#define SPI_SR_TXE_gp 1
#define SPI_SR_CRCERR_gm ((uint16_t)0x0010)
#define SPI_SR_CRCERR_gp 4
#define SPI_SR_MODF_gm ((uint16_t)0x0020)
#define SPI_SR_MODF_gp 5
#define SPI_SR_OVR_gm ((uint16_t)0x0040)
#define SPI_SR_OVR_gp 6
#define SPI_SR_BSY_gm ((uint16_t)0x0080)
#define SPI_SR_BSY_gp 7
#define SPI_SR_FRE_gm ((uint16_t)0x0100)
#define SPI_SR_FRE_gp 8
#define SPI_SR_FRLVL_gm ((uint16_t)0x0600)
#define SPI_SR_FRLVL_gp 9
#define SPI_SR_FRLVL0_gm ((uint16_t)0x0200)
#define SPI_SR_FRLVL0_gp 9
#define SPI_SR_FRLVL1_gm ((uint16_t)0x0400)
#define SPI_SR_FRLVL1_gp 10
#define SPI_SR_FTLVL_gm ((uint16_t)0x1800)
#define SPI_SR_FTLVL_gp 11
#define SPI_SR_FTLVL0_gm ((uint16_t)0x0800)
#define SPI_SR_FTLVL0_gp 11
#define SPI_SR_FTLVL1_gm ((uint16_t)0x1000)
#define SPI_SR_FTLVL1_gp 12

/*** REGISTER: SPI_DR ***/
#define SPI_DR_DR_gm ((uint16_t)0xFFFF)
#define SPI_DR_DR_gp 0

/*** REGISTER: SPI_CRCPR ***/
#define SPI_CRCPR_CRCPOLY_gm ((uint16_t)0xFFFF)
#define SPI_CRCPR_CRCPOLY_gp 0

/*** REGISTER: SPI_RXCRCR ***/
#define SPI_RXCRCR_RXCRC_gm ((uint16_t)0xFFFF)
#define SPI_RXCRCR_RXCRC_gp 0

/*** REGISTER: SPI_TXCRCR ***/
#define SPI_TXCRCR_TXCRC_gm ((uint16_t)0xFFFF)
#define SPI_TXCRCR_TXCRC_gp 0

/*** REGISTER: SPI_I2SCFGR ***/
#define SPI_I2SCFGR_CHLEN_gm ((uint16_t)0x0001)
#define SPI_I2SCFGR_CHLEN_gp 0
#define SPI_I2SCFGR_DATLEN_gm ((uint16_t)0x0006)
#define SPI_I2SCFGR_DATLEN_gp 1
#define SPI_I2SCFGR_DATLEN0_gm ((uint16_t)0x0002)
#define SPI_I2SCFGR_DATLEN0_gp 1
#define SPI_I2SCFGR_DATLEN1_gm ((uint16_t)0x0004)
#define SPI_I2SCFGR_DATLEN1_gp 2
#define SPI_I2SCFGR_CKPOL_gm ((uint16_t)0x0008)
#define SPI_I2SCFGR_CKPOL_gp 3
#define SPI_I2SCFGR_I2SSTD_gm ((uint16_t)0x0030)
#define SPI_I2SCFGR_I2SSTD_gp 4
#define SPI_I2SCFGR_I2SSTD0_gm ((uint16_t)0x0010)
#define SPI_I2SCFGR_I2SSTD0_gp 4
#define SPI_I2SCFGR_I2SSTD1_gm ((uint16_t)0x0020)
#define SPI_I2SCFGR_I2SSTD1_gp 5
#define SPI_I2SCFGR_PCMSYNC_gm ((uint16_t)0x0080)
#define SPI_I2SCFGR_PCMSYNC_gp 7
#define SPI_I2SCFGR_I2SCFG_gm ((uint16_t)0x0300)
#define SPI_I2SCFGR_I2SCFG_gp 8
#define SPI_I2SCFGR_I2SCFG0_gm ((uint16_t)0x0100)
#define SPI_I2SCFGR_I2SCFG0_gp 8
#define SPI_I2SCFGR_I2SCFG1_gm ((uint16_t)0x0200)
#define SPI_I2SCFGR_I2SCFG1_gp 9
#define SPI_I2SCFGR_I2SE_gm ((uint16_t)0x0400)
#define SPI_I2SCFGR_I2SE_gp 10
#define SPI_I2SCFGR_I2SMOD_gm ((uint16_t)0x0800)
#define SPI_I2SCFGR_I2SMOD_gp 11

/*** REGISTER: SPI_I2SPR ***/
#define SPI_I2SPR_I2SDIV_gm ((uint16_t)0x00FF)
#define SPI_I2SPR_I2SDIV_gp 0
#define SPI_I2SPR_ODD_gm ((uint16_t)0x0100)
#define SPI_I2SPR_ODD_gp 8
#define SPI_I2SPR_MCKOE_gm ((uint16_t)0x0200)
#define SPI_I2SPR_MCKOE_gp 9


/********** PERIPHERAL: SYSCFG **********/

/*** REGISTER: SYSCFG_CFGR1 ***/
#define SYSCFG_CFGR1_MEM_MODE_gm ((uint32_t)0x00000003)
#define SYSCFG_CFGR1_MEM_MODE_gp 0
#define SYSCFG_CFGR1_MEM_MODE_0_gm ((uint32_t)0x00000001)
#define SYSCFG_CFGR1_MEM_MODE_0_gp 0
#define SYSCFG_CFGR1_MEM_MODE_1_gm ((uint32_t)0x00000002)
#define SYSCFG_CFGR1_MEM_MODE_1_gp 1
#define SYSCFG_CFGR1_USB_IT_RMP_gm ((uint32_t)0x00000020)
#define SYSCFG_CFGR1_USB_IT_RMP_gp 5
#define SYSCFG_CFGR1_TIM1_ITR3_RMP_gm ((uint32_t)0x00000040)
#define SYSCFG_CFGR1_TIM1_ITR3_RMP_gp 6
#define SYSCFG_CFGR1_DAC_TRIG_RMP_gm ((uint32_t)0x00000080)
#define SYSCFG_CFGR1_DAC_TRIG_RMP_gp 7
#define SYSCFG_CFGR1_ADC24_DMA_RMP_gm ((uint32_t)0x00000100)
#define SYSCFG_CFGR1_ADC24_DMA_RMP_gp 8
#define SYSCFG_CFGR1_TIM16_DMA_RMP_gm ((uint32_t)0x00000800)
#define SYSCFG_CFGR1_TIM16_DMA_RMP_gp 11
#define SYSCFG_CFGR1_TIM17_DMA_RMP_gm ((uint32_t)0x00001000)
#define SYSCFG_CFGR1_TIM17_DMA_RMP_gp 12
#define SYSCFG_CFGR1_TIM6DAC1_DMA_RMP_gm ((uint32_t)0x00002000)
#define SYSCFG_CFGR1_TIM6DAC1_DMA_RMP_gp 13
#define SYSCFG_CFGR1_TIM7DAC2_DMA_RMP_gm ((uint32_t)0x00004000)
#define SYSCFG_CFGR1_TIM7DAC2_DMA_RMP_gp 14
#define SYSCFG_CFGR1_I2C_PB6_FMP_gm ((uint32_t)0x00010000)
#define SYSCFG_CFGR1_I2C_PB6_FMP_gp 16
#define SYSCFG_CFGR1_I2C_PB7_FMP_gm ((uint32_t)0x00020000)
#define SYSCFG_CFGR1_I2C_PB7_FMP_gp 17
#define SYSCFG_CFGR1_I2C_PB8_FMP_gm ((uint32_t)0x00040000)
#define SYSCFG_CFGR1_I2C_PB8_FMP_gp 18
#define SYSCFG_CFGR1_I2C_PB9_FMP_gm ((uint32_t)0x00080000)
#define SYSCFG_CFGR1_I2C_PB9_FMP_gp 19
#define SYSCFG_CFGR1_I2C1_FMP_gm ((uint32_t)0x00100000)
#define SYSCFG_CFGR1_I2C1_FMP_gp 20
#define SYSCFG_CFGR1_I2C2_FMP_gm ((uint32_t)0x00200000)
#define SYSCFG_CFGR1_I2C2_FMP_gp 21
#define SYSCFG_CFGR1_ENCODER_MODE_gm ((uint32_t)0x00C00000)
#define SYSCFG_CFGR1_ENCODER_MODE_gp 22
#define SYSCFG_CFGR1_ENCODER_MODE_0_gm ((uint32_t)0x00400000)
#define SYSCFG_CFGR1_ENCODER_MODE_0_gp 22
#define SYSCFG_CFGR1_ENCODER_MODE_1_gm ((uint32_t)0x00800000)
#define SYSCFG_CFGR1_ENCODER_MODE_1_gp 23
#define SYSCFG_CFGR1_FPU_IE_gm ((uint32_t)0xFC000000)
#define SYSCFG_CFGR1_FPU_IE_gp 26
#define SYSCFG_CFGR1_FPU_IE_0_gm ((uint32_t)0x04000000)
#define SYSCFG_CFGR1_FPU_IE_0_gp 26
#define SYSCFG_CFGR1_FPU_IE_1_gm ((uint32_t)0x08000000)
#define SYSCFG_CFGR1_FPU_IE_1_gp 27
#define SYSCFG_CFGR1_FPU_IE_2_gm ((uint32_t)0x10000000)
#define SYSCFG_CFGR1_FPU_IE_2_gp 28
#define SYSCFG_CFGR1_FPU_IE_3_gm ((uint32_t)0x20000000)
#define SYSCFG_CFGR1_FPU_IE_3_gp 29
#define SYSCFG_CFGR1_FPU_IE_4_gm ((uint32_t)0x40000000)
#define SYSCFG_CFGR1_FPU_IE_4_gp 30
#define SYSCFG_CFGR1_FPU_IE_5_gm ((uint32_t)0x80000000)
#define SYSCFG_CFGR1_FPU_IE_5_gp 31

/*** REGISTER: SYSCFG_RCR ***/
#define SYSCFG_RCR_PAGE0_gm ((uint32_t)0x00000001)
#define SYSCFG_RCR_PAGE0_gp 0
#define SYSCFG_RCR_PAGE1_gm ((uint32_t)0x00000002)
#define SYSCFG_RCR_PAGE1_gp 1
#define SYSCFG_RCR_PAGE2_gm ((uint32_t)0x00000004)
#define SYSCFG_RCR_PAGE2_gp 2
#define SYSCFG_RCR_PAGE3_gm ((uint32_t)0x00000008)
#define SYSCFG_RCR_PAGE3_gp 3
#define SYSCFG_RCR_PAGE4_gm ((uint32_t)0x00000010)
#define SYSCFG_RCR_PAGE4_gp 4
#define SYSCFG_RCR_PAGE5_gm ((uint32_t)0x00000020)
#define SYSCFG_RCR_PAGE5_gp 5
#define SYSCFG_RCR_PAGE6_gm ((uint32_t)0x00000040)
#define SYSCFG_RCR_PAGE6_gp 6
#define SYSCFG_RCR_PAGE7_gm ((uint32_t)0x00000080)
#define SYSCFG_RCR_PAGE7_gp 7

/*** REGISTER: SYSCFG_EXTICR1 ***/
#define SYSCFG_EXTICR1_EXTI0_gm ((uint16_t)0x000F)
#define SYSCFG_EXTICR1_EXTI0_gp 0
#define SYSCFG_EXTICR1_EXTI1_gm ((uint16_t)0x00F0)
#define SYSCFG_EXTICR1_EXTI1_gp 4
#define SYSCFG_EXTICR1_EXTI2_gm ((uint16_t)0x0F00)
#define SYSCFG_EXTICR1_EXTI2_gp 8
#define SYSCFG_EXTICR1_EXTI3_gm ((uint16_t)0xF000)
#define SYSCFG_EXTICR1_EXTI3_gp 12
#define SYSCFG_EXTICR1_EXTI0_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR1_EXTI0_PB_gc ((uint16_t)0x0001)
#define SYSCFG_EXTICR1_EXTI0_PC_gc ((uint16_t)0x0002)
#define SYSCFG_EXTICR1_EXTI0_PD_gc ((uint16_t)0x0003)
#define SYSCFG_EXTICR1_EXTI0_PE_gc ((uint16_t)0x0004)
#define SYSCFG_EXTICR1_EXTI0_PF_gc ((uint16_t)0x0005)
#define SYSCFG_EXTICR1_EXTI1_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR1_EXTI1_PB_gc ((uint16_t)0x0010)
#define SYSCFG_EXTICR1_EXTI1_PC_gc ((uint16_t)0x0020)
#define SYSCFG_EXTICR1_EXTI1_PD_gc ((uint16_t)0x0030)
#define SYSCFG_EXTICR1_EXTI1_PE_gc ((uint16_t)0x0040)
#define SYSCFG_EXTICR1_EXTI1_PF_gc ((uint16_t)0x0050)
#define SYSCFG_EXTICR1_EXTI2_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR1_EXTI2_PB_gc ((uint16_t)0x0100)
#define SYSCFG_EXTICR1_EXTI2_PC_gc ((uint16_t)0x0200)
#define SYSCFG_EXTICR1_EXTI2_PD_gc ((uint16_t)0x0300)
#define SYSCFG_EXTICR1_EXTI2_PE_gc ((uint16_t)0x0400)
#define SYSCFG_EXTICR1_EXTI2_PF_gc ((uint16_t)0x0500)
#define SYSCFG_EXTICR1_EXTI3_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR1_EXTI3_PB_gc ((uint16_t)0x1000)
#define SYSCFG_EXTICR1_EXTI3_PC_gc ((uint16_t)0x2000)
#define SYSCFG_EXTICR1_EXTI3_PD_gc ((uint16_t)0x3000)
#define SYSCFG_EXTICR1_EXTI3_PE_gc ((uint16_t)0x4000)

/*** REGISTER: SYSCFG_EXTIRCR ***/
#define SYSCFG_EXTIRCR_EXTI4_gm ((uint16_t)0x000F)
#define SYSCFG_EXTIRCR_EXTI4_gp 0
#define SYSCFG_EXTIRCR_EXTI5_gm ((uint16_t)0x00F0)
#define SYSCFG_EXTIRCR_EXTI5_gp 4
#define SYSCFG_EXTIRCR_EXTI6_gm ((uint16_t)0x0F00)
#define SYSCFG_EXTIRCR_EXTI6_gp 8
#define SYSCFG_EXTIRCR_EXTI7_gm ((uint16_t)0xF000)
#define SYSCFG_EXTIRCR_EXTI7_gp 12
#define SYSCFG_EXTIRCR_EXTI4_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTIRCR_EXTI4_PB_gc ((uint16_t)0x0001)
#define SYSCFG_EXTIRCR_EXTI4_PC_gc ((uint16_t)0x0002)
#define SYSCFG_EXTIRCR_EXTI4_PD_gc ((uint16_t)0x0003)
#define SYSCFG_EXTIRCR_EXTI4_PE_gc ((uint16_t)0x0004)
#define SYSCFG_EXTIRCR_EXTI4_PF_gc ((uint16_t)0x0005)
#define SYSCFG_EXTIRCR_EXTI5_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTIRCR_EXTI5_PB_gc ((uint16_t)0x0010)
#define SYSCFG_EXTIRCR_EXTI5_PC_gc ((uint16_t)0x0020)
#define SYSCFG_EXTIRCR_EXTI5_PD_gc ((uint16_t)0x0030)
#define SYSCFG_EXTIRCR_EXTI5_PE_gc ((uint16_t)0x0040)
#define SYSCFG_EXTIRCR_EXTI5_PF_gc ((uint16_t)0x0050)
#define SYSCFG_EXTIRCR_EXTI6_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTIRCR_EXTI6_PB_gc ((uint16_t)0x0100)
#define SYSCFG_EXTIRCR_EXTI6_PC_gc ((uint16_t)0x0200)
#define SYSCFG_EXTIRCR_EXTI6_PD_gc ((uint16_t)0x0300)
#define SYSCFG_EXTIRCR_EXTI6_PE_gc ((uint16_t)0x0400)
#define SYSCFG_EXTIRCR_EXTI6_PF_gc ((uint16_t)0x0500)
#define SYSCFG_EXTIRCR_EXTI7_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTIRCR_EXTI7_PB_gc ((uint16_t)0x1000)
#define SYSCFG_EXTIRCR_EXTI7_PC_gc ((uint16_t)0x2000)
#define SYSCFG_EXTIRCR_EXTI7_PD_gc ((uint16_t)0x3000)
#define SYSCFG_EXTIRCR_EXTI7_PE_gc ((uint16_t)0x4000)

/*** REGISTER: SYSCFG_EXTICR3 ***/
#define SYSCFG_EXTICR3_EXTI8_gm ((uint16_t)0x000F)
#define SYSCFG_EXTICR3_EXTI8_gp 0
#define SYSCFG_EXTICR3_EXTI9_gm ((uint16_t)0x00F0)
#define SYSCFG_EXTICR3_EXTI9_gp 4
#define SYSCFG_EXTICR3_EXTI10_gm ((uint16_t)0x0F00)
#define SYSCFG_EXTICR3_EXTI10_gp 8
#define SYSCFG_EXTICR3_EXTI11_gm ((uint16_t)0xF000)
#define SYSCFG_EXTICR3_EXTI11_gp 12
#define SYSCFG_EXTICR3_EXTI8_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR3_EXTI8_PB_gc ((uint16_t)0x0001)
#define SYSCFG_EXTICR3_EXTI8_PC_gc ((uint16_t)0x0002)
#define SYSCFG_EXTICR3_EXTI8_PD_gc ((uint16_t)0x0003)
#define SYSCFG_EXTICR3_EXTI8_PE_gc ((uint16_t)0x0004)
#define SYSCFG_EXTICR3_EXTI9_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR3_EXTI9_PB_gc ((uint16_t)0x0010)
#define SYSCFG_EXTICR3_EXTI9_PC_gc ((uint16_t)0x0020)
#define SYSCFG_EXTICR3_EXTI9_PD_gc ((uint16_t)0x0030)
#define SYSCFG_EXTICR3_EXTI9_PE_gc ((uint16_t)0x0040)
#define SYSCFG_EXTICR3_EXTI9_PF_gc ((uint16_t)0x0050)
#define SYSCFG_EXTICR3_EXTI10_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR3_EXTI10_PB_gc ((uint16_t)0x0100)
#define SYSCFG_EXTICR3_EXTI10_PC_gc ((uint16_t)0x0200)
#define SYSCFG_EXTICR3_EXTI10_PD_gc ((uint16_t)0x0300)
#define SYSCFG_EXTICR3_EXTI10_PE_gc ((uint16_t)0x0400)
#define SYSCFG_EXTICR3_EXTI10_PF_gc ((uint16_t)0x0500)
#define SYSCFG_EXTICR3_EXTI11_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR3_EXTI11_PB_gc ((uint16_t)0x1000)
#define SYSCFG_EXTICR3_EXTI11_PC_gc ((uint16_t)0x2000)
#define SYSCFG_EXTICR3_EXTI11_PD_gc ((uint16_t)0x3000)
#define SYSCFG_EXTICR3_EXTI11_PE_gc ((uint16_t)0x4000)

/*** REGISTER: SYSCFG_EXTICR4 ***/
#define SYSCFG_EXTICR4_EXTI12_gm ((uint16_t)0x000F)
#define SYSCFG_EXTICR4_EXTI12_gp 0
#define SYSCFG_EXTICR4_EXTI13_gm ((uint16_t)0x00F0)
#define SYSCFG_EXTICR4_EXTI13_gp 4
#define SYSCFG_EXTICR4_EXTI14_gm ((uint16_t)0x0F00)
#define SYSCFG_EXTICR4_EXTI14_gp 8
#define SYSCFG_EXTICR4_EXTI15_gm ((uint16_t)0xF000)
#define SYSCFG_EXTICR4_EXTI15_gp 12
#define SYSCFG_EXTICR4_EXTI12_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR4_EXTI12_PB_gc ((uint16_t)0x0001)
#define SYSCFG_EXTICR4_EXTI12_PC_gc ((uint16_t)0x0002)
#define SYSCFG_EXTICR4_EXTI12_PD_gc ((uint16_t)0x0003)
#define SYSCFG_EXTICR4_EXTI12_PE_gc ((uint16_t)0x0004)
#define SYSCFG_EXTICR4_EXTI13_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR4_EXTI13_PB_gc ((uint16_t)0x0010)
#define SYSCFG_EXTICR4_EXTI13_PC_gc ((uint16_t)0x0020)
#define SYSCFG_EXTICR4_EXTI13_PD_gc ((uint16_t)0x0030)
#define SYSCFG_EXTICR4_EXTI13_PE_gc ((uint16_t)0x0040)
#define SYSCFG_EXTICR4_EXTI14_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR4_EXTI14_PB_gc ((uint16_t)0x0100)
#define SYSCFG_EXTICR4_EXTI14_PC_gc ((uint16_t)0x0200)
#define SYSCFG_EXTICR4_EXTI14_PD_gc ((uint16_t)0x0300)
#define SYSCFG_EXTICR4_EXTI14_PE_gc ((uint16_t)0x0400)
#define SYSCFG_EXTICR4_EXTI15_PA_gc ((uint16_t)0x0000)
#define SYSCFG_EXTICR4_EXTI15_PB_gc ((uint16_t)0x1000)
#define SYSCFG_EXTICR4_EXTI15_PC_gc ((uint16_t)0x2000)
#define SYSCFG_EXTICR4_EXTI15_PD_gc ((uint16_t)0x3000)
#define SYSCFG_EXTICR4_EXTI15_PE_gc ((uint16_t)0x4000)

/*** REGISTER: SYSCFG_CFGR2 ***/
#define SYSCFG_CFGR2_LOCKUP_LOCK_gm ((uint32_t)0x00000001)
#define SYSCFG_CFGR2_LOCKUP_LOCK_gp 0
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_gm ((uint32_t)0x00000002)
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_gp 1
#define SYSCFG_CFGR2_PVD_LOCK_gm ((uint32_t)0x00000004)
#define SYSCFG_CFGR2_PVD_LOCK_gp 2
#define SYSCFG_CFGR2_BYP_ADDR_PAR_gm ((uint32_t)0x00000010)
#define SYSCFG_CFGR2_BYP_ADDR_PAR_gp 4
#define SYSCFG_CFGR2_SRAM_PE_gm ((uint32_t)0x00000100)
#define SYSCFG_CFGR2_SRAM_PE_gp 8


/********** PERIPHERAL: TIM **********/

/*** REGISTER: TIM_CR1 ***/
#define TIM_CR1_CEN_gm ((uint16_t)0x0001)
#define TIM_CR1_CEN_gp 0
#define TIM_CR1_UDIS_gm ((uint16_t)0x0002)
#define TIM_CR1_UDIS_gp 1
#define TIM_CR1_URS_gm ((uint16_t)0x0004)
#define TIM_CR1_URS_gp 2
#define TIM_CR1_OPM_gm ((uint16_t)0x0008)
#define TIM_CR1_OPM_gp 3
#define TIM_CR1_DIR_gm ((uint16_t)0x0010)
#define TIM_CR1_DIR_gp 4
#define TIM_CR1_CMS_gm ((uint16_t)0x0060)
#define TIM_CR1_CMS_gp 5
#define TIM_CR1_CMS0_gm ((uint16_t)0x0020)
#define TIM_CR1_CMS0_gp 5
#define TIM_CR1_CMS1_gm ((uint16_t)0x0040)
#define TIM_CR1_CMS1_gp 6
#define TIM_CR1_ARPE_gm ((uint16_t)0x0080)
#define TIM_CR1_ARPE_gp 7
#define TIM_CR1_CKD_gm ((uint16_t)0x0300)
#define TIM_CR1_CKD_gp 8
#define TIM_CR1_CKD0_gm ((uint16_t)0x0100)
#define TIM_CR1_CKD0_gp 8
#define TIM_CR1_CKD1_gm ((uint16_t)0x0200)
#define TIM_CR1_CKD1_gp 9
#define TIM_CR1_UIFREMAP_gm ((uint16_t)0x0800)
#define TIM_CR1_UIFREMAP_gp 11

/*** REGISTER: TIM_CR2 ***/
#define TIM_CR2_CCPC_gm ((uint32_t)0x00000001)
#define TIM_CR2_CCPC_gp 0
#define TIM_CR2_CCUS_gm ((uint32_t)0x00000004)
#define TIM_CR2_CCUS_gp 2
#define TIM_CR2_CCDS_gm ((uint32_t)0x00000008)
#define TIM_CR2_CCDS_gp 3
#define TIM_CR2_MMS_gm ((uint32_t)0x00000070)
#define TIM_CR2_MMS_gp 4
#define TIM_CR2_TI1S_gm ((uint32_t)0x00000080)
#define TIM_CR2_TI1S_gp 7
#define TIM_CR2_OIS1_gm ((uint32_t)0x00000100)
#define TIM_CR2_OIS1_gp 8
#define TIM_CR2_OIS1N_gm ((uint32_t)0x00000200)
#define TIM_CR2_OIS1N_gp 9
#define TIM_CR2_OIS2_gm ((uint32_t)0x00000400)
#define TIM_CR2_OIS2_gp 10
#define TIM_CR2_OIS2N_gm ((uint32_t)0x00000800)
#define TIM_CR2_OIS2N_gp 11
#define TIM_CR2_OIS3_gm ((uint32_t)0x00001000)
#define TIM_CR2_OIS3_gp 12
#define TIM_CR2_OIS3N_gm ((uint32_t)0x00002000)
#define TIM_CR2_OIS3N_gp 13
#define TIM_CR2_OIS4_gm ((uint32_t)0x00004000)
#define TIM_CR2_OIS4_gp 14
#define TIM_CR2_OIS5_gm ((uint32_t)0x00010000)
#define TIM_CR2_OIS5_gp 16
#define TIM_CR2_OIS6_gm ((uint32_t)0x00020000)
#define TIM_CR2_OIS6_gp 17
#define TIM_CR2_MMS2_gm ((uint32_t)0x00F00000)
#define TIM_CR2_MMS2_gp 20

/*** REGISTER: TIM_SMCR ***/
#define TIM_SMCR_SMS_gm ((uint32_t)0x00010007)
#define TIM_SMCR_SMS_gp 0
#define TIM_SMCR_SMS0_gm ((uint32_t)0x00000001)
#define TIM_SMCR_SMS0_gp 0
#define TIM_SMCR_SMS1_gm ((uint32_t)0x00000002)
#define TIM_SMCR_SMS1_gp 1
#define TIM_SMCR_SMS2_gm ((uint32_t)0x00000004)
#define TIM_SMCR_SMS2_gp 2
#define TIM_SMCR_SMS3_gm ((uint32_t)0x00010000)
#define TIM_SMCR_SMS3_gp 16
#define TIM_SMCR_OCCS_gm ((uint32_t)0x00000008)
#define TIM_SMCR_OCCS_gp 3
#define TIM_SMCR_TS_gm ((uint32_t)0x00000070)
#define TIM_SMCR_TS_gp 4
#define TIM_SMCR_TS0_gm ((uint32_t)0x00000010)
#define TIM_SMCR_TS0_gp 4
#define TIM_SMCR_TS1_gm ((uint32_t)0x00000020)
#define TIM_SMCR_TS1_gp 5
#define TIM_SMCR_TS2_gm ((uint32_t)0x00000040)
#define TIM_SMCR_TS2_gp 6
#define TIM_SMCR_MSM_gm ((uint32_t)0x00000080)
#define TIM_SMCR_MSM_gp 7
#define TIM_SMCR_ETF_gm ((uint32_t)0x00000F00)
#define TIM_SMCR_ETF_gp 8
#define TIM_SMCR_ETF0_gm ((uint32_t)0x00000100)
#define TIM_SMCR_ETF0_gp 8
#define TIM_SMCR_ETF1_gm ((uint32_t)0x00000200)
#define TIM_SMCR_ETF1_gp 9
#define TIM_SMCR_ETF2_gm ((uint32_t)0x00000400)
#define TIM_SMCR_ETF2_gp 10
#define TIM_SMCR_ETF3_gm ((uint32_t)0x00000800)
#define TIM_SMCR_ETF3_gp 11
#define TIM_SMCR_ETPS_gm ((uint32_t)0x00003000)
#define TIM_SMCR_ETPS_gp 12
#define TIM_SMCR_ETPS0_gm ((uint32_t)0x00001000)
#define TIM_SMCR_ETPS0_gp 12
#define TIM_SMCR_ETPS1_gm ((uint32_t)0x00002000)
#define TIM_SMCR_ETPS1_gp 13
#define TIM_SMCR_ECE_gm ((uint32_t)0x00004000)
#define TIM_SMCR_ECE_gp 14
#define TIM_SMCR_ETP_gm ((uint32_t)0x00008000)
#define TIM_SMCR_ETP_gp 15

/*** REGISTER: TIM_DIER ***/
#define TIM_DIER_UIE_gm ((uint16_t)0x0001)
#define TIM_DIER_UIE_gp 0
#define TIM_DIER_CC1IE_gm ((uint16_t)0x0002)
#define TIM_DIER_CC1IE_gp 1
#define TIM_DIER_CC2IE_gm ((uint16_t)0x0004)
#define TIM_DIER_CC2IE_gp 2
#define TIM_DIER_CC3IE_gm ((uint16_t)0x0008)
#define TIM_DIER_CC3IE_gp 3
#define TIM_DIER_CC4IE_gm ((uint16_t)0x0010)
#define TIM_DIER_CC4IE_gp 4
#define TIM_DIER_COMIE_gm ((uint16_t)0x0020)
#define TIM_DIER_COMIE_gp 5
#define TIM_DIER_TIE_gm ((uint16_t)0x0040)
#define TIM_DIER_TIE_gp 6
#define TIM_DIER_BIE_gm ((uint16_t)0x0080)
#define TIM_DIER_BIE_gp 7
#define TIM_DIER_UDE_gm ((uint16_t)0x0100)
#define TIM_DIER_UDE_gp 8
#define TIM_DIER_CC1DE_gm ((uint16_t)0x0200)
#define TIM_DIER_CC1DE_gp 9
#define TIM_DIER_CC2DE_gm ((uint16_t)0x0400)
#define TIM_DIER_CC2DE_gp 10
#define TIM_DIER_CC3DE_gm ((uint16_t)0x0800)
#define TIM_DIER_CC3DE_gp 11
#define TIM_DIER_CC4DE_gm ((uint16_t)0x1000)
#define TIM_DIER_CC4DE_gp 12
#define TIM_DIER_COMDE_gm ((uint16_t)0x2000)
#define TIM_DIER_COMDE_gp 13
#define TIM_DIER_TDE_gm ((uint16_t)0x4000)
#define TIM_DIER_TDE_gp 14

/*** REGISTER: TIM_SR ***/
#define TIM_SR_UIF_gm ((uint32_t)0x00000001)
#define TIM_SR_UIF_gp 0
#define TIM_SR_CC1IF_gm ((uint32_t)0x00000002)
#define TIM_SR_CC1IF_gp 1
#define TIM_SR_CC2IF_gm ((uint32_t)0x00000004)
#define TIM_SR_CC2IF_gp 2
#define TIM_SR_CC3IF_gm ((uint32_t)0x00000008)
#define TIM_SR_CC3IF_gp 3
#define TIM_SR_CC4IF_gm ((uint32_t)0x00000010)
#define TIM_SR_CC4IF_gp 4
#define TIM_SR_COMIF_gm ((uint32_t)0x00000020)
#define TIM_SR_COMIF_gp 5
#define TIM_SR_TIF_gm ((uint32_t)0x00000040)
#define TIM_SR_TIF_gp 6
#define TIM_SR_BIF_gm ((uint32_t)0x00000080)
#define TIM_SR_BIF_gp 7
#define TIM_SR_B2IF_gm ((uint32_t)0x00000100)
#define TIM_SR_B2IF_gp 8
#define TIM_SR_CC1OF_gm ((uint32_t)0x00000200)
#define TIM_SR_CC1OF_gp 9
#define TIM_SR_CC2OF_gm ((uint32_t)0x00000400)
#define TIM_SR_CC2OF_gp 10
#define TIM_SR_CC3OF_gm ((uint32_t)0x00000800)
#define TIM_SR_CC3OF_gp 11
#define TIM_SR_CC4OF_gm ((uint32_t)0x00001000)
#define TIM_SR_CC4OF_gp 12
#define TIM_SR_CC5IF_gm ((uint32_t)0x00010000)
#define TIM_SR_CC5IF_gp 16
#define TIM_SR_CC6IF_gm ((uint32_t)0x00020000)
#define TIM_SR_CC6IF_gp 17

/*** REGISTER: TIM_EGR ***/
#define TIM_EGR_UG_gm ((uint16_t)0x0001)
#define TIM_EGR_UG_gp 0
#define TIM_EGR_CC1G_gm ((uint16_t)0x0002)
#define TIM_EGR_CC1G_gp 1
#define TIM_EGR_CC2G_gm ((uint16_t)0x0004)
#define TIM_EGR_CC2G_gp 2
#define TIM_EGR_CC3G_gm ((uint16_t)0x0008)
#define TIM_EGR_CC3G_gp 3
#define TIM_EGR_CC4G_gm ((uint16_t)0x0010)
#define TIM_EGR_CC4G_gp 4
#define TIM_EGR_COMG_gm ((uint16_t)0x0020)
#define TIM_EGR_COMG_gp 5
#define TIM_EGR_TG_gm ((uint16_t)0x0040)
#define TIM_EGR_TG_gp 6
#define TIM_EGR_BG_gm ((uint16_t)0x0080)
#define TIM_EGR_BG_gp 7
#define TIM_EGR_B2G_gm ((uint16_t)0x0100)
#define TIM_EGR_B2G_gp 8

/*** REGISTER: TIM_CCMR1 ***/
#define TIM_CCMR1_CC1S_gm ((uint32_t)0x00000003)
#define TIM_CCMR1_CC1S_gp 0
#define TIM_CCMR1_CC1S0_gm ((uint32_t)0x00000001)
#define TIM_CCMR1_CC1S0_gp 0
#define TIM_CCMR1_CC1S1_gm ((uint32_t)0x00000002)
#define TIM_CCMR1_CC1S1_gp 1
#define TIM_CCMR1_OC1FE_gm ((uint32_t)0x00000004)
#define TIM_CCMR1_OC1FE_gp 2
#define TIM_CCMR1_OC1PE_gm ((uint32_t)0x00000008)
#define TIM_CCMR1_OC1PE_gp 3
#define TIM_CCMR1_OC1M_gm ((uint32_t)0x00010070)
#define TIM_CCMR1_OC1M_gp 4
#define TIM_CCMR1_OC1M0_gm ((uint32_t)0x00000010)
#define TIM_CCMR1_OC1M0_gp 4
#define TIM_CCMR1_OC1M1_gm ((uint32_t)0x00000020)
#define TIM_CCMR1_OC1M1_gp 5
#define TIM_CCMR1_OC1M2_gm ((uint32_t)0x00000040)
#define TIM_CCMR1_OC1M2_gp 6
#define TIM_CCMR1_OC1M3_gm ((uint32_t)0x00010000)
#define TIM_CCMR1_OC1M3_gp 16
#define TIM_CCMR1_OC1CE_gm ((uint32_t)0x00000080)
#define TIM_CCMR1_OC1CE_gp 7
#define TIM_CCMR1_CC2S_gm ((uint32_t)0x00000300)
#define TIM_CCMR1_CC2S_gp 8
#define TIM_CCMR1_CC2S0_gm ((uint32_t)0x00000100)
#define TIM_CCMR1_CC2S0_gp 8
#define TIM_CCMR1_CC2S1_gm ((uint32_t)0x00000200)
#define TIM_CCMR1_CC2S1_gp 9
#define TIM_CCMR1_OC2FE_gm ((uint32_t)0x00000400)
#define TIM_CCMR1_OC2FE_gp 10
#define TIM_CCMR1_OC2PE_gm ((uint32_t)0x00000800)
#define TIM_CCMR1_OC2PE_gp 11
#define TIM_CCMR1_OC2M_gm ((uint32_t)0x01007000)
#define TIM_CCMR1_OC2M_gp 12
#define TIM_CCMR1_OC2M0_gm ((uint32_t)0x00001000)
#define TIM_CCMR1_OC2M0_gp 12
#define TIM_CCMR1_OC2M1_gm ((uint32_t)0x00002000)
#define TIM_CCMR1_OC2M1_gp 13
#define TIM_CCMR1_OC2M2_gm ((uint32_t)0x00004000)
#define TIM_CCMR1_OC2M2_gp 14
#define TIM_CCMR1_OC2M3_gm ((uint32_t)0x01000000)
#define TIM_CCMR1_OC2M3_gp 24
#define TIM_CCMR1_OC2CE_gm ((uint32_t)0x00008000)
#define TIM_CCMR1_OC2CE_gp 15
#define TIM_CCMR1_IC1PSC_gm ((uint32_t)0x0000000C)
#define TIM_CCMR1_IC1PSC_gp 2
#define TIM_CCMR1_IC1PSC0_gm ((uint32_t)0x00000004)
#define TIM_CCMR1_IC1PSC0_gp 2
#define TIM_CCMR1_IC1PSC1_gm ((uint32_t)0x00000008)
#define TIM_CCMR1_IC1PSC1_gp 3
#define TIM_CCMR1_IC1F_gm ((uint32_t)0x000000F0)
#define TIM_CCMR1_IC1F_gp 4
#define TIM_CCMR1_IC1F0_gm ((uint32_t)0x00000010)
#define TIM_CCMR1_IC1F0_gp 4
#define TIM_CCMR1_IC1F1_gm ((uint32_t)0x00000020)
#define TIM_CCMR1_IC1F1_gp 5
#define TIM_CCMR1_IC1F2_gm ((uint32_t)0x00000040)
#define TIM_CCMR1_IC1F2_gp 6
#define TIM_CCMR1_IC1F3_gm ((uint32_t)0x00000080)
#define TIM_CCMR1_IC1F3_gp 7
#define TIM_CCMR1_IC2PSC_gm ((uint32_t)0x00000C00)
#define TIM_CCMR1_IC2PSC_gp 10
#define TIM_CCMR1_IC2PSC0_gm ((uint32_t)0x00000400)
#define TIM_CCMR1_IC2PSC0_gp 10
#define TIM_CCMR1_IC2PSC1_gm ((uint32_t)0x00000800)
#define TIM_CCMR1_IC2PSC1_gp 11
#define TIM_CCMR1_IC2F_gm ((uint32_t)0x0000F000)
#define TIM_CCMR1_IC2F_gp 12
#define TIM_CCMR1_IC2F0_gm ((uint32_t)0x00001000)
#define TIM_CCMR1_IC2F0_gp 12
#define TIM_CCMR1_IC2F1_gm ((uint32_t)0x00002000)
#define TIM_CCMR1_IC2F1_gp 13
#define TIM_CCMR1_IC2F2_gm ((uint32_t)0x00004000)
#define TIM_CCMR1_IC2F2_gp 14
#define TIM_CCMR1_IC2F3_gm ((uint32_t)0x00008000)
#define TIM_CCMR1_IC2F3_gp 15

/*** REGISTER: TIM_CCMR2 ***/
#define TIM_CCMR2_CC3S_gm ((uint32_t)0x00000003)
#define TIM_CCMR2_CC3S_gp 0
#define TIM_CCMR2_CC3S0_gm ((uint32_t)0x00000001)
#define TIM_CCMR2_CC3S0_gp 0
#define TIM_CCMR2_CC3S1_gm ((uint32_t)0x00000002)
#define TIM_CCMR2_CC3S1_gp 1
#define TIM_CCMR2_OC3FE_gm ((uint32_t)0x00000004)
#define TIM_CCMR2_OC3FE_gp 2
#define TIM_CCMR2_OC3PE_gm ((uint32_t)0x00000008)
#define TIM_CCMR2_OC3PE_gp 3
#define TIM_CCMR2_OC3M_gm ((uint32_t)0x00000070)
#define TIM_CCMR2_OC3M_gp 4
#define TIM_CCMR2_OC3M0_gm ((uint32_t)0x00000010)
#define TIM_CCMR2_OC3M0_gp 4
#define TIM_CCMR2_OC3M1_gm ((uint32_t)0x00000020)
#define TIM_CCMR2_OC3M1_gp 5
#define TIM_CCMR2_OC3M2_gm ((uint32_t)0x00000040)
#define TIM_CCMR2_OC3M2_gp 6
#define TIM_CCMR2_OC3M3_gm ((uint32_t)0x00010000)
#define TIM_CCMR2_OC3M3_gp 16
#define TIM_CCMR2_OC3CE_gm ((uint32_t)0x00000080)
#define TIM_CCMR2_OC3CE_gp 7
#define TIM_CCMR2_CC4S_gm ((uint32_t)0x00000300)
#define TIM_CCMR2_CC4S_gp 8
#define TIM_CCMR2_CC4S0_gm ((uint32_t)0x00000100)
#define TIM_CCMR2_CC4S0_gp 8
#define TIM_CCMR2_CC4S1_gm ((uint32_t)0x00000200)
#define TIM_CCMR2_CC4S1_gp 9
#define TIM_CCMR2_OC4FE_gm ((uint32_t)0x00000400)
#define TIM_CCMR2_OC4FE_gp 10
#define TIM_CCMR2_OC4PE_gm ((uint32_t)0x00000800)
#define TIM_CCMR2_OC4PE_gp 11
#define TIM_CCMR2_OC4M_gm ((uint32_t)0x00007000)
#define TIM_CCMR2_OC4M_gp 12
#define TIM_CCMR2_OC4M0_gm ((uint32_t)0x00001000)
#define TIM_CCMR2_OC4M0_gp 12
#define TIM_CCMR2_OC4M1_gm ((uint32_t)0x00002000)
#define TIM_CCMR2_OC4M1_gp 13
#define TIM_CCMR2_OC4M2_gm ((uint32_t)0x00004000)
#define TIM_CCMR2_OC4M2_gp 14
#define TIM_CCMR2_OC4M3_gm ((uint32_t)0x00100000)
#define TIM_CCMR2_OC4M3_gp 20
#define TIM_CCMR2_OC4CE_gm ((uint32_t)0x00008000)
#define TIM_CCMR2_OC4CE_gp 15
#define TIM_CCMR2_IC3PSC_gm ((uint16_t)0x0000000C)
#define TIM_CCMR2_IC3PSC_gp 2
#define TIM_CCMR2_IC3PSC0_gm ((uint16_t)0x00000004)
#define TIM_CCMR2_IC3PSC0_gp 2
#define TIM_CCMR2_IC3PSC1_gm ((uint16_t)0x00000008)
#define TIM_CCMR2_IC3PSC1_gp 3
#define TIM_CCMR2_IC3F_gm ((uint16_t)0x000000F0)
#define TIM_CCMR2_IC3F_gp 4
#define TIM_CCMR2_IC3F0_gm ((uint16_t)0x00000010)
#define TIM_CCMR2_IC3F0_gp 4
#define TIM_CCMR2_IC3F1_gm ((uint16_t)0x00000020)
#define TIM_CCMR2_IC3F1_gp 5
#define TIM_CCMR2_IC3F2_gm ((uint16_t)0x00000040)
#define TIM_CCMR2_IC3F2_gp 6
#define TIM_CCMR2_IC3F3_gm ((uint16_t)0x00000080)
#define TIM_CCMR2_IC3F3_gp 7
#define TIM_CCMR2_IC4PSC_gm ((uint16_t)0x00000C00)
#define TIM_CCMR2_IC4PSC_gp 10
#define TIM_CCMR2_IC4PSC0_gm ((uint16_t)0x00000400)
#define TIM_CCMR2_IC4PSC0_gp 10
#define TIM_CCMR2_IC4PSC1_gm ((uint16_t)0x00000800)
#define TIM_CCMR2_IC4PSC1_gp 11
#define TIM_CCMR2_IC4F_gm ((uint16_t)0x0000F000)
#define TIM_CCMR2_IC4F_gp 12
#define TIM_CCMR2_IC4F0_gm ((uint16_t)0x00001000)
#define TIM_CCMR2_IC4F0_gp 12
#define TIM_CCMR2_IC4F1_gm ((uint16_t)0x00002000)
#define TIM_CCMR2_IC4F1_gp 13
#define TIM_CCMR2_IC4F2_gm ((uint16_t)0x00004000)
#define TIM_CCMR2_IC4F2_gp 14
#define TIM_CCMR2_IC4F3_gm ((uint16_t)0x00008000)
#define TIM_CCMR2_IC4F3_gp 15

/*** REGISTER: TIM_CCER ***/
#define TIM_CCER_CC1E_gm ((uint32_t)0x00000001)
#define TIM_CCER_CC1E_gp 0
#define TIM_CCER_CC1P_gm ((uint32_t)0x00000002)
#define TIM_CCER_CC1P_gp 1
#define TIM_CCER_CC1NE_gm ((uint32_t)0x00000004)
#define TIM_CCER_CC1NE_gp 2
#define TIM_CCER_CC1NP_gm ((uint32_t)0x00000008)
#define TIM_CCER_CC1NP_gp 3
#define TIM_CCER_CC2E_gm ((uint32_t)0x00000010)
#define TIM_CCER_CC2E_gp 4
#define TIM_CCER_CC2P_gm ((uint32_t)0x00000020)
#define TIM_CCER_CC2P_gp 5
#define TIM_CCER_CC2NE_gm ((uint32_t)0x00000040)
#define TIM_CCER_CC2NE_gp 6
#define TIM_CCER_CC2NP_gm ((uint32_t)0x00000080)
#define TIM_CCER_CC2NP_gp 7
#define TIM_CCER_CC3E_gm ((uint32_t)0x00000100)
#define TIM_CCER_CC3E_gp 8
#define TIM_CCER_CC3P_gm ((uint32_t)0x00000200)
#define TIM_CCER_CC3P_gp 9
#define TIM_CCER_CC3NE_gm ((uint32_t)0x00000400)
#define TIM_CCER_CC3NE_gp 10
#define TIM_CCER_CC3NP_gm ((uint32_t)0x00000800)
#define TIM_CCER_CC3NP_gp 11
#define TIM_CCER_CC4E_gm ((uint32_t)0x00001000)
#define TIM_CCER_CC4E_gp 12
#define TIM_CCER_CC4P_gm ((uint32_t)0x00002000)
#define TIM_CCER_CC4P_gp 13
#define TIM_CCER_CC4NP_gm ((uint32_t)0x00008000)
#define TIM_CCER_CC4NP_gp 15
#define TIM_CCER_CC5E_gm ((uint32_t)0x00010000)
#define TIM_CCER_CC5E_gp 16
#define TIM_CCER_CC5P_gm ((uint32_t)0x00020000)
#define TIM_CCER_CC5P_gp 17
#define TIM_CCER_CC6E_gm ((uint32_t)0x00100000)
#define TIM_CCER_CC6E_gp 20
#define TIM_CCER_CC6P_gm ((uint32_t)0x00200000)
#define TIM_CCER_CC6P_gp 21

/*** REGISTER: TIM_CNT ***/
#define TIM_CNT_CNT_gm ((uint32_t)0xFFFFFFFF)
#define TIM_CNT_CNT_gp 0
#define TIM_CNT_UIFCPY_gm ((uint32_t)0x80000000)
#define TIM_CNT_UIFCPY_gp 31

/*** REGISTER: TIM_PSC ***/
#define TIM_PSC_PSC_gm ((uint16_t)0xFFFF)
#define TIM_PSC_PSC_gp 0

/*** REGISTER: TIM_ARR ***/
#define TIM_ARR_ARR_gm ((uint32_t)0xFFFFFFFF)
#define TIM_ARR_ARR_gp 0

/*** REGISTER: TIM_RCR ***/
#define TIM_RCR_REP_gm ((uint8_t)0xFF)
#define TIM_RCR_REP_gp 0

/*** REGISTER: TIM_CCR1 ***/
#define TIM_CCR1_CCR1_gm ((uint16_t)0xFFFF)
#define TIM_CCR1_CCR1_gp 0

/*** REGISTER: TIM_CCR2 ***/
#define TIM_CCR2_CCR2_gm ((uint16_t)0xFFFF)
#define TIM_CCR2_CCR2_gp 0

/*** REGISTER: TIM_CCR3 ***/
#define TIM_CCR3_CCR3_gm ((uint16_t)0xFFFF)
#define TIM_CCR3_CCR3_gp 0

/*** REGISTER: TIM_CCR4 ***/
#define TIM_CCR4_CCR4_gm ((uint16_t)0xFFFF)
#define TIM_CCR4_CCR4_gp 0

/*** REGISTER: TIM_CCR5 ***/
#define TIM_CCR5_CCR5_gm ((uint32_t)0xFFFFFFFF)
#define TIM_CCR5_CCR5_gp 0
#define TIM_CCR5_GC5C1_gm ((uint32_t)0x20000000)
#define TIM_CCR5_GC5C1_gp 29
#define TIM_CCR5_GC5C2_gm ((uint32_t)0x40000000)
#define TIM_CCR5_GC5C2_gp 30
#define TIM_CCR5_GC5C3_gm ((uint32_t)0x80000000)
#define TIM_CCR5_GC5C3_gp 31

/*** REGISTER: TIM_CCR6 ***/
#define TIM_CCR6_CCR6_gm ((uint16_t)0xFFFF)
#define TIM_CCR6_CCR6_gp 0

/*** REGISTER: TIM_BDTR ***/
#define TIM_BDTR_DTG_gm ((uint32_t)0x000000FF)
#define TIM_BDTR_DTG_gp 0
#define TIM_BDTR_DTG0_gm ((uint32_t)0x00000001)
#define TIM_BDTR_DTG0_gp 0
#define TIM_BDTR_DTG1_gm ((uint32_t)0x00000002)
#define TIM_BDTR_DTG1_gp 1
#define TIM_BDTR_DTG2_gm ((uint32_t)0x00000004)
#define TIM_BDTR_DTG2_gp 2
#define TIM_BDTR_DTG3_gm ((uint32_t)0x00000008)
#define TIM_BDTR_DTG3_gp 3
#define TIM_BDTR_DTG4_gm ((uint32_t)0x00000010)
#define TIM_BDTR_DTG4_gp 4
#define TIM_BDTR_DTG5_gm ((uint32_t)0x00000020)
#define TIM_BDTR_DTG5_gp 5
#define TIM_BDTR_DTG6_gm ((uint32_t)0x00000040)
#define TIM_BDTR_DTG6_gp 6
#define TIM_BDTR_DTG7_gm ((uint32_t)0x00000080)
#define TIM_BDTR_DTG7_gp 7
#define TIM_BDTR_LOCK_gm ((uint32_t)0x00000300)
#define TIM_BDTR_LOCK_gp 8
#define TIM_BDTR_LOCK0_gm ((uint32_t)0x00000100)
#define TIM_BDTR_LOCK0_gp 8
#define TIM_BDTR_LOCK1_gm ((uint32_t)0x00000200)
#define TIM_BDTR_LOCK1_gp 9
#define TIM_BDTR_OSSI_gm ((uint32_t)0x00000400)
#define TIM_BDTR_OSSI_gp 10
#define TIM_BDTR_OSSR_gm ((uint32_t)0x00000800)
#define TIM_BDTR_OSSR_gp 11
#define TIM_BDTR_BKE_gm ((uint32_t)0x00001000)
#define TIM_BDTR_BKE_gp 12
#define TIM_BDTR_BKP_gm ((uint32_t)0x00002000)
#define TIM_BDTR_BKP_gp 13
#define TIM_BDTR_AOE_gm ((uint32_t)0x00004000)
#define TIM_BDTR_AOE_gp 14
#define TIM_BDTR_MOE_gm ((uint32_t)0x00008000)
#define TIM_BDTR_MOE_gp 15
#define TIM_BDTR_BKF_gm ((uint32_t)0x000F0000)
#define TIM_BDTR_BKF_gp 16
#define TIM_BDTR_BK2F_gm ((uint32_t)0x00F00000)
#define TIM_BDTR_BK2F_gp 20
#define TIM_BDTR_BK2E_gm ((uint32_t)0x01000000)
#define TIM_BDTR_BK2E_gp 24
#define TIM_BDTR_BK2P_gm ((uint32_t)0x02000000)
#define TIM_BDTR_BK2P_gp 25

/*** REGISTER: TIM_DCR ***/
#define TIM_DCR_DBA_gm ((uint16_t)0x001F)
#define TIM_DCR_DBA_gp 0
#define TIM_DCR_DBA0_gm ((uint16_t)0x0001)
#define TIM_DCR_DBA0_gp 0
#define TIM_DCR_DBA1_gm ((uint16_t)0x0002)
#define TIM_DCR_DBA1_gp 1
#define TIM_DCR_DBA2_gm ((uint16_t)0x0004)
#define TIM_DCR_DBA2_gp 2
#define TIM_DCR_DBA3_gm ((uint16_t)0x0008)
#define TIM_DCR_DBA3_gp 3
#define TIM_DCR_DBA4_gm ((uint16_t)0x0010)
#define TIM_DCR_DBA4_gp 4
#define TIM_DCR_DBL_gm ((uint16_t)0x1F00)
#define TIM_DCR_DBL_gp 8
#define TIM_DCR_DBL0_gm ((uint16_t)0x0100)
#define TIM_DCR_DBL0_gp 8
#define TIM_DCR_DBL1_gm ((uint16_t)0x0200)
#define TIM_DCR_DBL1_gp 9
#define TIM_DCR_DBL2_gm ((uint16_t)0x0400)
#define TIM_DCR_DBL2_gp 10
#define TIM_DCR_DBL3_gm ((uint16_t)0x0800)
#define TIM_DCR_DBL3_gp 11
#define TIM_DCR_DBL4_gm ((uint16_t)0x1000)
#define TIM_DCR_DBL4_gp 12

/*** REGISTER: TIM_DMAR ***/
#define TIM_DMAR_DMAB_gm ((uint16_t)0xFFFF)
#define TIM_DMAR_DMAB_gp 0


/********** PERIPHERAL: TIM16 **********/

/*** REGISTER: TIM16_OR ***/
#define TIM16_OR_TI1_RMP_gm ((uint16_t)0x00C0)
#define TIM16_OR_TI1_RMP_gp 6
#define TIM16_OR_TI1_RMP_0_gm ((uint16_t)0x0040)
#define TIM16_OR_TI1_RMP_0_gp 6
#define TIM16_OR_TI1_RMP_1_gm ((uint16_t)0x0080)
#define TIM16_OR_TI1_RMP_1_gp 7


/********** PERIPHERAL: TIM1 **********/
#define TIM1_OR_ETR_RMP_gm ((uint16_t)0x000F)
#define TIM1_OR_ETR_RMP_gp 0
#define TIM1_OR_ETR_RMP_0_gm ((uint16_t)0x0001)
#define TIM1_OR_ETR_RMP_0_gp 0
#define TIM1_OR_ETR_RMP_1_gm ((uint16_t)0x0002)
#define TIM1_OR_ETR_RMP_1_gp 1
#define TIM1_OR_ETR_RMP_2_gm ((uint16_t)0x0004)
#define TIM1_OR_ETR_RMP_2_gp 2
#define TIM1_OR_ETR_RMP_3_gm ((uint16_t)0x0008)
#define TIM1_OR_ETR_RMP_3_gp 3


/********** PERIPHERAL: TIM8 **********/
#define TIM8_OR_ETR_RMP_gm ((uint16_t)0x000F)
#define TIM8_OR_ETR_RMP_gp 0
#define TIM8_OR_ETR_RMP_0_gm ((uint16_t)0x0001)
#define TIM8_OR_ETR_RMP_0_gp 0
#define TIM8_OR_ETR_RMP_1_gm ((uint16_t)0x0002)
#define TIM8_OR_ETR_RMP_1_gp 1
#define TIM8_OR_ETR_RMP_2_gm ((uint16_t)0x0004)
#define TIM8_OR_ETR_RMP_2_gp 2
#define TIM8_OR_ETR_RMP_3_gm ((uint16_t)0x0008)
#define TIM8_OR_ETR_RMP_3_gp 3


/********** PERIPHERAL: TIM **********/

/*** REGISTER: TIM_CCMR3 ***/
#define TIM_CCMR3_OC5FE_gm ((uint32_t)0x00000004)
#define TIM_CCMR3_OC5FE_gp 2
#define TIM_CCMR3_OC5PE_gm ((uint32_t)0x00000008)
#define TIM_CCMR3_OC5PE_gp 3
#define TIM_CCMR3_OC5M_gm ((uint32_t)0x00000070)
#define TIM_CCMR3_OC5M_gp 4
#define TIM_CCMR3_OC5M0_gm ((uint32_t)0x00000010)
#define TIM_CCMR3_OC5M0_gp 4
#define TIM_CCMR3_OC5M1_gm ((uint32_t)0x00000020)
#define TIM_CCMR3_OC5M1_gp 5
#define TIM_CCMR3_OC5M2_gm ((uint32_t)0x00000040)
#define TIM_CCMR3_OC5M2_gp 6
#define TIM_CCMR3_OC5M3_gm ((uint32_t)0x00010000)
#define TIM_CCMR3_OC5M3_gp 16
#define TIM_CCMR3_OC5CE_gm ((uint32_t)0x00000080)
#define TIM_CCMR3_OC5CE_gp 7
#define TIM_CCMR3_OC6FE_gm ((uint32_t)0x00000400)
#define TIM_CCMR3_OC6FE_gp 10
#define TIM_CCMR3_OC6PE_gm ((uint32_t)0x00000800)
#define TIM_CCMR3_OC6PE_gp 11
#define TIM_CCMR3_OC6M_gm ((uint32_t)0x00007000)
#define TIM_CCMR3_OC6M_gp 12
#define TIM_CCMR3_OC6M0_gm ((uint32_t)0x00001000)
#define TIM_CCMR3_OC6M0_gp 12
#define TIM_CCMR3_OC6M1_gm ((uint32_t)0x00002000)
#define TIM_CCMR3_OC6M1_gp 13
#define TIM_CCMR3_OC6M2_gm ((uint32_t)0x00004000)
#define TIM_CCMR3_OC6M2_gp 14
#define TIM_CCMR3_OC6M3_gm ((uint32_t)0x00100000)
#define TIM_CCMR3_OC6M3_gp 20
#define TIM_CCMR3_OC6CE_gm ((uint32_t)0x00008000)
#define TIM_CCMR3_OC6CE_gp 15


/********** PERIPHERAL: USART **********/

/*** REGISTER: USART_CR1 ***/
#define USART_CR1_UE_gm ((uint32_t)0x00000001)
#define USART_CR1_UE_gp 0
#define USART_CR1_UESM_gm ((uint32_t)0x00000002)
#define USART_CR1_UESM_gp 1
#define USART_CR1_RE_gm ((uint32_t)0x00000004)
#define USART_CR1_RE_gp 2
#define USART_CR1_TE_gm ((uint32_t)0x00000008)
#define USART_CR1_TE_gp 3
#define USART_CR1_IDLEIE_gm ((uint32_t)0x00000010)
#define USART_CR1_IDLEIE_gp 4
#define USART_CR1_RXNEIE_gm ((uint32_t)0x00000020)
#define USART_CR1_RXNEIE_gp 5
#define USART_CR1_TCIE_gm ((uint32_t)0x00000040)
#define USART_CR1_TCIE_gp 6
#define USART_CR1_TXEIE_gm ((uint32_t)0x00000080)
#define USART_CR1_TXEIE_gp 7
#define USART_CR1_PEIE_gm ((uint32_t)0x00000100)
#define USART_CR1_PEIE_gp 8
#define USART_CR1_PS_gm ((uint32_t)0x00000200)
#define USART_CR1_PS_gp 9
#define USART_CR1_PCE_gm ((uint32_t)0x00000400)
#define USART_CR1_PCE_gp 10
#define USART_CR1_WAKE_gm ((uint32_t)0x00000800)
#define USART_CR1_WAKE_gp 11
#define USART_CR1_M_gm ((uint32_t)0x00001000)
#define USART_CR1_M_gp 12
#define USART_CR1_MME_gm ((uint32_t)0x00002000)
#define USART_CR1_MME_gp 13
#define USART_CR1_CMIE_gm ((uint32_t)0x00004000)
#define USART_CR1_CMIE_gp 14
#define USART_CR1_OVER8_gm ((uint32_t)0x00008000)
#define USART_CR1_OVER8_gp 15
#define USART_CR1_DEDT_gm ((uint32_t)0x001F0000)
#define USART_CR1_DEDT_gp 16
#define USART_CR1_DEDT0_gm ((uint32_t)0x00010000)
#define USART_CR1_DEDT0_gp 16
#define USART_CR1_DEDT1_gm ((uint32_t)0x00020000)
#define USART_CR1_DEDT1_gp 17
#define USART_CR1_DEDT2_gm ((uint32_t)0x00040000)
#define USART_CR1_DEDT2_gp 18
#define USART_CR1_DEDT3_gm ((uint32_t)0x00080000)
#define USART_CR1_DEDT3_gp 19
#define USART_CR1_DEDT4_gm ((uint32_t)0x00100000)
#define USART_CR1_DEDT4_gp 20
#define USART_CR1_DEAT_gm ((uint32_t)0x03E00000)
#define USART_CR1_DEAT_gp 21
#define USART_CR1_DEAT0_gm ((uint32_t)0x00200000)
#define USART_CR1_DEAT0_gp 21
#define USART_CR1_DEAT1_gm ((uint32_t)0x00400000)
#define USART_CR1_DEAT1_gp 22
#define USART_CR1_DEAT2_gm ((uint32_t)0x00800000)
#define USART_CR1_DEAT2_gp 23
#define USART_CR1_DEAT3_gm ((uint32_t)0x01000000)
#define USART_CR1_DEAT3_gp 24
#define USART_CR1_DEAT4_gm ((uint32_t)0x02000000)
#define USART_CR1_DEAT4_gp 25
#define USART_CR1_RTOIE_gm ((uint32_t)0x04000000)
#define USART_CR1_RTOIE_gp 26
#define USART_CR1_EOBIE_gm ((uint32_t)0x08000000)
#define USART_CR1_EOBIE_gp 27

/*** REGISTER: USART_CR2 ***/
#define USART_CR2_ADDM7_gm ((uint32_t)0x00000010)
#define USART_CR2_ADDM7_gp 4
#define USART_CR2_LBDL_gm ((uint32_t)0x00000020)
#define USART_CR2_LBDL_gp 5
#define USART_CR2_LBDIE_gm ((uint32_t)0x00000040)
#define USART_CR2_LBDIE_gp 6
#define USART_CR2_LBCL_gm ((uint32_t)0x00000100)
#define USART_CR2_LBCL_gp 8
#define USART_CR2_CPHA_gm ((uint32_t)0x00000200)
#define USART_CR2_CPHA_gp 9
#define USART_CR2_CPOL_gm ((uint32_t)0x00000400)
#define USART_CR2_CPOL_gp 10
#define USART_CR2_CLKEN_gm ((uint32_t)0x00000800)
#define USART_CR2_CLKEN_gp 11
#define USART_CR2_STOP_gm ((uint32_t)0x00003000)
#define USART_CR2_STOP_gp 12
#define USART_CR2_STOP0_gm ((uint32_t)0x00001000)
#define USART_CR2_STOP0_gp 12
#define USART_CR2_STOP1_gm ((uint32_t)0x00002000)
#define USART_CR2_STOP1_gp 13
#define USART_CR2_LINEN_gm ((uint32_t)0x00004000)
#define USART_CR2_LINEN_gp 14
#define USART_CR2_SWAP_gm ((uint32_t)0x00008000)
#define USART_CR2_SWAP_gp 15
#define USART_CR2_RXINV_gm ((uint32_t)0x00010000)
#define USART_CR2_RXINV_gp 16
#define USART_CR2_TXINV_gm ((uint32_t)0x00020000)
#define USART_CR2_TXINV_gp 17
#define USART_CR2_DATAINV_gm ((uint32_t)0x00040000)
#define USART_CR2_DATAINV_gp 18
#define USART_CR2_MSBFIRST_gm ((uint32_t)0x00080000)
#define USART_CR2_MSBFIRST_gp 19
#define USART_CR2_ABREN_gm ((uint32_t)0x00100000)
#define USART_CR2_ABREN_gp 20
#define USART_CR2_ABRMODE_gm ((uint32_t)0x00600000)
#define USART_CR2_ABRMODE_gp 21
#define USART_CR2_ABRMODE0_gm ((uint32_t)0x00200000)
#define USART_CR2_ABRMODE0_gp 21
#define USART_CR2_ABRMODE1_gm ((uint32_t)0x00400000)
#define USART_CR2_ABRMODE1_gp 22
#define USART_CR2_RTOEN_gm ((uint32_t)0x00800000)
#define USART_CR2_RTOEN_gp 23
#define USART_CR2_ADD_gm ((uint32_t)0xFF000000)
#define USART_CR2_ADD_gp 24

/*** REGISTER: USART_CR3 ***/
#define USART_CR3_EIE_gm ((uint32_t)0x00000001)
#define USART_CR3_EIE_gp 0
#define USART_CR3_IREN_gm ((uint32_t)0x00000002)
#define USART_CR3_IREN_gp 1
#define USART_CR3_IRLP_gm ((uint32_t)0x00000004)
#define USART_CR3_IRLP_gp 2
#define USART_CR3_HDSEL_gm ((uint32_t)0x00000008)
#define USART_CR3_HDSEL_gp 3
#define USART_CR3_NACK_gm ((uint32_t)0x00000010)
#define USART_CR3_NACK_gp 4
#define USART_CR3_SCEN_gm ((uint32_t)0x00000020)
#define USART_CR3_SCEN_gp 5
#define USART_CR3_DMAR_gm ((uint32_t)0x00000040)
#define USART_CR3_DMAR_gp 6
#define USART_CR3_DMAT_gm ((uint32_t)0x00000080)
#define USART_CR3_DMAT_gp 7
#define USART_CR3_RTSE_gm ((uint32_t)0x00000100)
#define USART_CR3_RTSE_gp 8
#define USART_CR3_CTSE_gm ((uint32_t)0x00000200)
#define USART_CR3_CTSE_gp 9
#define USART_CR3_CTSIE_gm ((uint32_t)0x00000400)
#define USART_CR3_CTSIE_gp 10
#define USART_CR3_ONEBIT_gm ((uint32_t)0x00000800)
#define USART_CR3_ONEBIT_gp 11
#define USART_CR3_OVRDIS_gm ((uint32_t)0x00001000)
#define USART_CR3_OVRDIS_gp 12
#define USART_CR3_DDRE_gm ((uint32_t)0x00002000)
#define USART_CR3_DDRE_gp 13
#define USART_CR3_DEM_gm ((uint32_t)0x00004000)
#define USART_CR3_DEM_gp 14
#define USART_CR3_DEP_gm ((uint32_t)0x00008000)
#define USART_CR3_DEP_gp 15
#define USART_CR3_SCARCNT_gm ((uint32_t)0x000E0000)
#define USART_CR3_SCARCNT_gp 17
#define USART_CR3_SCARCNT0_gm ((uint32_t)0x00020000)
#define USART_CR3_SCARCNT0_gp 17
#define USART_CR3_SCARCNT1_gm ((uint32_t)0x00040000)
#define USART_CR3_SCARCNT1_gp 18
#define USART_CR3_SCARCNT2_gm ((uint32_t)0x00080000)
#define USART_CR3_SCARCNT2_gp 19
#define USART_CR3_WUS_gm ((uint32_t)0x00300000)
#define USART_CR3_WUS_gp 20
#define USART_CR3_WUS0_gm ((uint32_t)0x00100000)
#define USART_CR3_WUS0_gp 20
#define USART_CR3_WUS1_gm ((uint32_t)0x00200000)
#define USART_CR3_WUS1_gp 21
#define USART_CR3_WUFIE_gm ((uint32_t)0x00400000)
#define USART_CR3_WUFIE_gp 22

/*** REGISTER: USART_BRR ***/
#define USART_BRR_DIV_FRACTION_gm ((uint16_t)0x000F)
#define USART_BRR_DIV_FRACTION_gp 0
#define USART_BRR_DIV_MANTISSA_gm ((uint16_t)0xFFF0)
#define USART_BRR_DIV_MANTISSA_gp 4

/*** REGISTER: USART_GTPR ***/
#define USART_GTPR_PSC_gm ((uint16_t)0x00FF)
#define USART_GTPR_PSC_gp 0
#define USART_GTPR_GT_gm ((uint16_t)0xFF00)
#define USART_GTPR_GT_gp 8

/*** REGISTER: USART_RTOR ***/
#define USART_RTOR_RTO_gm ((uint32_t)0x00FFFFFF)
#define USART_RTOR_RTO_gp 0
#define USART_RTOR_BLEN_gm ((uint32_t)0xFF000000)
#define USART_RTOR_BLEN_gp 24

/*** REGISTER: USART_RQR ***/
#define USART_RQR_ABRRQ_gm ((uint16_t)0x0001)
#define USART_RQR_ABRRQ_gp 0
#define USART_RQR_SBKRQ_gm ((uint16_t)0x0002)
#define USART_RQR_SBKRQ_gp 1
#define USART_RQR_MMRQ_gm ((uint16_t)0x0004)
#define USART_RQR_MMRQ_gp 2
#define USART_RQR_RXFRQ_gm ((uint16_t)0x0008)
#define USART_RQR_RXFRQ_gp 3
#define USART_RQR_TXFRQ_gm ((uint16_t)0x0010)
#define USART_RQR_TXFRQ_gp 4

/*** REGISTER: USART_ISR ***/
#define USART_ISR_PE_gm ((uint32_t)0x00000001)
#define USART_ISR_PE_gp 0
#define USART_ISR_FE_gm ((uint32_t)0x00000002)
#define USART_ISR_FE_gp 1
#define USART_ISR_NE_gm ((uint32_t)0x00000004)
#define USART_ISR_NE_gp 2
#define USART_ISR_ORE_gm ((uint32_t)0x00000008)
#define USART_ISR_ORE_gp 3
#define USART_ISR_IDLE_gm ((uint32_t)0x00000010)
#define USART_ISR_IDLE_gp 4
#define USART_ISR_RXNE_gm ((uint32_t)0x00000020)
#define USART_ISR_RXNE_gp 5
#define USART_ISR_TC_gm ((uint32_t)0x00000040)
#define USART_ISR_TC_gp 6
#define USART_ISR_TXE_gm ((uint32_t)0x00000080)
#define USART_ISR_TXE_gp 7
#define USART_ISR_LBD_gm ((uint32_t)0x00000100)
#define USART_ISR_LBD_gp 8
#define USART_ISR_CTSIF_gm ((uint32_t)0x00000200)
#define USART_ISR_CTSIF_gp 9
#define USART_ISR_CTS_gm ((uint32_t)0x00000400)
#define USART_ISR_CTS_gp 10
#define USART_ISR_RTOF_gm ((uint32_t)0x00000800)
#define USART_ISR_RTOF_gp 11
#define USART_ISR_EOBF_gm ((uint32_t)0x00001000)
#define USART_ISR_EOBF_gp 12
#define USART_ISR_ABRE_gm ((uint32_t)0x00004000)
#define USART_ISR_ABRE_gp 14
#define USART_ISR_ABRF_gm ((uint32_t)0x00008000)
#define USART_ISR_ABRF_gp 15
#define USART_ISR_BUSY_gm ((uint32_t)0x00010000)
#define USART_ISR_BUSY_gp 16
#define USART_ISR_CMF_gm ((uint32_t)0x00020000)
#define USART_ISR_CMF_gp 17
#define USART_ISR_SBKF_gm ((uint32_t)0x00040000)
#define USART_ISR_SBKF_gp 18
#define USART_ISR_RWU_gm ((uint32_t)0x00080000)
#define USART_ISR_RWU_gp 19
#define USART_ISR_WUF_gm ((uint32_t)0x00100000)
#define USART_ISR_WUF_gp 20
#define USART_ISR_TEACK_gm ((uint32_t)0x00200000)
#define USART_ISR_TEACK_gp 21
#define USART_ISR_REACK_gm ((uint32_t)0x00400000)
#define USART_ISR_REACK_gp 22

/*** REGISTER: USART_ICR ***/
#define USART_ICR_PECF_gm ((uint32_t)0x00000001)
#define USART_ICR_PECF_gp 0
#define USART_ICR_FECF_gm ((uint32_t)0x00000002)
#define USART_ICR_FECF_gp 1
#define USART_ICR_NCF_gm ((uint32_t)0x00000004)
#define USART_ICR_NCF_gp 2
#define USART_ICR_ORECF_gm ((uint32_t)0x00000008)
#define USART_ICR_ORECF_gp 3
#define USART_ICR_IDLECF_gm ((uint32_t)0x00000010)
#define USART_ICR_IDLECF_gp 4
#define USART_ICR_TCCF_gm ((uint32_t)0x00000040)
#define USART_ICR_TCCF_gp 6
#define USART_ICR_LBDCF_gm ((uint32_t)0x00000100)
#define USART_ICR_LBDCF_gp 8
#define USART_ICR_CTSCF_gm ((uint32_t)0x00000200)
#define USART_ICR_CTSCF_gp 9
#define USART_ICR_RTOCF_gm ((uint32_t)0x00000800)
#define USART_ICR_RTOCF_gp 11
#define USART_ICR_EOBCF_gm ((uint32_t)0x00001000)
#define USART_ICR_EOBCF_gp 12
#define USART_ICR_CMCF_gm ((uint32_t)0x00020000)
#define USART_ICR_CMCF_gp 17
#define USART_ICR_WUCF_gm ((uint32_t)0x00100000)
#define USART_ICR_WUCF_gp 20

/*** REGISTER: USART_RDR ***/
#define USART_RDR_RDR_gm ((uint16_t)0x01FF)
#define USART_RDR_RDR_gp 0

/*** REGISTER: USART_TDR ***/
#define USART_TDR_TDR_gm ((uint16_t)0x01FF)
#define USART_TDR_TDR_gp 0


/********** PERIPHERAL: WWDG **********/

/*** REGISTER: WWDG_CR ***/
#define WWDG_CR_T_gm ((uint8_t)0x7F)
#define WWDG_CR_T_gp 0
#define WWDG_CR_T0_gm ((uint8_t)0x01)
#define WWDG_CR_T0_gp 0
#define WWDG_CR_T1_gm ((uint8_t)0x02)
#define WWDG_CR_T1_gp 1
#define WWDG_CR_T2_gm ((uint8_t)0x04)
#define WWDG_CR_T2_gp 2
#define WWDG_CR_T3_gm ((uint8_t)0x08)
#define WWDG_CR_T3_gp 3
#define WWDG_CR_T4_gm ((uint8_t)0x10)
#define WWDG_CR_T4_gp 4
#define WWDG_CR_T5_gm ((uint8_t)0x20)
#define WWDG_CR_T5_gp 5
#define WWDG_CR_T6_gm ((uint8_t)0x40)
#define WWDG_CR_T6_gp 6
#define WWDG_CR_WDGA_gm ((uint8_t)0x80)
#define WWDG_CR_WDGA_gp 7

/*** REGISTER: WWDG_CFR ***/
#define WWDG_CFR_W_gm ((uint16_t)0x007F)
#define WWDG_CFR_W_gp 0
#define WWDG_CFR_W0_gm ((uint16_t)0x0001)
#define WWDG_CFR_W0_gp 0
#define WWDG_CFR_W1_gm ((uint16_t)0x0002)
#define WWDG_CFR_W1_gp 1
#define WWDG_CFR_W2_gm ((uint16_t)0x0004)
#define WWDG_CFR_W2_gp 2
#define WWDG_CFR_W3_gm ((uint16_t)0x0008)
#define WWDG_CFR_W3_gp 3
#define WWDG_CFR_W4_gm ((uint16_t)0x0010)
#define WWDG_CFR_W4_gp 4
#define WWDG_CFR_W5_gm ((uint16_t)0x0020)
#define WWDG_CFR_W5_gp 5
#define WWDG_CFR_W6_gm ((uint16_t)0x0040)
#define WWDG_CFR_W6_gp 6
#define WWDG_CFR_WDGTB_gm ((uint16_t)0x0180)
#define WWDG_CFR_WDGTB_gp 7
#define WWDG_CFR_WDGTB0_gm ((uint16_t)0x0080)
#define WWDG_CFR_WDGTB0_gp 7
#define WWDG_CFR_WDGTB1_gm ((uint16_t)0x0100)
#define WWDG_CFR_WDGTB1_gp 8
#define WWDG_CFR_EWI_gm ((uint16_t)0x0200)
#define WWDG_CFR_EWI_gp 9

/*** REGISTER: WWDG_SR ***/
#define WWDG_SR_EWIF_gm ((uint8_t)0x01)
#define WWDG_SR_EWIF_gp 0
