`timescale 1ps / 1ps

// Generated by Cadence Encounter(R) RTL Compiler RC14.11 - v14.10-s012_1

module RAM_LessThan_8Sx8S_1U_1(in2, in1, out1);
  input [7:0] in2, in1;
  output out1;
  wire [7:0] in2, in1;
  wire out1;
  wire gt_33_58_n_0, gt_33_58_n_1, gt_33_58_n_2, gt_33_58_n_3,
       gt_33_58_n_4, gt_33_58_n_5, gt_33_58_n_6, gt_33_58_n_7;
  wire gt_33_58_n_8, gt_33_58_n_9, gt_33_58_n_10, gt_33_58_n_11,
       gt_33_58_n_12, gt_33_58_n_13, gt_33_58_n_14, gt_33_58_n_15;
  wire gt_33_58_n_16, gt_33_58_n_17, gt_33_58_n_19, gt_33_58_n_20,
       gt_33_58_n_21, gt_33_58_n_22, gt_33_58_n_24, gt_33_58_n_25;
  wire gt_33_58_n_26, gt_33_58_n_28, gt_33_58_n_29, gt_33_58_n_30,
       gt_33_58_n_32, gt_33_58_n_34, gt_33_58_n_35, n_55;
  NOR2X1 gt_33_58_g232(.A (n_55), .B (gt_33_58_n_35), .Y (out1));
  NOR2X1 gt_33_58_g233(.A (gt_33_58_n_4), .B (gt_33_58_n_34), .Y
       (gt_33_58_n_35));
  AOI21X1 gt_33_58_g234(.A0 (gt_33_58_n_24), .A1 (gt_33_58_n_32), .B0
       (gt_33_58_n_30), .Y (gt_33_58_n_34));
  OAI21X1 gt_33_58_g236(.A0 (gt_33_58_n_20), .A1 (gt_33_58_n_28), .B0
       (gt_33_58_n_26), .Y (gt_33_58_n_32));
  OAI21X1 gt_33_58_g238(.A0 (gt_33_58_n_21), .A1 (gt_33_58_n_25), .B0
       (gt_33_58_n_29), .Y (gt_33_58_n_30));
  AOI21X1 gt_33_58_g239(.A0 (gt_33_58_n_12), .A1 (gt_33_58_n_14), .B0
       (gt_33_58_n_15), .Y (gt_33_58_n_29));
  NOR2X1 gt_33_58_g240(.A (gt_33_58_n_16), .B (gt_33_58_n_19), .Y
       (gt_33_58_n_28));
  AOI21X1 gt_33_58_g242(.A0 (gt_33_58_n_9), .A1 (gt_33_58_n_3), .B0
       (gt_33_58_n_13), .Y (gt_33_58_n_26));
  AOI21X1 gt_33_58_g243(.A0 (gt_33_58_n_1), .A1 (gt_33_58_n_17), .B0
       (gt_33_58_n_10), .Y (gt_33_58_n_25));
  NOR2X1 gt_33_58_g244(.A (gt_33_58_n_21), .B (gt_33_58_n_22), .Y
       (gt_33_58_n_24));
  OAI2BB1X1 gt_33_58_g247(.A0N (in1[4]), .A1N (gt_33_58_n_6), .B0
       (gt_33_58_n_1), .Y (gt_33_58_n_22));
  NAND2X1 gt_33_58_g248(.A (gt_33_58_n_12), .B (gt_33_58_n_0), .Y
       (gt_33_58_n_21));
  NAND2X1 gt_33_58_g249(.A (gt_33_58_n_3), .B (gt_33_58_n_11), .Y
       (gt_33_58_n_20));
  AOI21X1 gt_33_58_g250(.A0 (in1[1]), .A1 (gt_33_58_n_7), .B0
       (gt_33_58_n_2), .Y (gt_33_58_n_19));
  NOR2X1 gt_33_58_g253(.A (gt_33_58_n_6), .B (in1[4]), .Y
       (gt_33_58_n_17));
  NOR2X1 gt_33_58_g254(.A (gt_33_58_n_7), .B (in1[1]), .Y
       (gt_33_58_n_16));
  NOR2X2 gt_33_58_g256(.A (gt_33_58_n_8), .B (in1[7]), .Y
       (gt_33_58_n_15));
  NOR2BX1 gt_33_58_g257(.AN (in2[6]), .B (in1[6]), .Y (gt_33_58_n_14));
  NOR2BX1 gt_33_58_g258(.AN (in2[3]), .B (in1[3]), .Y (gt_33_58_n_13));
  NAND2X2 gt_33_58_g260(.A (in1[7]), .B (gt_33_58_n_8), .Y
       (gt_33_58_n_12));
  NAND2X1 gt_33_58_g262(.A (in1[2]), .B (gt_33_58_n_5), .Y
       (gt_33_58_n_11));
  NOR2BX1 gt_33_58_g263(.AN (in2[5]), .B (in1[5]), .Y (gt_33_58_n_10));
  NOR2X1 gt_33_58_g264(.A (gt_33_58_n_5), .B (in1[2]), .Y
       (gt_33_58_n_9));
  CLKINVX4 gt_33_58_g270(.A (in2[7]), .Y (gt_33_58_n_8));
  INVX1 gt_33_58_g271(.A (in2[1]), .Y (gt_33_58_n_7));
  INVX1 gt_33_58_g272(.A (in2[4]), .Y (gt_33_58_n_6));
  INVX1 gt_33_58_g273(.A (in2[2]), .Y (gt_33_58_n_5));
  NAND2BX1 gt_33_58_g2(.AN (gt_33_58_n_15), .B (gt_33_58_n_12), .Y
       (gt_33_58_n_4));
  NAND2BX4 gt_33_58_g274(.AN (in2[3]), .B (in1[3]), .Y (gt_33_58_n_3));
  NOR2BX1 gt_33_58_g275(.AN (in1[0]), .B (in2[0]), .Y (gt_33_58_n_2));
  NAND2BX1 gt_33_58_g276(.AN (in2[5]), .B (in1[5]), .Y (gt_33_58_n_1));
  NAND2BX1 gt_33_58_g277(.AN (in2[6]), .B (in1[6]), .Y (gt_33_58_n_0));
  NOR2BX1 g279(.AN (in1[7]), .B (in2[7]), .Y (n_55));
endmodule


