Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 01:46:06 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                              Path #1                                                                              |         WorstPath from Dst        |
+---------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                             6.250 |                             6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                            12.411 |                             0.549 |
| Logic Delay               | 1.305(23%)                                             | 3.851(32%)                                                                                                                                                        | 0.486(89%)                        |
| Net Delay                 | 4.595(77%)                                             | 8.560(68%)                                                                                                                                                        | 0.063(11%)                        |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                            -0.103 |                            -0.069 |
| Slack                     |                                                  0.225 |                                                                                                                                                            -6.347 |                             5.623 |
| Timing Exception          |                                                        |                                                                                                                                                                   |                                   |
| Bounding Box Size         | 4% x 5%                                                | 8% x 2%                                                                                                                                                           | 0% x 0%                           |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                            | (0, 0)                            |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                               299 |                                 1 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Fixed Route               |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                      | Safely Timed                      |
| Logic Levels              |                                                      9 |                                                                                                                                                                30 |                                 0 |
| Routes                    |                                                      9 |                                                                                                                                                                31 |                                 0 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT4 LUT4 LUT3 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                       |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                               | clk                               |
| End Point Clock           | clk                                                    | clk                                                                                                                                                               | clk                               |
| DSP Block                 | None                                                   | None                                                                                                                                                              | None                              |
| BRAM                      | None                                                   | None                                                                                                                                                              | None                              |
| IO Crossings              |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| PBlocks                   |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| High Fanout               |                                                     19 |                                                                                                                                                                43 |                                 1 |
| Dont Touch                |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Mark Debug                |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                            | SRL16E/CLK                        |
| End Point Pin Primitive   | FDRE/D                                                 | SRL16E/D                                                                                                                                                          | FDRE/D                            |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                                | sr_3_12.roi_0_sr_3_2.sector_1/CLK |
| End Point Pin             | pt_ret_1684_fast/D                                     | sr_3_12.roi_0_sr_3_2.sector_1/D                                                                                                                                   | sr_3_12.roi_0_DOUT[0]/D           |
+---------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                             Path #2                                                                             |              WorstPath from Dst              |
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                           6.250 |                                        6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                          12.514 |                                        5.157 |
| Logic Delay               | 1.305(23%)                                             | 3.663(30%)                                                                                                                                                      | 0.854(17%)                                   |
| Net Delay                 | 4.595(77%)                                             | 8.851(70%)                                                                                                                                                      | 4.303(83%)                                   |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                          -0.072 |                                       -0.167 |
| Slack                     |                                                  0.225 |                                                                                                                                                          -6.344 |                                        0.917 |
| Timing Exception          |                                                        |                                                                                                                                                                 |                                              |
| Bounding Box Size         | 4% x 5%                                                | 6% x 2%                                                                                                                                                         | 3% x 1%                                      |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                          | (0, 0)                                       |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                             263 |                                           58 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Fixed Route               |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                    | Safely Timed                                 |
| Logic Levels              |                                                      9 |                                                                                                                                                              30 |                                            7 |
| Routes                    |                                                      9 |                                                                                                                                                              30 |                                            7 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                             | clk                                          |
| End Point Clock           | clk                                                    | clk                                                                                                                                                             | clk                                          |
| DSP Block                 | None                                                   | None                                                                                                                                                            | None                                         |
| BRAM                      | None                                                   | None                                                                                                                                                            | None                                         |
| IO Crossings              |                                                      0 |                                                                                                                                                               0 |                                            0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                               0 |                                            0 |
| PBlocks                   |                                                      0 |                                                                                                                                                               0 |                                            0 |
| High Fanout               |                                                     19 |                                                                                                                                                              29 |                                           32 |
| Dont Touch                |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Mark Debug                |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                          | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                                 | FDRE/D                                                                                                                                                          | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                              | roi_ret_766/C                                |
| End Point Pin             | pt_ret_1684_fast/D                                     | roi_ret_766/D                                                                                                                                                   | sr_2_15.pt[2]/D                              |
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                             Path #3                                                                             |         WorstPath from Dst         |
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                           6.250 |                              6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                          12.509 |                              3.907 |
| Logic Delay               | 1.305(23%)                                             | 3.575(29%)                                                                                                                                                      | 0.744(20%)                         |
| Net Delay                 | 4.595(77%)                                             | 8.934(71%)                                                                                                                                                      | 3.163(80%)                         |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                          -0.077 |                             -0.169 |
| Slack                     |                                                  0.225 |                                                                                                                                                          -6.344 |                              2.166 |
| Timing Exception          |                                                        |                                                                                                                                                                 |                                    |
| Bounding Box Size         | 4% x 5%                                                | 6% x 2%                                                                                                                                                         | 1% x 1%                            |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                          | (0, 0)                             |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                             268 |                                 22 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                               0 |                                  0 |
| Fixed Route               |                                                      0 |                                                                                                                                                               0 |                                  0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                               0 |                                  0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                               0 |                                  0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                    | Safely Timed                       |
| Logic Levels              |                                                      9 |                                                                                                                                                              30 |                                  5 |
| Routes                    |                                                      9 |                                                                                                                                                              30 |                                  5 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                             | clk                                |
| End Point Clock           | clk                                                    | clk                                                                                                                                                             | clk                                |
| DSP Block                 | None                                                   | None                                                                                                                                                            | None                               |
| BRAM                      | None                                                   | None                                                                                                                                                            | None                               |
| IO Crossings              |                                                      0 |                                                                                                                                                               0 |                                  0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                               0 |                                  0 |
| PBlocks                   |                                                      0 |                                                                                                                                                               0 |                                  0 |
| High Fanout               |                                                     19 |                                                                                                                                                              29 |                                 16 |
| Dont Touch                |                                                      0 |                                                                                                                                                               0 |                                  0 |
| Mark Debug                |                                                      0 |                                                                                                                                                               0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                          | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                 | FDRE/D                                                                                                                                                          | FDRE/D                             |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                              | pt_ret_734/C                       |
| End Point Pin             | pt_ret_1684_fast/D                                     | pt_ret_734/D                                                                                                                                                    | sr_2_15.sector[2]/D                |
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |                         WorstPath to Src                         |                                                                                Path #4                                                                               |              WorstPath from Dst              |
+---------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                                            6.250 |                                                                                                                                                                6.250 |                                        6.250 |
| Path Delay                |                                                            6.817 |                                                                                                                                                               12.377 |                                        4.680 |
| Logic Delay               | 1.201(18%)                                                       | 3.864(32%)                                                                                                                                                           | 0.888(19%)                                   |
| Net Delay                 | 5.616(82%)                                                       | 8.513(68%)                                                                                                                                                           | 3.792(81%)                                   |
| Clock Skew                |                                                           -0.071 |                                                                                                                                                               -0.208 |                                       -0.097 |
| Slack                     |                                                           -0.647 |                                                                                                                                                               -6.344 |                                        1.465 |
| Timing Exception          |                                                                  |                                                                                                                                                                      |                                              |
| Bounding Box Size         | 8% x 5%                                                          | 7% x 2%                                                                                                                                                              | 3% x 1%                                      |
| Clock Region Distance     | (0, 0)                                                           | (0, 0)                                                                                                                                                               | (0, 0)                                       |
| Cumulative Fanout         |                                                               94 |                                                                                                                                                                  281 |                                           58 |
| Fixed Loc                 |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| Fixed Route               |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| Hold Fix Detour           |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| Combined LUT Pairs        |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| Clock Relationship        | Safely Timed                                                     | Safely Timed                                                                                                                                                         | Safely Timed                                 |
| Logic Levels              |                                                               11 |                                                                                                                                                                   31 |                                            7 |
| Routes                    |                                                               11 |                                                                                                                                                                   31 |                                            7 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                                              | clk                                                                                                                                                                  | clk                                          |
| End Point Clock           | clk                                                              | clk                                                                                                                                                                  | clk                                          |
| DSP Block                 | None                                                             | None                                                                                                                                                                 | None                                         |
| BRAM                      | None                                                             | None                                                                                                                                                                 | None                                         |
| IO Crossings              |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| SLR Crossings             |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| PBlocks                   |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| High Fanout               |                                                               23 |                                                                                                                                                                   43 |                                           32 |
| Dont Touch                |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| Mark Debug                |                                                                0 |                                                                                                                                                                    0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                                           | FDRE/C                                                                                                                                                               | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                                           | FDRE/D                                                                                                                                                               | FDRE/D                                       |
| Start Point Pin           | sr_2_10.pt[1]/C                                                  | pt_ret_1109/C                                                                                                                                                        | roi_ret_863/C                                |
| End Point Pin             | pt_ret_1109/D                                                    | roi_ret_863/D                                                                                                                                                        | sr_2_15.pt[2]/D                              |
+---------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                           Path #5                                                                          |              WorstPath from Dst              |
+---------------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                      6.250 |                                        6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                     12.668 |                                        4.857 |
| Logic Delay               | 1.305(23%)                                             | 3.710(30%)                                                                                                                                                 | 0.836(18%)                                   |
| Net Delay                 | 4.595(77%)                                             | 8.958(70%)                                                                                                                                                 | 4.021(82%)                                   |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                      0.085 |                                       -0.356 |
| Slack                     |                                                  0.225 |                                                                                                                                                     -6.341 |                                        1.029 |
| Timing Exception          |                                                        |                                                                                                                                                            |                                              |
| Bounding Box Size         | 4% x 5%                                                | 7% x 2%                                                                                                                                                    | 1% x 1%                                      |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                     | (0, 0)                                       |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                        240 |                                           62 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                          0 |                                            0 |
| Fixed Route               |                                                      0 |                                                                                                                                                          0 |                                            0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                          0 |                                            0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                          0 |                                            0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                               | Safely Timed                                 |
| Logic Levels              |                                                      9 |                                                                                                                                                         29 |                                            7 |
| Routes                    |                                                      9 |                                                                                                                                                         29 |                                            7 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                        | clk                                          |
| End Point Clock           | clk                                                    | clk                                                                                                                                                        | clk                                          |
| DSP Block                 | None                                                   | None                                                                                                                                                       | None                                         |
| BRAM                      | None                                                   | None                                                                                                                                                       | None                                         |
| IO Crossings              |                                                      0 |                                                                                                                                                          0 |                                            0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                          0 |                                            0 |
| PBlocks                   |                                                      0 |                                                                                                                                                          0 |                                            0 |
| High Fanout               |                                                     19 |                                                                                                                                                         29 |                                           36 |
| Dont Touch                |                                                      0 |                                                                                                                                                          0 |                                            0 |
| Mark Debug                |                                                      0 |                                                                                                                                                          0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                     | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                                 | FDRE/D                                                                                                                                                     | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                         | roi_ret_785/C                                |
| End Point Pin             | pt_ret_1684_fast/D                                     | roi_ret_785/D                                                                                                                                              | sr_2_15.sector[2]/D                          |
+---------------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                             Path #6                                                                             |              WorstPath from Dst              |
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                           6.250 |                                        6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                          12.664 |                                        5.298 |
| Logic Delay               | 1.305(23%)                                             | 3.694(30%)                                                                                                                                                      | 0.914(18%)                                   |
| Net Delay                 | 4.595(77%)                                             | 8.970(70%)                                                                                                                                                      | 4.384(82%)                                   |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                           0.082 |                                       -0.353 |
| Slack                     |                                                  0.225 |                                                                                                                                                          -6.340 |                                        0.591 |
| Timing Exception          |                                                        |                                                                                                                                                                 |                                              |
| Bounding Box Size         | 4% x 5%                                                | 6% x 2%                                                                                                                                                         | 1% x 1%                                      |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                          | (0, 0)                                       |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                             263 |                                           61 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Fixed Route               |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                    | Safely Timed                                 |
| Logic Levels              |                                                      9 |                                                                                                                                                              30 |                                            7 |
| Routes                    |                                                      9 |                                                                                                                                                              30 |                                            7 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                             | clk                                          |
| End Point Clock           | clk                                                    | clk                                                                                                                                                             | clk                                          |
| DSP Block                 | None                                                   | None                                                                                                                                                            | None                                         |
| BRAM                      | None                                                   | None                                                                                                                                                            | None                                         |
| IO Crossings              |                                                      0 |                                                                                                                                                               0 |                                            0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                               0 |                                            0 |
| PBlocks                   |                                                      0 |                                                                                                                                                               0 |                                            0 |
| High Fanout               |                                                     19 |                                                                                                                                                              29 |                                           36 |
| Dont Touch                |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Mark Debug                |                                                      0 |                                                                                                                                                               0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                          | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                                 | FDRE/D                                                                                                                                                          | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                              | roi_ret_776/C                                |
| End Point Pin             | pt_ret_1684_fast/D                                     | roi_ret_776/D                                                                                                                                                   | sr_2_15.sector[2]/D                          |
+---------------------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                                Path #7                                                                               |         WorstPath from Dst         |
+---------------------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                                6.250 |                              6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                               12.513 |                              3.275 |
| Logic Delay               | 1.305(23%)                                             | 3.807(31%)                                                                                                                                                           | 0.609(19%)                         |
| Net Delay                 | 4.595(77%)                                             | 8.706(69%)                                                                                                                                                           | 2.666(81%)                         |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                               -0.066 |                             -0.181 |
| Slack                     |                                                  0.225 |                                                                                                                                                               -6.338 |                              2.785 |
| Timing Exception          |                                                        |                                                                                                                                                                      |                                    |
| Bounding Box Size         | 4% x 5%                                                | 6% x 2%                                                                                                                                                              | 3% x 1%                            |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                               | (0, 0)                             |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                                  270 |                                 21 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| Fixed Route               |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                         | Safely Timed                       |
| Logic Levels              |                                                      9 |                                                                                                                                                                   31 |                                  5 |
| Routes                    |                                                      9 |                                                                                                                                                                   31 |                                  5 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                                  | clk                                |
| End Point Clock           | clk                                                    | clk                                                                                                                                                                  | clk                                |
| DSP Block                 | None                                                   | None                                                                                                                                                                 | None                               |
| BRAM                      | None                                                   | None                                                                                                                                                                 | None                               |
| IO Crossings              |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| PBlocks                   |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| High Fanout               |                                                     19 |                                                                                                                                                                   29 |                                 16 |
| Dont Touch                |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| Mark Debug                |                                                      0 |                                                                                                                                                                    0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                               | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                 | FDRE/D                                                                                                                                                               | FDRE/D                             |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                                   | sector_ret_229/C                   |
| End Point Pin             | pt_ret_1684_fast/D                                     | sector_ret_229/D                                                                                                                                                     | sr_2_15.sector[2]/D                |
+---------------------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                              Path #8                                                                              |         WorstPath from Dst        |
+---------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                             6.250 |                             6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                            12.510 |                             0.485 |
| Logic Delay               | 1.305(23%)                                             | 3.771(31%)                                                                                                                                                        | 0.460(95%)                        |
| Net Delay                 | 4.595(77%)                                             | 8.739(69%)                                                                                                                                                        | 0.025(5%)                         |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                            -0.028 |                            -0.074 |
| Slack                     |                                                  0.225 |                                                                                                                                                            -6.337 |                             5.682 |
| Timing Exception          |                                                        |                                                                                                                                                                   |                                   |
| Bounding Box Size         | 4% x 5%                                                | 7% x 2%                                                                                                                                                           | 0% x 0%                           |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                            | (0, 0)                            |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                               291 |                                 1 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Fixed Route               |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                      | Safely Timed                      |
| Logic Levels              |                                                      9 |                                                                                                                                                                30 |                                 0 |
| Routes                    |                                                      9 |                                                                                                                                                                31 |                                 0 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT4 LUT4 LUT3 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT6 SRL16E | SRL16E FDRE                       |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                               | clk                               |
| End Point Clock           | clk                                                    | clk                                                                                                                                                               | clk                               |
| DSP Block                 | None                                                   | None                                                                                                                                                              | None                              |
| BRAM                      | None                                                   | None                                                                                                                                                              | None                              |
| IO Crossings              |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| PBlocks                   |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| High Fanout               |                                                     19 |                                                                                                                                                                43 |                                 1 |
| Dont Touch                |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Mark Debug                |                                                      0 |                                                                                                                                                                 0 |                                 0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                            | SRL16E/CLK                        |
| End Point Pin Primitive   | FDRE/D                                                 | SRL16E/D                                                                                                                                                          | FDRE/D                            |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                                | sr_3_12.roi_3_sr_3_2.sector_1/CLK |
| End Point Pin             | pt_ret_1684_fast/D                                     | sr_3_12.roi_3_sr_3_2.sector_1/D                                                                                                                                   | sr_3_12.roi_3_DOUT[0]/D           |
+---------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
|      Characteristics      |                    WorstPath to Src                    |                                                                            Path #9                                                                           |          WorstPath from Dst          |
+---------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
| Requirement               |                                                  6.250 |                                                                                                                                                        6.250 |                                6.250 |
| Path Delay                |                                                  5.900 |                                                                                                                                                       12.473 |                                0.549 |
| Logic Delay               | 1.305(23%)                                             | 3.441(28%)                                                                                                                                                   | 0.486(89%)                           |
| Net Delay                 | 4.595(77%)                                             | 9.032(72%)                                                                                                                                                   | 0.063(11%)                           |
| Clock Skew                |                                                 -0.117 |                                                                                                                                                       -0.029 |                               -0.209 |
| Slack                     |                                                  0.225 |                                                                                                                                                       -6.336 |                                5.483 |
| Timing Exception          |                                                        |                                                                                                                                                              |                                      |
| Bounding Box Size         | 4% x 5%                                                | 6% x 2%                                                                                                                                                      | 0% x 0%                              |
| Clock Region Distance     | (0, 0)                                                 | (0, 0)                                                                                                                                                       | (0, 0)                               |
| Cumulative Fanout         |                                                     83 |                                                                                                                                                          257 |                                    1 |
| Fixed Loc                 |                                                      0 |                                                                                                                                                            0 |                                    0 |
| Fixed Route               |                                                      0 |                                                                                                                                                            0 |                                    0 |
| Hold Fix Detour           |                                                      0 |                                                                                                                                                            0 |                                    0 |
| Combined LUT Pairs        |                                                      0 |                                                                                                                                                            0 |                                    0 |
| Clock Relationship        | Safely Timed                                           | Safely Timed                                                                                                                                                 | Safely Timed                         |
| Logic Levels              |                                                      9 |                                                                                                                                                           29 |                                    0 |
| Routes                    |                                                      9 |                                                                                                                                                           30 |                                    0 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                          |
| Start Point Clock         | clk                                                    | clk                                                                                                                                                          | clk                                  |
| End Point Clock           | clk                                                    | clk                                                                                                                                                          | clk                                  |
| DSP Block                 | None                                                   | None                                                                                                                                                         | None                                 |
| BRAM                      | None                                                   | None                                                                                                                                                         | None                                 |
| IO Crossings              |                                                      0 |                                                                                                                                                            0 |                                    0 |
| SLR Crossings             |                                                      0 |                                                                                                                                                            0 |                                    0 |
| PBlocks                   |                                                      0 |                                                                                                                                                            0 |                                    0 |
| High Fanout               |                                                     19 |                                                                                                                                                           29 |                                    1 |
| Dont Touch                |                                                      0 |                                                                                                                                                            0 |                                    0 |
| Mark Debug                |                                                      0 |                                                                                                                                                            0 |                                    0 |
| Start Point Pin Primitive | FDRE/C                                                 | FDRE/C                                                                                                                                                       | SRL16E/CLK                           |
| End Point Pin Primitive   | FDRE/D                                                 | SRL16E/D                                                                                                                                                     | FDRE/D                               |
| Start Point Pin           | sr_2_15.pt[2]/C                                        | pt_ret_1684_fast/C                                                                                                                                           | sr_3_12.sector_0_sr_3_2.sector_1/CLK |
| End Point Pin             | pt_ret_1684_fast/D                                     | sr_3_12.sector_0_sr_3_2.sector_1/D                                                                                                                           | sr_3_12.sector_0_DOUT[0]/D           |
+---------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |                         WorstPath to Src                         |                                                                          Path #10                                                                          |            WorstPath from Dst           |
+---------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                                            6.250 |                                                                                                                                                      6.250 |                                   6.250 |
| Path Delay                |                                                            6.817 |                                                                                                                                                     12.374 |                                   4.520 |
| Logic Delay               | 1.201(18%)                                                       | 3.426(28%)                                                                                                                                                 | 0.823(19%)                              |
| Net Delay                 | 5.616(82%)                                                       | 8.948(72%)                                                                                                                                                 | 3.697(81%)                              |
| Clock Skew                |                                                           -0.071 |                                                                                                                                                     -0.200 |                                  -0.112 |
| Slack                     |                                                           -0.647 |                                                                                                                                                     -6.333 |                                   1.610 |
| Timing Exception          |                                                                  |                                                                                                                                                            |                                         |
| Bounding Box Size         | 8% x 5%                                                          | 6% x 2%                                                                                                                                                    | 3% x 1%                                 |
| Clock Region Distance     | (0, 0)                                                           | (0, 0)                                                                                                                                                     | (0, 0)                                  |
| Cumulative Fanout         |                                                               94 |                                                                                                                                                        271 |                                      58 |
| Fixed Loc                 |                                                                0 |                                                                                                                                                          0 |                                       0 |
| Fixed Route               |                                                                0 |                                                                                                                                                          0 |                                       0 |
| Hold Fix Detour           |                                                                0 |                                                                                                                                                          0 |                                       0 |
| Combined LUT Pairs        |                                                                0 |                                                                                                                                                          0 |                                       0 |
| Clock Relationship        | Safely Timed                                                     | Safely Timed                                                                                                                                               | Safely Timed                            |
| Logic Levels              |                                                               11 |                                                                                                                                                         29 |                                       6 |
| Routes                    |                                                               11 |                                                                                                                                                         29 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                                              | clk                                                                                                                                                        | clk                                     |
| End Point Clock           | clk                                                              | clk                                                                                                                                                        | clk                                     |
| DSP Block                 | None                                                             | None                                                                                                                                                       | None                                    |
| BRAM                      | None                                                             | None                                                                                                                                                       | None                                    |
| IO Crossings              |                                                                0 |                                                                                                                                                          0 |                                       0 |
| SLR Crossings             |                                                                0 |                                                                                                                                                          0 |                                       0 |
| PBlocks                   |                                                                0 |                                                                                                                                                          0 |                                       0 |
| High Fanout               |                                                               23 |                                                                                                                                                         29 |                                      32 |
| Dont Touch                |                                                                0 |                                                                                                                                                          0 |                                       0 |
| Mark Debug                |                                                                0 |                                                                                                                                                          0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                                           | FDRE/C                                                                                                                                                     | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                                           | FDRE/D                                                                                                                                                     | FDRE/D                                  |
| Start Point Pin           | sr_2_10.pt[1]/C                                                  | pt_ret_1109/C                                                                                                                                              | roi_ret_791/C                           |
| End Point Pin             | pt_ret_1109/D                                                    | roi_ret_791/D                                                                                                                                              | sr_2_15.pt[2]/D                         |
+---------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 190 | 3 | 40 | 27 | 30 | 20 | 17 | 36 | 75 | 67 | 85 | 45 |  7 | 16 |  2 | 10 |  1 |  3 |  1 | 15 | 17 | 16 |  4 | 58 | 99 | 55 | 42 | 16 |  2 |  1 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.51 |           3.36 |           11205 | 0(0.0%) | 49(0.8%) | 198(3.3%) | 692(11.6%) | 1259(21.1%) | 3769(63.2%) |        156 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq160retfan10000_rev_1 | 0.85 |           4.65 |            7192 | 0(0.0%) | 49(0.8%) | 198(3.4%) | 607(10.3%) | 1259(21.4%) | 3769(64.1%) |        156 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       105% | (CLEL_R_X62Y523,CLEM_X66Y530)   | wrapper(100%) |            0% |       5.28795 | 98%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       111% | (CLEL_R_X62Y509,CLEM_X66Y516)   | wrapper(100%) |            0% |       5.26339 | 96%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  4% |
| South     |                3 |       106% | (CLEL_R_X57Y514,CLEL_R_X60Y521) | wrapper(100%) |            0% |       5.25781 | 95%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  6% |
| West      |                2 |       121% | (CLEL_R_X62Y526,CLEM_X64Y529)   | wrapper(100%) |            0% |       5.35938 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.081% | (CLEM_X58Y510,CLEM_X63Y529)     | wrapper(100%) |            0% |       5.22656 | 96%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  4% |
| South     | Global |                2 |           0.034% | (CLEM_X63Y521,CLEM_X66Y529)     | wrapper(100%) |            0% |       5.32639 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.082% | (CLEM_X57Y506,CLEM_X64Y521)     | wrapper(100%) |            0% |       4.68229 | 85%          | 0%         |   4% |   0% | NA   | 0%   | 0%  |    0% |  4% |
| West      | Global |                3 |           0.071% | (CLEM_X60Y520,CLEM_X67Y531)     | wrapper(100%) |            0% |       5.33333 | 98%          | 0%         |   4% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.007% | (CLEM_X65Y540,NULL_X393Y564)    | wrapper(100%) |            0% |       4.35625 | 73%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  2% |
| East      | Long   |                1 |           0.005% | (CLEM_X57Y506,CLEM_X58Y507)     | wrapper(100%) |            0% |          3.25 | 54%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.002% | (CLEM_X63Y529,CLEM_X63Y529)     | wrapper(100%) |            0% |           4.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.191% | (CLEL_R_X53Y510,CLEL_R_X68Y533) | wrapper(100%) |            0% |       3.55382 | 65%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  1% |
| South     | Short  |                3 |           0.097% | (CLEM_X60Y508,CLEM_X67Y515)     | wrapper(100%) |            0% |       5.16406 | 94%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  4% |
| East      | Short  |                4 |           0.181% | (CLEL_R_X55Y504,CLEM_X70Y527)   | wrapper(100%) |            0% |       4.13927 | 75%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  1% |
| West      | Short  |                4 |           0.177% | (CLEM_X56Y517,CLEM_X71Y532)     | wrapper(100%) |            0% |       3.79753 | 70%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        85% | (CLEM_X58Y517,CLEM_X58Y517) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y527 | 391             | 386          | 53%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y528 | 391             | 385          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y526 | 391             | 387          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X67Y526   | 393             | 387          | 50%                  | wrapper(100%) | Y                   |
| CLEM_X66Y528   | 389             | 385          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y529 | 391             | 384          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y525 | 391             | 388          | 49%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y530 | 391             | 383          | 49%                  | wrapper(100%) | N                   |
| CLEM_X67Y527   | 393             | 386          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X66Y527   | 389             | 386          | 48%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y512   | 384             | 401          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y512 | 386             | 401          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y513 | 386             | 400          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X65Y511   | 384             | 402          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X66Y512   | 389             | 401          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y511 | 386             | 402          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X65Y513   | 384             | 400          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y529 | 374             | 384          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y529 | 365             | 384          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y529   | 377             | 384          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


