.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set A__0__MASK, 0x02
.set A__0__PC, CYREG_IO_PC_PRT15_PC1
.set A__0__PORT, 15
.set A__0__SHIFT, 1
.set A__AG, CYREG_PRT15_AG
.set A__AMUX, CYREG_PRT15_AMUX
.set A__BIE, CYREG_PRT15_BIE
.set A__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A__BYP, CYREG_PRT15_BYP
.set A__CTL, CYREG_PRT15_CTL
.set A__DM0, CYREG_PRT15_DM0
.set A__DM1, CYREG_PRT15_DM1
.set A__DM2, CYREG_PRT15_DM2
.set A__DR, CYREG_PRT15_DR
.set A__INP_DIS, CYREG_PRT15_INP_DIS
.set A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set A__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A__LCD_EN, CYREG_PRT15_LCD_EN
.set A__MASK, 0x02
.set A__PORT, 15
.set A__PRT, CYREG_PRT15_PRT
.set A__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A__PS, CYREG_PRT15_PS
.set A__SHIFT, 1
.set A__SLW, CYREG_PRT15_SLW

/* B */
.set B__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set B__0__MASK, 0x08
.set B__0__PC, CYREG_IO_PC_PRT15_PC3
.set B__0__PORT, 15
.set B__0__SHIFT, 3
.set B__AG, CYREG_PRT15_AG
.set B__AMUX, CYREG_PRT15_AMUX
.set B__BIE, CYREG_PRT15_BIE
.set B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set B__BYP, CYREG_PRT15_BYP
.set B__CTL, CYREG_PRT15_CTL
.set B__DM0, CYREG_PRT15_DM0
.set B__DM1, CYREG_PRT15_DM1
.set B__DM2, CYREG_PRT15_DM2
.set B__DR, CYREG_PRT15_DR
.set B__INP_DIS, CYREG_PRT15_INP_DIS
.set B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set B__LCD_EN, CYREG_PRT15_LCD_EN
.set B__MASK, 0x08
.set B__PORT, 15
.set B__PRT, CYREG_PRT15_PRT
.set B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set B__PS, CYREG_PRT15_PS
.set B__SHIFT, 3
.set B__SLW, CYREG_PRT15_SLW

/* C */
.set C__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set C__0__MASK, 0x01
.set C__0__PC, CYREG_PRT3_PC0
.set C__0__PORT, 3
.set C__0__SHIFT, 0
.set C__AG, CYREG_PRT3_AG
.set C__AMUX, CYREG_PRT3_AMUX
.set C__BIE, CYREG_PRT3_BIE
.set C__BIT_MASK, CYREG_PRT3_BIT_MASK
.set C__BYP, CYREG_PRT3_BYP
.set C__CTL, CYREG_PRT3_CTL
.set C__DM0, CYREG_PRT3_DM0
.set C__DM1, CYREG_PRT3_DM1
.set C__DM2, CYREG_PRT3_DM2
.set C__DR, CYREG_PRT3_DR
.set C__INP_DIS, CYREG_PRT3_INP_DIS
.set C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set C__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set C__LCD_EN, CYREG_PRT3_LCD_EN
.set C__MASK, 0x01
.set C__PORT, 3
.set C__PRT, CYREG_PRT3_PRT
.set C__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set C__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set C__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set C__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set C__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set C__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set C__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set C__PS, CYREG_PRT3_PS
.set C__SHIFT, 0
.set C__SLW, CYREG_PRT3_SLW

/* D */
.set D__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set D__0__MASK, 0x04
.set D__0__PC, CYREG_PRT3_PC2
.set D__0__PORT, 3
.set D__0__SHIFT, 2
.set D__AG, CYREG_PRT3_AG
.set D__AMUX, CYREG_PRT3_AMUX
.set D__BIE, CYREG_PRT3_BIE
.set D__BIT_MASK, CYREG_PRT3_BIT_MASK
.set D__BYP, CYREG_PRT3_BYP
.set D__CTL, CYREG_PRT3_CTL
.set D__DM0, CYREG_PRT3_DM0
.set D__DM1, CYREG_PRT3_DM1
.set D__DM2, CYREG_PRT3_DM2
.set D__DR, CYREG_PRT3_DR
.set D__INP_DIS, CYREG_PRT3_INP_DIS
.set D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set D__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set D__LCD_EN, CYREG_PRT3_LCD_EN
.set D__MASK, 0x04
.set D__PORT, 3
.set D__PRT, CYREG_PRT3_PRT
.set D__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set D__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set D__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set D__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set D__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set D__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set D__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set D__PS, CYREG_PRT3_PS
.set D__SHIFT, 2
.set D__SLW, CYREG_PRT3_SLW

/* E */
.set E__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set E__0__MASK, 0x10
.set E__0__PC, CYREG_PRT3_PC4
.set E__0__PORT, 3
.set E__0__SHIFT, 4
.set E__AG, CYREG_PRT3_AG
.set E__AMUX, CYREG_PRT3_AMUX
.set E__BIE, CYREG_PRT3_BIE
.set E__BIT_MASK, CYREG_PRT3_BIT_MASK
.set E__BYP, CYREG_PRT3_BYP
.set E__CTL, CYREG_PRT3_CTL
.set E__DM0, CYREG_PRT3_DM0
.set E__DM1, CYREG_PRT3_DM1
.set E__DM2, CYREG_PRT3_DM2
.set E__DR, CYREG_PRT3_DR
.set E__INP_DIS, CYREG_PRT3_INP_DIS
.set E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set E__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set E__LCD_EN, CYREG_PRT3_LCD_EN
.set E__MASK, 0x10
.set E__PORT, 3
.set E__PRT, CYREG_PRT3_PRT
.set E__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set E__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set E__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set E__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set E__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set E__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set E__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set E__PS, CYREG_PRT3_PS
.set E__SHIFT, 4
.set E__SLW, CYREG_PRT3_SLW

/* F */
.set F__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set F__0__MASK, 0x20
.set F__0__PC, CYREG_PRT3_PC5
.set F__0__PORT, 3
.set F__0__SHIFT, 5
.set F__AG, CYREG_PRT3_AG
.set F__AMUX, CYREG_PRT3_AMUX
.set F__BIE, CYREG_PRT3_BIE
.set F__BIT_MASK, CYREG_PRT3_BIT_MASK
.set F__BYP, CYREG_PRT3_BYP
.set F__CTL, CYREG_PRT3_CTL
.set F__DM0, CYREG_PRT3_DM0
.set F__DM1, CYREG_PRT3_DM1
.set F__DM2, CYREG_PRT3_DM2
.set F__DR, CYREG_PRT3_DR
.set F__INP_DIS, CYREG_PRT3_INP_DIS
.set F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set F__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set F__LCD_EN, CYREG_PRT3_LCD_EN
.set F__MASK, 0x20
.set F__PORT, 3
.set F__PRT, CYREG_PRT3_PRT
.set F__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set F__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set F__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set F__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set F__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set F__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set F__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set F__PS, CYREG_PRT3_PS
.set F__SHIFT, 5
.set F__SLW, CYREG_PRT3_SLW

/* G */
.set G__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set G__0__MASK, 0x80
.set G__0__PC, CYREG_PRT3_PC7
.set G__0__PORT, 3
.set G__0__SHIFT, 7
.set G__AG, CYREG_PRT3_AG
.set G__AMUX, CYREG_PRT3_AMUX
.set G__BIE, CYREG_PRT3_BIE
.set G__BIT_MASK, CYREG_PRT3_BIT_MASK
.set G__BYP, CYREG_PRT3_BYP
.set G__CTL, CYREG_PRT3_CTL
.set G__DM0, CYREG_PRT3_DM0
.set G__DM1, CYREG_PRT3_DM1
.set G__DM2, CYREG_PRT3_DM2
.set G__DR, CYREG_PRT3_DR
.set G__INP_DIS, CYREG_PRT3_INP_DIS
.set G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set G__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set G__LCD_EN, CYREG_PRT3_LCD_EN
.set G__MASK, 0x80
.set G__PORT, 3
.set G__PRT, CYREG_PRT3_PRT
.set G__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set G__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set G__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set G__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set G__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set G__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set G__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set G__PS, CYREG_PRT3_PS
.set G__SHIFT, 7
.set G__SLW, CYREG_PRT3_SLW

/* AS */
.set AS__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set AS__0__MASK, 0x04
.set AS__0__PC, CYREG_IO_PC_PRT15_PC2
.set AS__0__PORT, 15
.set AS__0__SHIFT, 2
.set AS__AG, CYREG_PRT15_AG
.set AS__AMUX, CYREG_PRT15_AMUX
.set AS__BIE, CYREG_PRT15_BIE
.set AS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set AS__BYP, CYREG_PRT15_BYP
.set AS__CTL, CYREG_PRT15_CTL
.set AS__DM0, CYREG_PRT15_DM0
.set AS__DM1, CYREG_PRT15_DM1
.set AS__DM2, CYREG_PRT15_DM2
.set AS__DR, CYREG_PRT15_DR
.set AS__INP_DIS, CYREG_PRT15_INP_DIS
.set AS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set AS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set AS__LCD_EN, CYREG_PRT15_LCD_EN
.set AS__MASK, 0x04
.set AS__PORT, 15
.set AS__PRT, CYREG_PRT15_PRT
.set AS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set AS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set AS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set AS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set AS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set AS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set AS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set AS__PS, CYREG_PRT15_PS
.set AS__SHIFT, 2
.set AS__SLW, CYREG_PRT15_SLW

/* CS */
.set CS__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set CS__0__MASK, 0x02
.set CS__0__PC, CYREG_PRT3_PC1
.set CS__0__PORT, 3
.set CS__0__SHIFT, 1
.set CS__AG, CYREG_PRT3_AG
.set CS__AMUX, CYREG_PRT3_AMUX
.set CS__BIE, CYREG_PRT3_BIE
.set CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS__BYP, CYREG_PRT3_BYP
.set CS__CTL, CYREG_PRT3_CTL
.set CS__DM0, CYREG_PRT3_DM0
.set CS__DM1, CYREG_PRT3_DM1
.set CS__DM2, CYREG_PRT3_DM2
.set CS__DR, CYREG_PRT3_DR
.set CS__INP_DIS, CYREG_PRT3_INP_DIS
.set CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS__LCD_EN, CYREG_PRT3_LCD_EN
.set CS__MASK, 0x02
.set CS__PORT, 3
.set CS__PRT, CYREG_PRT3_PRT
.set CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS__PS, CYREG_PRT3_PS
.set CS__SHIFT, 1
.set CS__SLW, CYREG_PRT3_SLW

/* DS */
.set DS__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set DS__0__MASK, 0x08
.set DS__0__PC, CYREG_PRT3_PC3
.set DS__0__PORT, 3
.set DS__0__SHIFT, 3
.set DS__AG, CYREG_PRT3_AG
.set DS__AMUX, CYREG_PRT3_AMUX
.set DS__BIE, CYREG_PRT3_BIE
.set DS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DS__BYP, CYREG_PRT3_BYP
.set DS__CTL, CYREG_PRT3_CTL
.set DS__DM0, CYREG_PRT3_DM0
.set DS__DM1, CYREG_PRT3_DM1
.set DS__DM2, CYREG_PRT3_DM2
.set DS__DR, CYREG_PRT3_DR
.set DS__INP_DIS, CYREG_PRT3_INP_DIS
.set DS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DS__LCD_EN, CYREG_PRT3_LCD_EN
.set DS__MASK, 0x08
.set DS__PORT, 3
.set DS__PRT, CYREG_PRT3_PRT
.set DS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DS__PS, CYREG_PRT3_PS
.set DS__SHIFT, 3
.set DS__SLW, CYREG_PRT3_SLW

/* FS */
.set FS__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set FS__0__MASK, 0x40
.set FS__0__PC, CYREG_PRT3_PC6
.set FS__0__PORT, 3
.set FS__0__SHIFT, 6
.set FS__AG, CYREG_PRT3_AG
.set FS__AMUX, CYREG_PRT3_AMUX
.set FS__BIE, CYREG_PRT3_BIE
.set FS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set FS__BYP, CYREG_PRT3_BYP
.set FS__CTL, CYREG_PRT3_CTL
.set FS__DM0, CYREG_PRT3_DM0
.set FS__DM1, CYREG_PRT3_DM1
.set FS__DM2, CYREG_PRT3_DM2
.set FS__DR, CYREG_PRT3_DR
.set FS__INP_DIS, CYREG_PRT3_INP_DIS
.set FS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set FS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set FS__LCD_EN, CYREG_PRT3_LCD_EN
.set FS__MASK, 0x40
.set FS__PORT, 3
.set FS__PRT, CYREG_PRT3_PRT
.set FS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set FS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set FS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set FS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set FS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set FS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set FS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set FS__PS, CYREG_PRT3_PS
.set FS__SHIFT, 6
.set FS__SLW, CYREG_PRT3_SLW

/* GS */
.set GS__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set GS__0__MASK, 0x01
.set GS__0__PC, CYREG_IO_PC_PRT15_PC0
.set GS__0__PORT, 15
.set GS__0__SHIFT, 0
.set GS__AG, CYREG_PRT15_AG
.set GS__AMUX, CYREG_PRT15_AMUX
.set GS__BIE, CYREG_PRT15_BIE
.set GS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GS__BYP, CYREG_PRT15_BYP
.set GS__CTL, CYREG_PRT15_CTL
.set GS__DM0, CYREG_PRT15_DM0
.set GS__DM1, CYREG_PRT15_DM1
.set GS__DM2, CYREG_PRT15_DM2
.set GS__DR, CYREG_PRT15_DR
.set GS__INP_DIS, CYREG_PRT15_INP_DIS
.set GS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GS__LCD_EN, CYREG_PRT15_LCD_EN
.set GS__MASK, 0x01
.set GS__PORT, 15
.set GS__PRT, CYREG_PRT15_PRT
.set GS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GS__PS, CYREG_PRT15_PS
.set GS__SHIFT, 0
.set GS__SLW, CYREG_PRT15_SLW

/* UC */
.set UC__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set UC__0__MASK, 0x10
.set UC__0__PC, CYREG_IO_PC_PRT15_PC4
.set UC__0__PORT, 15
.set UC__0__SHIFT, 4
.set UC__AG, CYREG_PRT15_AG
.set UC__AMUX, CYREG_PRT15_AMUX
.set UC__BIE, CYREG_PRT15_BIE
.set UC__BIT_MASK, CYREG_PRT15_BIT_MASK
.set UC__BYP, CYREG_PRT15_BYP
.set UC__CTL, CYREG_PRT15_CTL
.set UC__DM0, CYREG_PRT15_DM0
.set UC__DM1, CYREG_PRT15_DM1
.set UC__DM2, CYREG_PRT15_DM2
.set UC__DR, CYREG_PRT15_DR
.set UC__INP_DIS, CYREG_PRT15_INP_DIS
.set UC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set UC__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set UC__LCD_EN, CYREG_PRT15_LCD_EN
.set UC__MASK, 0x10
.set UC__PORT, 15
.set UC__PRT, CYREG_PRT15_PRT
.set UC__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set UC__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set UC__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set UC__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set UC__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set UC__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set UC__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set UC__PS, CYREG_PRT15_PS
.set UC__SHIFT, 4
.set UC__SLW, CYREG_PRT15_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* DacOutput */
.set DacOutput__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set DacOutput__0__MASK, 0x80
.set DacOutput__0__PC, CYREG_PRT1_PC7
.set DacOutput__0__PORT, 1
.set DacOutput__0__SHIFT, 7
.set DacOutput__AG, CYREG_PRT1_AG
.set DacOutput__AMUX, CYREG_PRT1_AMUX
.set DacOutput__BIE, CYREG_PRT1_BIE
.set DacOutput__BIT_MASK, CYREG_PRT1_BIT_MASK
.set DacOutput__BYP, CYREG_PRT1_BYP
.set DacOutput__CTL, CYREG_PRT1_CTL
.set DacOutput__DM0, CYREG_PRT1_DM0
.set DacOutput__DM1, CYREG_PRT1_DM1
.set DacOutput__DM2, CYREG_PRT1_DM2
.set DacOutput__DR, CYREG_PRT1_DR
.set DacOutput__INP_DIS, CYREG_PRT1_INP_DIS
.set DacOutput__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set DacOutput__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set DacOutput__LCD_EN, CYREG_PRT1_LCD_EN
.set DacOutput__MASK, 0x80
.set DacOutput__PORT, 1
.set DacOutput__PRT, CYREG_PRT1_PRT
.set DacOutput__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set DacOutput__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set DacOutput__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set DacOutput__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set DacOutput__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set DacOutput__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set DacOutput__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set DacOutput__PS, CYREG_PRT1_PS
.set DacOutput__SHIFT, 7
.set DacOutput__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
