

================================================================
== Vivado HLS Report for 'dut_calc_angle_float_float_s'
================================================================
* Date:           Tue Nov 29 10:24:25 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   84|   84|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    126|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     39|    3342|   5595|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    290|
|Register         |        -|      -|     454|    143|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     39|    3796|   6154|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     17|       3|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U3      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U2  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fdiv_32ns_32ns_32_16_U9              |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fdiv_32ns_32ns_32_16_U10             |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U4       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U5       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U6       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U7       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U8       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_frsqrt_32ns_32ns_32_11_full_dsp_U11  |dut_frsqrt_32ns_32ns_32_11_full_dsp   |        0|      9|  245|  416|
    |dut_frsqrt_32ns_32ns_32_11_full_dsp_U12  |dut_frsqrt_32ns_32ns_32_11_full_dsp   |        0|      9|  245|  416|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|     39| 3342| 5595|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_222_p2        |     +    |      0|  0|   9|           9|           5|
    |r_V_fu_194_p2          |     +    |      0|  0|   9|           9|           5|
    |ap_sig_590             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_718             |    and   |      0|  0|   1|           1|           1|
    |notrhs_i1_fu_234_p2    |   icmp   |      0|  0|   3|           8|           1|
    |notrhs_i_fu_210_p2     |   icmp   |      0|  0|   3|           8|           1|
    |ult3_fu_228_p2         |   icmp   |      0|  0|   3|           9|           9|
    |ult_fu_204_p2          |   icmp   |      0|  0|   3|           9|           9|
    |demorgan5_fu_240_p2    |    or    |      0|  0|   1|           1|           1|
    |demorgan_fu_216_p2     |    or    |      0|  0|   1|           1|           1|
    |p_1_fu_291_p3          |  select  |      0|  0|  30|           1|          30|
    |p_s_fu_284_p3          |  select  |      0|  0|  30|           1|           1|
    |storemerge1_fu_277_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 126|          59|          97|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_cosThetaAdiv2_write_assign_reg_58pp0_it84  |  32|          3|   32|         96|
    |ap_reg_phiprechg_sinThetaAdiv2_write_assign_reg_69pp0_it84  |  32|          3|   32|         96|
    |ap_reg_phiprechg_tanThetaAdiv_reg_48pp0_it61                |  32|          2|   32|         64|
    |cosThetaAdiv2_write_assign_phi_fu_61_p6                     |  32|          2|   32|         64|
    |grp_fu_128_p0                                               |  32|          3|   32|         96|
    |grp_fu_128_p1                                               |  32|          3|   32|         96|
    |grp_fu_87_opcode                                            |   2|          3|    2|          6|
    |grp_fu_87_p0                                                |  32|          3|   32|         96|
    |grp_fu_87_p1                                                |  32|          3|   32|         96|
    |sinThetaAdiv2_write_assign_phi_fu_73_p6                     |  32|          2|   32|         64|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       | 290|         27|  290|        774|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_reg_phiprechg_cosThetaAdiv2_write_assign_reg_58pp0_it84  |  32|   0|   32|          0|
    |ap_reg_phiprechg_sinThetaAdiv2_write_assign_reg_69pp0_it84  |  32|   0|   32|          0|
    |ap_reg_phiprechg_tanThetaAdiv_reg_48pp0_it61                |  32|   0|   32|          0|
    |cosThetaA_int_reg_371                                       |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_399                                   |  32|   0|   32|          0|
    |demorgan5_reg_324                                           |   1|   0|    1|          0|
    |demorgan_reg_320                                            |   1|   0|    1|          0|
    |p_Result_10_reg_333                                         |   1|   0|    1|          0|
    |p_Result_12_reg_379                                         |   1|   0|    1|          0|
    |p_Result_7_reg_328                                          |   1|   0|    1|          0|
    |p_Result_s_reg_338                                          |   1|   0|    1|          0|
    |reg_149                                                     |  32|   0|   32|          0|
    |sinThetaA_int_reg_383                                       |  32|   0|   32|          0|
    |tanThetaA_reg_344                                           |  32|   0|   32|          0|
    |tanThetaAdiv_reg_48                                         |  32|   0|   32|          0|
    |tmp_88_reg_389                                              |  32|   0|   32|          0|
    |tmp_i_i_reg_361                                             |  32|   0|   32|          0|
    |tmp_s_reg_351                                               |  32|   0|   32|          0|
    |x_assign_2_reg_394                                          |  32|   0|   32|          0|
    |x_assign_reg_356                                            |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_399                                   |   0|  32|   32|          0|
    |demorgan5_reg_324                                           |   0|   3|    1|          0|
    |demorgan_reg_320                                            |   0|   3|    1|          0|
    |p_Result_10_reg_333                                         |   0|   3|    1|          0|
    |p_Result_12_reg_379                                         |   0|   1|    1|          0|
    |p_Result_7_reg_328                                          |   0|   2|    1|          0|
    |p_Result_s_reg_338                                          |   0|   3|    1|          0|
    |sinThetaA_int_reg_383                                       |   0|  32|   32|          0|
    |tanThetaA_reg_344                                           |   0|  32|   32|          0|
    |tanThetaAdiv_reg_48                                         |   0|  32|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 454| 143|  588|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------+-----+-----+------------+------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|A_M_real     |  in |   32|   ap_none  |           A_M_real           |    scalar    |
|A_M_imag     |  in |   32|   ap_none  |           A_M_imag           |    scalar    |
+-------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 85


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 85
* Pipeline: 1
  Pipeline-0: II = 1, D = 85, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
* FSM state operations: 

 <State 1>: 7.11ns
ST_1: A_M_imag_read [1/1] 1.04ns
:0  %A_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %A_M_imag)

ST_1: A_M_real_read [1/1] 1.04ns
:1  %A_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %A_M_real)

ST_1: p_Val2_s [1/1] 0.00ns
:2  %p_Val2_s = bitcast float %A_M_real_read to i32

ST_1: loc_V [1/1] 0.00ns
:3  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: p_Val2_4 [1/1] 0.00ns
:4  %p_Val2_4 = bitcast float %A_M_imag_read to i32

ST_1: loc_V_1 [1/1] 0.00ns
:5  %loc_V_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind

ST_1: lhs_V_cast [1/1] 0.00ns
:6  %lhs_V_cast = zext i8 %loc_V_1 to i9

ST_1: r_V [1/1] 1.72ns
:7  %r_V = add i9 %lhs_V_cast, 24

ST_1: tmp_i_cast [1/1] 0.00ns
:8  %tmp_i_cast = zext i8 %loc_V to i9

ST_1: ult [1/1] 2.03ns
:9  %ult = icmp ult i9 %r_V, %tmp_i_cast

ST_1: notrhs_i [1/1] 2.00ns
:10  %notrhs_i = icmp eq i8 %loc_V_1, 0

ST_1: demorgan [1/1] 1.37ns
:11  %demorgan = or i1 %ult, %notrhs_i

ST_1: stg_98 [1/1] 0.00ns
:12  br i1 %demorgan, label %1, label %2

ST_1: r_V_1 [1/1] 1.72ns
:0  %r_V_1 = add i9 %tmp_i_cast, 24

ST_1: ult3 [1/1] 2.03ns
:1  %ult3 = icmp ult i9 %r_V_1, %lhs_V_cast

ST_1: notrhs_i1 [1/1] 2.00ns
:2  %notrhs_i1 = icmp eq i8 %loc_V, 0

ST_1: demorgan5 [1/1] 1.37ns
:3  %demorgan5 = or i1 %ult3, %notrhs_i1

ST_1: stg_103 [1/1] 0.00ns
:4  br i1 %demorgan5, label %3, label %4

ST_1: tanThetaA [16/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read

ST_1: p_Result_7 [1/1] 0.00ns
:1  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: p_Result_10 [1/1] 0.00ns
:0  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_4, i32 31)

ST_1: p_Result_s [1/1] 0.00ns
:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)


 <State 2>: 6.08ns
ST_2: tanThetaA [15/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 3>: 6.08ns
ST_3: tanThetaA [14/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 4>: 6.08ns
ST_4: tanThetaA [13/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 5>: 6.08ns
ST_5: tanThetaA [12/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 6>: 6.08ns
ST_6: tanThetaA [11/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 7>: 6.08ns
ST_7: tanThetaA [10/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 8>: 6.08ns
ST_8: tanThetaA [9/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 9>: 6.08ns
ST_9: tanThetaA [8/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 10>: 6.08ns
ST_10: tanThetaA [7/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 11>: 6.08ns
ST_11: tanThetaA [6/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 12>: 6.08ns
ST_12: tanThetaA [5/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 13>: 6.08ns
ST_13: tanThetaA [4/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 14>: 6.08ns
ST_14: tanThetaA [3/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 15>: 6.08ns
ST_15: tanThetaA [2/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 16>: 6.08ns
ST_16: tanThetaA [1/16] 6.08ns
:0  %tanThetaA = fdiv float %A_M_imag_read, %A_M_real_read


 <State 17>: 5.70ns
ST_17: tmp_s [4/4] 5.70ns
:4  %tmp_s = fmul float %tanThetaA, %tanThetaA


 <State 18>: 5.70ns
ST_18: tmp_s [3/4] 5.70ns
:4  %tmp_s = fmul float %tanThetaA, %tanThetaA


 <State 19>: 5.70ns
ST_19: tmp_s [2/4] 5.70ns
:4  %tmp_s = fmul float %tanThetaA, %tanThetaA


 <State 20>: 5.70ns
ST_20: tmp_s [1/4] 5.70ns
:4  %tmp_s = fmul float %tanThetaA, %tanThetaA


 <State 21>: 7.26ns
ST_21: x_assign [5/5] 7.26ns
:5  %x_assign = fadd float %tmp_s, 1.000000e+00


 <State 22>: 7.26ns
ST_22: x_assign [4/5] 7.26ns
:5  %x_assign = fadd float %tmp_s, 1.000000e+00


 <State 23>: 7.26ns
ST_23: x_assign [3/5] 7.26ns
:5  %x_assign = fadd float %tmp_s, 1.000000e+00


 <State 24>: 7.26ns
ST_24: x_assign [2/5] 7.26ns
:5  %x_assign = fadd float %tmp_s, 1.000000e+00


 <State 25>: 7.26ns
ST_25: x_assign [1/5] 7.26ns
:5  %x_assign = fadd float %tmp_s, 1.000000e+00


 <State 26>: 7.00ns
ST_26: tmp_i_i [11/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 27>: 7.00ns
ST_27: tmp_i_i [10/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 28>: 7.00ns
ST_28: tmp_i_i [9/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 29>: 7.00ns
ST_29: tmp_i_i [8/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 30>: 7.00ns
ST_30: tmp_i_i [7/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 31>: 7.00ns
ST_31: tmp_i_i [6/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 32>: 7.00ns
ST_32: tmp_i_i [5/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 33>: 7.00ns
ST_33: tmp_i_i [4/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 34>: 7.00ns
ST_34: tmp_i_i [3/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 35>: 7.00ns
ST_35: tmp_i_i [2/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 36>: 7.00ns
ST_36: tmp_i_i [1/11] 7.00ns
:6  %tmp_i_i = call float @_ssdm_op_FRSqrt(float %x_assign) nounwind


 <State 37>: 5.70ns
ST_37: p_Result_11 [1/1] 0.00ns
:2  %p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_7, i31 1065353216) nounwind

ST_37: ret_i_i_i_i [1/1] 0.00ns
:3  %ret_i_i_i_i = bitcast i32 %p_Result_11 to float

ST_37: cosThetaA_int [4/4] 5.70ns
:7  %cosThetaA_int = fmul float %ret_i_i_i_i, %tmp_i_i


 <State 38>: 5.70ns
ST_38: cosThetaA_int [3/4] 5.70ns
:7  %cosThetaA_int = fmul float %ret_i_i_i_i, %tmp_i_i


 <State 39>: 5.70ns
ST_39: cosThetaA_int [2/4] 5.70ns
:7  %cosThetaA_int = fmul float %ret_i_i_i_i, %tmp_i_i


 <State 40>: 5.70ns
ST_40: cosThetaA_int [1/4] 5.70ns
:7  %cosThetaA_int = fmul float %ret_i_i_i_i, %tmp_i_i


 <State 41>: 7.26ns
ST_41: sinThetaA_int [4/4] 5.70ns
:8  %sinThetaA_int = fmul float %cosThetaA_int, %tanThetaA

ST_41: p_Val2_7 [1/1] 0.00ns
:9  %p_Val2_7 = bitcast float %cosThetaA_int to i32

ST_41: p_Result_12 [1/1] 0.00ns
:10  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)

ST_41: stg_152 [1/1] 0.00ns
:11  br i1 %p_Result_12, label %5, label %6

ST_41: tmp_87 [5/5] 7.26ns
:0  %tmp_87 = fadd float %cosThetaA_int, 1.000000e+00

ST_41: tmp_86 [5/5] 7.26ns
:0  %tmp_86 = fsub float 1.000000e+00, %cosThetaA_int


 <State 42>: 7.26ns
ST_42: sinThetaA_int [3/4] 5.70ns
:8  %sinThetaA_int = fmul float %cosThetaA_int, %tanThetaA

ST_42: tmp_87 [4/5] 7.26ns
:0  %tmp_87 = fadd float %cosThetaA_int, 1.000000e+00

ST_42: tmp_86 [4/5] 7.26ns
:0  %tmp_86 = fsub float 1.000000e+00, %cosThetaA_int


 <State 43>: 7.26ns
ST_43: sinThetaA_int [2/4] 5.70ns
:8  %sinThetaA_int = fmul float %cosThetaA_int, %tanThetaA

ST_43: tmp_87 [3/5] 7.26ns
:0  %tmp_87 = fadd float %cosThetaA_int, 1.000000e+00

ST_43: tmp_86 [3/5] 7.26ns
:0  %tmp_86 = fsub float 1.000000e+00, %cosThetaA_int


 <State 44>: 7.26ns
ST_44: sinThetaA_int [1/4] 5.70ns
:8  %sinThetaA_int = fmul float %cosThetaA_int, %tanThetaA

ST_44: tmp_87 [2/5] 7.26ns
:0  %tmp_87 = fadd float %cosThetaA_int, 1.000000e+00

ST_44: tmp_86 [2/5] 7.26ns
:0  %tmp_86 = fsub float 1.000000e+00, %cosThetaA_int


 <State 45>: 7.26ns
ST_45: tmp_87 [1/5] 7.26ns
:0  %tmp_87 = fadd float %cosThetaA_int, 1.000000e+00

ST_45: tmp_86 [1/5] 7.26ns
:0  %tmp_86 = fsub float 1.000000e+00, %cosThetaA_int


 <State 46>: 6.08ns
ST_46: tanThetaAdiv2 [16/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_46: tanThetaAdiv2_1 [16/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 47>: 6.08ns
ST_47: tanThetaAdiv2 [15/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_47: tanThetaAdiv2_1 [15/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 48>: 6.08ns
ST_48: tanThetaAdiv2 [14/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_48: tanThetaAdiv2_1 [14/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 49>: 6.08ns
ST_49: tanThetaAdiv2 [13/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_49: tanThetaAdiv2_1 [13/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 50>: 6.08ns
ST_50: tanThetaAdiv2 [12/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_50: tanThetaAdiv2_1 [12/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 51>: 6.08ns
ST_51: tanThetaAdiv2 [11/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_51: tanThetaAdiv2_1 [11/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 52>: 6.08ns
ST_52: tanThetaAdiv2 [10/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_52: tanThetaAdiv2_1 [10/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 53>: 6.08ns
ST_53: tanThetaAdiv2 [9/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_53: tanThetaAdiv2_1 [9/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 54>: 6.08ns
ST_54: tanThetaAdiv2 [8/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_54: tanThetaAdiv2_1 [8/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 55>: 6.08ns
ST_55: tanThetaAdiv2 [7/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_55: tanThetaAdiv2_1 [7/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 56>: 6.08ns
ST_56: tanThetaAdiv2 [6/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_56: tanThetaAdiv2_1 [6/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 57>: 6.08ns
ST_57: tanThetaAdiv2 [5/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_57: tanThetaAdiv2_1 [5/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 58>: 6.08ns
ST_58: tanThetaAdiv2 [4/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_58: tanThetaAdiv2_1 [4/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 59>: 6.08ns
ST_59: tanThetaAdiv2 [3/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_59: tanThetaAdiv2_1 [3/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 60>: 6.08ns
ST_60: tanThetaAdiv2 [2/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_60: tanThetaAdiv2_1 [2/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int


 <State 61>: 7.65ns
ST_61: tanThetaAdiv2 [1/16] 6.08ns
:1  %tanThetaAdiv2 = fdiv float %sinThetaA_int, %tmp_87

ST_61: stg_197 [1/1] 1.57ns
:2  br label %7

ST_61: tanThetaAdiv2_1 [1/16] 6.08ns
:1  %tanThetaAdiv2_1 = fdiv float %tmp_86, %sinThetaA_int

ST_61: stg_199 [1/1] 1.57ns
:2  br label %7


 <State 62>: 5.70ns
ST_62: tanThetaAdiv [1/1] 0.00ns
:0  %tanThetaAdiv = phi float [ %tanThetaAdiv2_1, %5 ], [ %tanThetaAdiv2, %6 ]

ST_62: tmp_88 [4/4] 5.70ns
:1  %tmp_88 = fmul float %tanThetaAdiv, %tanThetaAdiv


 <State 63>: 5.70ns
ST_63: tmp_88 [3/4] 5.70ns
:1  %tmp_88 = fmul float %tanThetaAdiv, %tanThetaAdiv


 <State 64>: 5.70ns
ST_64: tmp_88 [2/4] 5.70ns
:1  %tmp_88 = fmul float %tanThetaAdiv, %tanThetaAdiv


 <State 65>: 5.70ns
ST_65: tmp_88 [1/4] 5.70ns
:1  %tmp_88 = fmul float %tanThetaAdiv, %tanThetaAdiv


 <State 66>: 7.26ns
ST_66: x_assign_2 [5/5] 7.26ns
:2  %x_assign_2 = fadd float %tmp_88, 1.000000e+00


 <State 67>: 7.26ns
ST_67: x_assign_2 [4/5] 7.26ns
:2  %x_assign_2 = fadd float %tmp_88, 1.000000e+00


 <State 68>: 7.26ns
ST_68: x_assign_2 [3/5] 7.26ns
:2  %x_assign_2 = fadd float %tmp_88, 1.000000e+00


 <State 69>: 7.26ns
ST_69: x_assign_2 [2/5] 7.26ns
:2  %x_assign_2 = fadd float %tmp_88, 1.000000e+00


 <State 70>: 7.26ns
ST_70: x_assign_2 [1/5] 7.26ns
:2  %x_assign_2 = fadd float %tmp_88, 1.000000e+00


 <State 71>: 7.00ns
ST_71: cosThetaAdiv2_int [11/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 72>: 7.00ns
ST_72: cosThetaAdiv2_int [10/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 73>: 7.00ns
ST_73: cosThetaAdiv2_int [9/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 74>: 7.00ns
ST_74: cosThetaAdiv2_int [8/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 75>: 7.00ns
ST_75: cosThetaAdiv2_int [7/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 76>: 7.00ns
ST_76: cosThetaAdiv2_int [6/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 77>: 7.00ns
ST_77: cosThetaAdiv2_int [5/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 78>: 7.00ns
ST_78: cosThetaAdiv2_int [4/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 79>: 7.00ns
ST_79: cosThetaAdiv2_int [3/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 80>: 7.00ns
ST_80: cosThetaAdiv2_int [2/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 81>: 7.00ns
ST_81: cosThetaAdiv2_int [1/11] 7.00ns
:3  %cosThetaAdiv2_int = call float @_ssdm_op_FRSqrt(float %x_assign_2) nounwind


 <State 82>: 5.70ns
ST_82: tmp_89 [4/4] 5.70ns
:4  %tmp_89 = fmul float %cosThetaAdiv2_int, %tanThetaAdiv


 <State 83>: 5.70ns
ST_83: tmp_89 [3/4] 5.70ns
:4  %tmp_89 = fmul float %cosThetaAdiv2_int, %tanThetaAdiv


 <State 84>: 5.70ns
ST_84: tmp_89 [2/4] 5.70ns
:4  %tmp_89 = fmul float %cosThetaAdiv2_int, %tanThetaAdiv

ST_84: storemerge1 [1/1] 1.37ns
:1  %storemerge1 = select i1 %p_Result_10, float 0xBFE6A09E60000000, float 0x3FE6A09E60000000

ST_84: stg_225 [1/1] 1.57ns
:2  br label %8

ST_84: p_s [1/1] 1.37ns
:1  %p_s = select i1 %p_Result_s, float 0.000000e+00, float 1.000000e+00

ST_84: p_1 [1/1] 1.37ns
:2  %p_1 = select i1 %p_Result_s, float 1.000000e+00, float 0.000000e+00

ST_84: stg_228 [1/1] 1.57ns
:3  br label %8


 <State 85>: 7.27ns
ST_85: tmp_89 [1/4] 5.70ns
:4  %tmp_89 = fmul float %cosThetaAdiv2_int, %tanThetaAdiv

ST_85: stg_230 [1/1] 1.57ns
:5  br label %8

ST_85: cosThetaAdiv2_write_assign [1/1] 0.00ns
:0  %cosThetaAdiv2_write_assign = phi float [ %cosThetaAdiv2_int, %7 ], [ %storemerge1, %3 ], [ %p_s, %1 ]

ST_85: sinThetaAdiv2_write_assign [1/1] 0.00ns
:1  %sinThetaAdiv2_write_assign = phi float [ %tmp_89, %7 ], [ 0x3FE6A09E60000000, %3 ], [ %p_1, %1 ]

ST_85: newret [1/1] 0.00ns
:2  %newret = insertvalue { float, float } undef, float %cosThetaAdiv2_write_assign, 0

ST_85: newret2 [1/1] 0.00ns
:3  %newret2 = insertvalue { float, float } %newret, float %sinThetaAdiv2_write_assign, 1

ST_85: stg_235 [1/1] 0.00ns
:4  ret { float, float } %newret2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_M_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_M_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_M_imag_read              (read          ) [ 01111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_read              (read          ) [ 01111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s                   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                      (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_4                   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_1                    (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_cast                 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_cast                 (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ult                        (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs_i                   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
demorgan                   (or            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_98                     (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                      (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ult3                       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs_i1                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
demorgan5                  (or            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_103                    (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_7                 (bitselect     ) [ 01111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
p_Result_10                (bitselect     ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
p_Result_s                 (bitselect     ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tanThetaA                  (fdiv          ) [ 01000000000000000111111111111111111111111111100000000000000000000000000000000000000000]
tmp_s                      (fmul          ) [ 01000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
x_assign                   (fadd          ) [ 01000000000000000000000000111111111110000000000000000000000000000000000000000000000000]
tmp_i_i                    (frsqrt        ) [ 01000000000000000000000000000000000001111000000000000000000000000000000000000000000000]
p_Result_11                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i_i                (bitcast       ) [ 01000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
cosThetaA_int              (fmul          ) [ 01000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
p_Val2_7                   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_12                (bitselect     ) [ 01000000000000000000000000000000000000000111111111111111111111000000000000000000000000]
stg_152                    (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sinThetaA_int              (fmul          ) [ 01000000000000000000000000000000000000000000011111111111111111000000000000000000000000]
tmp_87                     (fadd          ) [ 01000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
tmp_86                     (fsub          ) [ 01000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
tanThetaAdiv2              (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
stg_197                    (br            ) [ 01000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
tanThetaAdiv2_1            (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
stg_199                    (br            ) [ 01000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
tanThetaAdiv               (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000111111111111111111111111]
tmp_88                     (fmul          ) [ 01000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
x_assign_2                 (fadd          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000111111111110000]
cosThetaAdiv2_int          (frsqrt        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
storemerge1                (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
stg_225                    (br            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
p_s                        (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
p_1                        (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
stg_228                    (br            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_89                     (fmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_230                    (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cosThetaAdiv2_write_assign (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
sinThetaAdiv2_write_assign (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
newret                     (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newret2                    (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_235                    (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FRSqrt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="A_M_imag_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_M_imag_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="A_M_real_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_M_real_read/1 "/>
</bind>
</comp>

<comp id="48" class="1005" name="tanThetaAdiv_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="1"/>
<pin id="50" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="tanThetaAdiv (phireg) "/>
</bind>
</comp>

<comp id="51" class="1004" name="tanThetaAdiv_phi_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="32" slack="1"/>
<pin id="55" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tanThetaAdiv/62 "/>
</bind>
</comp>

<comp id="58" class="1005" name="cosThetaAdiv2_write_assign_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cosThetaAdiv2_write_assign (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="cosThetaAdiv2_write_assign_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="4"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="32" slack="1"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="4" bw="32" slack="1"/>
<pin id="67" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cosThetaAdiv2_write_assign/85 "/>
</bind>
</comp>

<comp id="69" class="1005" name="sinThetaAdiv2_write_assign_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sinThetaAdiv2_write_assign (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="sinThetaAdiv2_write_assign_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="4" bw="32" slack="1"/>
<pin id="79" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sinThetaAdiv2_write_assign/85 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/21 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_87/41 tmp_86/41 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign_2/66 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="cosThetaA_int/37 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="25"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="sinThetaA_int/41 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_88/62 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="20"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_89/82 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tanThetaA/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tanThetaAdiv2/46 tanThetaAdiv2_1/46 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="frsqrt(504) " fcode="frsqrt"/>
<opset="tmp_i_i/26 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="frsqrt(504) " fcode="frsqrt"/>
<opset="cosThetaAdiv2_int/71 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 p_Result_s/1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 tmp_86 "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tanThetaAdiv2 tanThetaAdiv2_1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_Val2_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="loc_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="loc_V_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="lhs_V_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="r_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_i_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ult_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="notrhs_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="demorgan_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="demorgan/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_V_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ult3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="notrhs_i1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="demorgan5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="demorgan5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Result_10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="83"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_11_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="36"/>
<pin id="257" dir="0" index="2" bw="31" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/37 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ret_i_i_i_i_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i/37 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_7/41 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_12_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/41 "/>
</bind>
</comp>

<comp id="277" class="1004" name="storemerge1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="83"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/84 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="83"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/84 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="83"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/84 "/>
</bind>
</comp>

<comp id="298" class="1004" name="newret_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/85 "/>
</bind>
</comp>

<comp id="304" class="1004" name="newret2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/85 "/>
</bind>
</comp>

<comp id="310" class="1005" name="A_M_imag_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_M_imag_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="A_M_real_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_M_real_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="demorgan_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="demorgan "/>
</bind>
</comp>

<comp id="324" class="1005" name="demorgan5_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="demorgan5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_Result_7_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="36"/>
<pin id="330" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="333" class="1005" name="p_Result_10_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="83"/>
<pin id="335" dir="1" index="1" bw="1" slack="83"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_Result_s_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="83"/>
<pin id="340" dir="1" index="1" bw="1" slack="83"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="344" class="1005" name="tanThetaA_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tanThetaA "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_s_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="356" class="1005" name="x_assign_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_i_i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="366" class="1005" name="ret_i_i_i_i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_i_i_i_i "/>
</bind>
</comp>

<comp id="371" class="1005" name="cosThetaA_int_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cosThetaA_int "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_Result_12_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="383" class="1005" name="sinThetaA_int_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sinThetaA_int "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_88_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="394" class="1005" name="x_assign_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="cosThetaAdiv2_int_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cosThetaAdiv2_int "/>
</bind>
</comp>

<comp id="405" class="1005" name="storemerge1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_s_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="57"><net_src comp="51" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="69" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="114"><net_src comp="51" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="51" pin="4"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="116" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="121"><net_src comp="48" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="42" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="87" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="158"><net_src comp="128" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="164"><net_src comp="42" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="36" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="166" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="194" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="180" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="204" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="200" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="190" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="166" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="228" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="176" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="18" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="61" pin="6"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="73" pin="6"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="36" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="318"><net_src comp="42" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="323"><net_src comp="216" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="240" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="142" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="336"><net_src comp="246" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="341"><net_src comp="142" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="347"><net_src comp="122" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="354"><net_src comp="98" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="359"><net_src comp="82" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="364"><net_src comp="132" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="369"><net_src comp="261" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="374"><net_src comp="102" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="382"><net_src comp="269" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="106" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="392"><net_src comp="110" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="397"><net_src comp="93" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="402"><net_src comp="137" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="408"><net_src comp="277" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="413"><net_src comp="284" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="418"><net_src comp="291" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="73" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_M_real | {}
	Port: A_M_imag | {}
 - Input state : 
	Port: dut_calc_angle<float, float> : A_M_real | {1 }
	Port: dut_calc_angle<float, float> : A_M_imag | {1 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		lhs_V_cast : 2
		r_V : 3
		tmp_i_cast : 2
		ult : 4
		notrhs_i : 2
		demorgan : 5
		stg_98 : 5
		r_V_1 : 3
		ult3 : 4
		notrhs_i1 : 2
		demorgan5 : 5
		stg_103 : 5
		p_Result_7 : 1
		p_Result_10 : 1
		p_Result_s : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		ret_i_i_i_i : 1
		cosThetaA_int : 2
	State 38
	State 39
	State 40
	State 41
		p_Result_12 : 1
		stg_152 : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		tmp_88 : 1
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		cosThetaAdiv2_write_assign : 1
		sinThetaAdiv2_write_assign : 1
		newret : 2
		newret2 : 3
		stg_235 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_122        |    0    |   761   |   994   |
|          |        grp_fu_128        |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_98        |    3    |   143   |   321   |
|          |        grp_fu_102        |    3    |   143   |   321   |
|   fmul   |        grp_fu_106        |    3    |   143   |   321   |
|          |        grp_fu_110        |    3    |   143   |   321   |
|          |        grp_fu_116        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_82        |    2    |   205   |   390   |
|   fadd   |         grp_fu_87        |    2    |   205   |   390   |
|          |         grp_fu_93        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|  frsqrt  |        grp_fu_132        |    9    |   245   |   416   |
|          |        grp_fu_137        |    9    |   245   |   416   |
|----------|--------------------------|---------|---------|---------|
|          |    storemerge1_fu_277    |    0    |    0    |    32   |
|  select  |        p_s_fu_284        |    0    |    0    |    32   |
|          |        p_1_fu_291        |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    add   |        r_V_fu_194        |    0    |    0    |    8    |
|          |       r_V_1_fu_222       |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |        ult_fu_204        |    0    |    0    |    3    |
|   icmp   |      notrhs_i_fu_210     |    0    |    0    |    3    |
|          |        ult3_fu_228       |    0    |    0    |    3    |
|          |     notrhs_i1_fu_234     |    0    |    0    |    3    |
|----------|--------------------------|---------|---------|---------|
|    or    |      demorgan_fu_216     |    0    |    0    |    1    |
|          |     demorgan5_fu_240     |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|   read   | A_M_imag_read_read_fu_36 |    0    |    0    |    0    |
|          | A_M_real_read_read_fu_42 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_142        |    0    |    0    |    0    |
| bitselect|    p_Result_10_fu_246    |    0    |    0    |    0    |
|          |    p_Result_12_fu_269    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       loc_V_fu_166       |    0    |    0    |    0    |
|          |      loc_V_1_fu_180      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     lhs_V_cast_fu_190    |    0    |    0    |    0    |
|          |     tmp_i_cast_fu_200    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_11_fu_254    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|insertvalue|       newret_fu_298      |    0    |    0    |    0    |
|          |      newret2_fu_304      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    39   |   3342  |   5721  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      A_M_imag_read_reg_310      |   32   |
|      A_M_real_read_reg_315      |   32   |
|      cosThetaA_int_reg_371      |   32   |
|    cosThetaAdiv2_int_reg_399    |   32   |
|cosThetaAdiv2_write_assign_reg_58|   32   |
|        demorgan5_reg_324        |    1   |
|         demorgan_reg_320        |    1   |
|           p_1_reg_415           |   32   |
|       p_Result_10_reg_333       |    1   |
|       p_Result_12_reg_379       |    1   |
|        p_Result_7_reg_328       |    1   |
|        p_Result_s_reg_338       |    1   |
|           p_s_reg_410           |   32   |
|             reg_149             |   32   |
|             reg_155             |   32   |
|       ret_i_i_i_i_reg_366       |   32   |
|      sinThetaA_int_reg_383      |   32   |
|sinThetaAdiv2_write_assign_reg_69|   32   |
|       storemerge1_reg_405       |   32   |
|        tanThetaA_reg_344        |   32   |
|       tanThetaAdiv_reg_48       |   32   |
|          tmp_88_reg_389         |   32   |
|         tmp_i_i_reg_361         |   32   |
|          tmp_s_reg_351          |   32   |
|        x_assign_2_reg_394       |   32   |
|         x_assign_reg_356        |   32   |
+---------------------------------+--------+
|              Total              |   646  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_87 |  p0  |   2  |  32  |   64   ||    32   |
|  grp_fu_87 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_102 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_122 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_122 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_128 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_128 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   448  ||  10.997 ||   224   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   39   |    -   |  3342  |  5721  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   224  |
|  Register |    -   |    -   |   646  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   39   |   10   |  3988  |  5945  |
+-----------+--------+--------+--------+--------+
