<stg><name>vel_der</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:0 %p_read_7 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:1 %p_read_8 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:2 %p_read_9 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:5 %p_read28 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read2

]]></Node>
<StgValue><ssdm name="p_read28"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:6 %p_read17 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read1

]]></Node>
<StgValue><ssdm name="p_read17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:7 %p_read_10 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="89" op_0_bw="64">
<![CDATA[
entry:8 %Q_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_V_2_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="177" op_0_bw="64">
<![CDATA[
entry:9 %p_Val2_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_3_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="86" op_0_bw="64">
<![CDATA[
entry:10 %r_in_V_0_01_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_in_V_0_01_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="86" op_0_bw="64">
<![CDATA[
entry:11 %r_in_V_1_02_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_in_V_1_02_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="86" op_0_bw="64">
<![CDATA[
entry:12 %r_in_V_2_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_in_V_2_03_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85" op_3_bw="85" op_4_bw="85" op_5_bw="85" op_6_bw="85" op_7_bw="86" op_8_bw="86" op_9_bw="86">
<![CDATA[
entry:13 %call_ln0 = call void @vel_der_Pipeline_add_constant_loop, i85 %p_read_10, i85 %p_read17, i85 %p_read28, i85 %p_read_9, i85 %p_read_8, i85 %p_read_7, i86 %r_in_V_2_03_loc, i86 %r_in_V_1_02_loc, i86 %r_in_V_0_01_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85" op_3_bw="85" op_4_bw="85" op_5_bw="85" op_6_bw="85" op_7_bw="86" op_8_bw="86" op_9_bw="86">
<![CDATA[
entry:13 %call_ln0 = call void @vel_der_Pipeline_add_constant_loop, i85 %p_read_10, i85 %p_read17, i85 %p_read28, i85 %p_read_9, i85 %p_read_8, i85 %p_read_7, i86 %r_in_V_2_03_loc, i86 %r_in_V_1_02_loc, i86 %r_in_V_0_01_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:4 %i_read_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %i_read

]]></Node>
<StgValue><ssdm name="i_read_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="86" op_0_bw="86" op_1_bw="0">
<![CDATA[
entry:14 %r_in_V_2_03_loc_load = load i86 %r_in_V_2_03_loc

]]></Node>
<StgValue><ssdm name="r_in_V_2_03_loc_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="86" op_0_bw="86" op_1_bw="0">
<![CDATA[
entry:15 %r_in_V_1_02_loc_load = load i86 %r_in_V_1_02_loc

]]></Node>
<StgValue><ssdm name="r_in_V_1_02_loc_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="86" op_0_bw="86" op_1_bw="0">
<![CDATA[
entry:16 %r_in_V_0_01_loc_load = load i86 %r_in_V_0_01_loc

]]></Node>
<StgValue><ssdm name="r_in_V_0_01_loc_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="86" op_2_bw="86" op_3_bw="86" op_4_bw="177">
<![CDATA[
entry:17 %call_ln0 = call void @vel_der_Pipeline_sq_sum_loop, i86 %r_in_V_0_01_loc_load, i86 %r_in_V_1_02_loc_load, i86 %r_in_V_2_03_loc_load, i177 %p_Val2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="86" op_0_bw="86" op_1_bw="86" op_2_bw="86" op_3_bw="86" op_4_bw="2">
<![CDATA[
entry:25 %tmp_4 = mux i86 @_ssdm_op_Mux.ap_auto.3i86.i2, i86 %r_in_V_0_01_loc_load, i86 %r_in_V_1_02_loc_load, i86 %r_in_V_2_03_loc_load, i2 %i_read_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="86" op_2_bw="86" op_3_bw="86" op_4_bw="177">
<![CDATA[
entry:17 %call_ln0 = call void @vel_der_Pipeline_sq_sum_loop, i86 %r_in_V_0_01_loc_load, i86 %r_in_V_1_02_loc_load, i86 %r_in_V_2_03_loc_load, i177 %p_Val2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry:3 %mu_V_read_1 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %mu_V_read

]]></Node>
<StgValue><ssdm name="mu_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
entry:18 %p_Val2_3_loc_load = load i177 %p_Val2_3_loc

]]></Node>
<StgValue><ssdm name="p_Val2_3_loc_load"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="89">
<![CDATA[
entry:19 %call_ln0 = call void @vel_der_Pipeline_sqrt_loop, i177 %p_Val2_3_loc_load, i89 %Q_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="86" op_0_bw="85">
<![CDATA[
entry:21 %sext_ln859 = sext i85 %mu_V_read_1

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="122" op_0_bw="122" op_1_bw="86" op_2_bw="177">
<![CDATA[
entry:22 %mu_over_r_squared_V = call i122 @division, i86 %sext_ln859, i177 %p_Val2_3_loc_load

]]></Node>
<StgValue><ssdm name="mu_over_r_squared_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="89">
<![CDATA[
entry:19 %call_ln0 = call void @vel_der_Pipeline_sqrt_loop, i177 %p_Val2_3_loc_load, i89 %Q_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="122" op_0_bw="122" op_1_bw="86" op_2_bw="177">
<![CDATA[
entry:22 %mu_over_r_squared_V = call i122 @division, i86 %sext_ln859, i177 %p_Val2_3_loc_load

]]></Node>
<StgValue><ssdm name="mu_over_r_squared_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="89" op_0_bw="89" op_1_bw="0">
<![CDATA[
entry:20 %Q_V_2_loc_load = load i89 %Q_V_2_loc

]]></Node>
<StgValue><ssdm name="Q_V_2_loc_load"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="144" op_0_bw="144" op_1_bw="89" op_2_bw="55">
<![CDATA[
entry:23 %shl_ln = bitconcatenate i144 @_ssdm_op_BitConcatenate.i144.i89.i55, i89 %Q_V_2_loc_load, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="177" op_0_bw="144">
<![CDATA[
entry:24 %zext_ln45 = zext i144 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="122" op_0_bw="122" op_1_bw="86" op_2_bw="177">
<![CDATA[
entry:26 %versor_r_i_V = call i122 @division, i86 %tmp_4, i177 %zext_ln45

]]></Node>
<StgValue><ssdm name="versor_r_i_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="122" op_0_bw="122" op_1_bw="86" op_2_bw="177">
<![CDATA[
entry:26 %versor_r_i_V = call i122 @division, i86 %tmp_4, i177 %zext_ln45

]]></Node>
<StgValue><ssdm name="versor_r_i_V"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="177" op_0_bw="177" op_1_bw="122" op_2_bw="55">
<![CDATA[
entry:27 %shl_ln1 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %mu_over_r_squared_V, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="177" op_0_bw="177" op_1_bw="122" op_2_bw="55">
<![CDATA[
entry:28 %shl_ln887_1 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %versor_r_i_V, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln887_1"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177">
<![CDATA[
entry:29 %op_V = call i177 @multiply, i177 %shl_ln1, i177 %shl_ln887_1

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="140" op_0_bw="177">
<![CDATA[
entry:30 %trunc_ln1454 = trunc i177 %op_V

]]></Node>
<StgValue><ssdm name="trunc_ln1454"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry:31 %r_V = sub i140 0, i140 %trunc_ln1454

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="85" op_0_bw="85" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %dv_dt_V_write_assign = partselect i85 @_ssdm_op_PartSelect.i85.i140.i32.i32, i140 %r_V, i32 55, i32 139

]]></Node>
<StgValue><ssdm name="dv_dt_V_write_assign"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="85">
<![CDATA[
entry:33 %ret_ln48 = ret i85 %dv_dt_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
