LISTING FOR LOGIC DESCRIPTION FILE: PD1604.pld                       Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Apr 09 08:16:52 2025

  1:Name     PD1604 ;
  2:PartNo   GAL22V10D ;
  3:Date     20.03.2025 ;
  4:Revision 02 ;
  5:Designer Oleksandr Kolodkin ;
  6:Company  ZTR ;
  7:Assembly TPU 210066/00/02 ;
  8:Location D15   ;
  9:Device   g22v10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1   = PCLK                    ; /*                                 */ 
 13:PIN 2   = A31                     ; /*                                 */
 14:PIN 3   = A30                     ; /*                                 */
 15:PIN 4   = A29                     ; /*                                 */ 
 16:PIN 5   = A28                     ; /*                                 */ 
 17:PIN 6   = A23                     ; /*                                 */ 
 18:PIN 7   = A22                     ; /*                                 */ 
 19:PIN 8   = A21                     ; /*                                 */ 
 20:PIN 9   = A20                     ; /*                                 */ 
 21:PIN 10  = RESET                   ; /*                                 */ 
 22:PIN 11  = ALE                     ; /*                                 */ 
 23:PIN 13  = READ                    ; /*                                 */
 24:PIN 14  = WRITE                   ; /*                                 */ 
 25:PIN 20  = MEM_RF                  ; /*                                 */ 
 26:
 27:/* *************** OUTPUT PINS *********************/
 28:
 29:PIN 15  = P15                     ; /*                                 */ 
 30:PIN 16  = P16                     ; /*                                 */ 
 31:PIN 17  = WATCHDOG                ; /*                                 */ 
 32:PIN 18  = BUS_OE                  ; /*                                 */
 33:PIN 19  = WAIT                    ; /*                                 */ 
 34:
 35:PIN 21  = T0                      ; /*                                 */ 
 36:PIN 22  = T1                      ; /*                                 */ 
 37:PIN 23  = T2                      ; /*                                 */
 38:
 39:FIELD TIMER = [T2..0];
 40:
 41:SEQUENCE TIMER {
 42:  PRESENT 0
 43:    IF !RESET & !A31 & A30 & A29 & A28 & !ALE & MEM_RF NEXT 1;
 44:    DEFAULT NEXT 0;
 45:
 46:  PRESENT 1
 47:    IF RESET NEXT 0;
 48:    DEFAULT NEXT 2;
 49:
 50:  PRESENT 2
 51:    IF RESET NEXT 0;
 52:    DEFAULT NEXT 3;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: PD1604.pld                       Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Apr 09 08:16:52 2025

 54:  PRESENT 3
 55:    IF RESET NEXT 0;
 56:    DEFAULT NEXT 4;
 57:
 58:  PRESENT 4
 59:    IF RESET NEXT 0;
 60:    DEFAULT NEXT 5;
 61:
 62:  PRESENT 5
 63:    IF RESET NEXT 0;
 64:    DEFAULT NEXT 7;
 65:
 66:  PRESENT 7
 67:    IF RESET # ALE NEXT 0;
 68:    DEFAULT NEXT 7;
 69:}
 70:
 71:TIMER.AR = 'b'0;
 72:TIMER.SP = 'b'0;
 73:
 74:WRITE.OE  = 'b'0;
 75:MEM_RF.OE = 'b'0;
 76:
 77:
 78:P15 = !RESET & A31 & A30 & A29 & A28 & !ALE & READ;
 79:P16 = 'b'0;
 80:P17 = !RESET & A31 & !A30 & A29 & !A28 & !A23 & !A22 & A21 & !A20 & !ALE;
 81:
 82:BUS_OE = 'b'1;
 83:WAIT = !RESET & MEM_RF & !ALE & !A31 & A30 & A29 & A28 & TIMER:[1..5];
 84:
 85:
 86:
 87:    
 88:
 89:



Jedec Fuse Checksum       (7418)
Jedec Transmit Checksum   (954d)
