// Seed: 3911055891
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = "" == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(-1),
      .id_1(id_2),
      .id_2(id_1),
      .id_3(-1),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(1'b0),
      .id_8(-1'b0 || (-1)),
      .id_9(id_4),
      .id_10(id_1 - id_2 == id_1),
      .id_11(-1),
      .id_12(id_1),
      .id_13(1'b0 * (-1) != id_1),
      .id_14(1),
      .id_15(1'h0),
      .id_16(-1'b0)
  );
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
endmodule
