
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002612                       # Number of seconds simulated
sim_ticks                                  2611965500                       # Number of ticks simulated
final_tick                                 2611965500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100160                       # Simulator instruction rate (inst/s)
host_op_rate                                   169613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20482011                       # Simulator tick rate (ticks/s)
host_mem_usage                                5282304                       # Number of bytes of host memory used
host_seconds                                   127.52                       # Real time elapsed on the host
sim_insts                                    12772856                       # Number of instructions simulated
sim_ops                                      21629886                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          239488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher      1618752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1905856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       239488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        239488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher        25293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 29                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           91688807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2474765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher     15338641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher    619744786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher       416545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             729663543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      91688807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91688807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          710576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               710576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          710576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          91688807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2474765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher     15338641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher    619744786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher       416545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            730374119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         29                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29787                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       29                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1904832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1906368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2611964507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29787                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   29                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    636.892163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   514.023319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.735518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          107      3.58%      3.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115      3.85%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          831     27.83%     35.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           76      2.55%     37.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119      3.99%     41.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          472     15.81%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           85      2.85%     60.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          218      7.30%     67.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          963     32.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2986                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    853131189                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1411187439                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  148815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28660.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.33                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47407.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       729.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    729.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      87602.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 19599300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 10390710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               199077480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            150075870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1162080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       149713920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2962080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        467062440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1052902920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            403.107514                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2279824270                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       516500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22366000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1943791750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7714004                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     309258730                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    328318516                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1792140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   937365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13423200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16690170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2026560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        88535820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        44570880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        550097760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              753723015                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            288.565456                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2570084728                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3968004                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15164000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2259859500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    116071509                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      22748768                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    194153719                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4240843                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4240843                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17977                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4174951                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24314                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2560                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4174951                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4029559                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           145392                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13962                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4207276                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      180503                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3232                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            51                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      202795                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           137                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   782                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5223932                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             352457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13227815                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4240843                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4053873                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4402189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           433                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           60                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    202720                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  6817                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4773249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.715411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.637883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   399570      8.37%      8.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    18694      0.39%      8.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28364      0.59%      9.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    19720      0.41%      9.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    38921      0.82%     10.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3948006     82.71%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    30835      0.65%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    20586      0.43%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   268553      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4773249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.811811                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.532157                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   325715                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 87265                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4324973                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17234                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18062                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22403252                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18062                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   341495                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   60207                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19387                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4326110                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7988                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22307729                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    68                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3106                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1788                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            26600136                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              61785553                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27593094                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            132767                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25810377                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   789759                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                879                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            881                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     26016                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4232337                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200188                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             18069                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15050                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22143166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1016                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  21988364                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6233                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          514295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       658699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            234                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4773249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.606582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.391308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              275919      5.78%      5.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               75858      1.59%      7.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91760      1.92%      9.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               76659      1.61%     10.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               81223      1.70%     12.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3988373     83.56%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               89530      1.88%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56344      1.18%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37583      0.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4773249                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   42939     87.58%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    34      0.07%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2917      5.95%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3035      6.19%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                19      0.04%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               87      0.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14809      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17514435     79.65%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3703      0.02%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  5356      0.02%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               48226      0.22%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4207239     19.13%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              185919      0.85%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7524      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1153      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21988364                       # Type of FU issued
system.cpu.iq.rate                           4.209160                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       49031                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002230                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           48669165                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22579656                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21857041                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              136076                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              78879                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        67125                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21954494                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   68092                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            40783                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        72811                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          318                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        34067                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          764                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18062                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   58657                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   807                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22144182                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                86                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4232337                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               200188                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                886                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   782                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2936                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        22435                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25371                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              21945139                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4205966                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43225                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4386469                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4169935                       # Number of branches executed
system.cpu.iew.exec_stores                     180503                       # Number of stores executed
system.cpu.iew.exec_rate                     4.200885                       # Inst execution rate
system.cpu.iew.wb_sent                       21933697                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      21924166                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  17334581                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22321909                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.196870                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.776573                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          514236                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             782                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18017                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4697200                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.604847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.483533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       279065      5.94%      5.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       112168      2.39%      8.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        74234      1.58%      9.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        91769      1.95%     11.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        35440      0.75%     12.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3946522     84.02%     96.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14819      0.32%     96.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        14805      0.32%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       128378      2.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4697200                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12772856                       # Number of instructions committed
system.cpu.commit.committedOps               21629886                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4325647                       # Number of memory references committed
system.cpu.commit.loads                       4159526                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4142089                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63641                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  21571716                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16053                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         8746      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17239713     79.70%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3692      0.02%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             5341      0.02%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          46747      0.22%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4153131     19.20%     99.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         165371      0.76%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         6395      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          750      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21629886                       # Class of committed instruction
system.cpu.commit.bw_lim_events                128378                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     26712931                       # The number of ROB reads
system.cpu.rob.rob_writes                    44365486                       # The number of ROB writes
system.cpu.timesIdled                            4005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          450683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12772856                       # Number of Instructions Simulated
system.cpu.committedOps                      21629886                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.408987                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.408987                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.445066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.445066                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 26943736                       # number of integer regfile reads
system.cpu.int_regfile_writes                17521160                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    121278                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    60995                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  20954446                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8555381                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12730579                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued     20060926                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     34493413                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     14410075                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            3                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        135547                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               160                       # number of replacements
system.cpu.dcache.tags.tagsinuse           482.727818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4328392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               721                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6003.317614                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    65.946102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   416.781717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.064400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.407013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.471414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          485                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.473633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.074219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8658010                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8658010                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4162315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4162315                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       166074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166074                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       4328389                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4328389                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4328389                       # number of overall hits
system.cpu.dcache.overall_hits::total         4328389                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           184                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            231                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          231                       # number of overall misses
system.cpu.dcache.overall_misses::total           231                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13557500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3929500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3929500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     17487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     17487000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17487000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4162499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4162499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       166121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       166121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4328620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4328620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4328620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4328620                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000283                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73682.065217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73682.065217                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83606.382979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83606.382979                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75701.298701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75701.298701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75701.298701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75701.298701                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               108                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu.dcache.writebacks::total                29                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          125                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          675                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          675                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3759500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3759500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     59710217                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     59710217                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9030500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9030500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9030500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     59710217                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68740717                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85016.129032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85016.129032                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85443.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85443.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 88459.580741                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 88459.580741                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85193.396226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85193.396226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85193.396226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 88459.580741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88016.282971                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued      1531993                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified      1567308                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit        31567                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          167                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         54452                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             28523                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.886189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              197220                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.792492                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1985798000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    51.462546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   453.423643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.100513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.885593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            434475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           434475                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       197220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          197220                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        197220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           197220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       197220                       # number of overall hits
system.cpu.icache.overall_hits::total          197220                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5500                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5500                       # number of overall misses
system.cpu.icache.overall_misses::total          5500                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    400216000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    400216000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    400216000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    400216000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    400216000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    400216000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       202720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       202720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       202720                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       202720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       202720                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       202720                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.027131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027131                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.027131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.027131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027131                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72766.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72766.545455                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72766.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72766.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72766.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72766.545455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             20248                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1758                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1758                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1758                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1758                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1758                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1758                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3742                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher        25299                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        25299                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3742                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3742                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher        25299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29041                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    296361500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    296361500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher   1992679411                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1992679411                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    296361500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    296361500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    296361500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher   1992679411                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2289040911                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018459                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018459                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018459                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018459                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018459                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.143257                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79198.690540                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79198.690540                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 78765.145302                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 78765.145302                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79198.690540                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79198.690540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79198.690540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 78765.145302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78821.008609                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads         4185                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores          750                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples         4935                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 10316.209726                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 10147.247431                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev  3063.526724                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::8192-10239         4883     98.95%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::10240-12287            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::12288-14335            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::14336-16383            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::16384-18431            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::18432-20479            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::20480-22527            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::22528-24575            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::24576-26623            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::26624-28671            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::28672-30719            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::30720-32767            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-34815            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::34816-36863            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::36864-38911            0      0.00%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::38912-40959           52      1.05%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::40960-43007            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::43008-45055            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total         4935                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples         4935                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 20765.957447                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 20171.898160                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 24923.493315                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535         4932     99.94%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     99.94% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06            3      0.06%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total         4935                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles       195578                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits         4935                       # TLB hits
system.feature_extraction_datapath.tlb.misses            3                       # TLB misses
system.feature_extraction_datapath.tlb.reads         4938                       # TLB reads
system.feature_extraction_datapath.tlb.updates            3                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.999392                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued        32606                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified        36536                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit         3525                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage         2952                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements            0                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse   108.188020                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs         4930                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs          117                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs    42.136752                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache     4.873920                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher   103.314100                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.009519                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.201785                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.211305                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022          112                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::3          105                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses        19864                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses        19864                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache         4181                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total         4181                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache          702                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total          702                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache         4883                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total         4883                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache         4883                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total         4883                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache            4                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total            4                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache           49                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total           49                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache           53                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total           53                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache           53                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total           53                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache       160000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total       160000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache      1960000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total      1960000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache      2120000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total      2120000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache      2120000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total      2120000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache         4185                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total         4185                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache          751                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total          751                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache         4936                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total         4936                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache         4936                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total         4936                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.000956                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.000956                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.065246                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.065246                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.010737                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.010737                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.010737                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.010737                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total        40000                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total        40000                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache            4                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache           49                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher          114                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total          114                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache           53                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache           53                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher          114                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache        84000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total        84000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache      1029000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total      1029000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      3572437                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total      3572437                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache      1113000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total      1113000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache      1113000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      3572437                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total      4685437                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.000956                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.000956                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.065246                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.065246                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.010737                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.010737                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.010737                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.033833                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total        21000                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 31337.166667                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 31337.166667                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 31337.166667                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 28056.508982                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         58672                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        28843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2611965500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29882                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28654                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               50                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              48                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        86599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        86599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1858240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1858240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        48000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1907328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              200                       # Total snoops (count)
system.membus.snoopTraffic                       9728                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29989                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.008570                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.092177                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29732     99.14%     99.14% # Request fanout histogram
system.membus.snoop_fanout::1                     257      0.86%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               29989                       # Request fanout histogram
system.membus.reqLayer2.occupancy            62769099                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          148059928                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3941602                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy             661170                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
