#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jan 15 02:08:29 2022
# Process ID: 25076
# Current directory: G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1
# Command line: vivado.exe -log design_reciever_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_reciever_wrapper.tcl -notrace
# Log file: G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper.vdi
# Journal file: G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_reciever_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/sources_1/bd/urllc_core/urllc_core.bd referred in sub-design design_reciever is not added in project.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.543 ; gain = 0.000
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.543 ; gain = 0.000
Command: link_design -top design_reciever_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ila_0_0/urllc_core_inst_0_ila_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_processing_system7_0_0/urllc_core_inst_0_processing_system7_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_1/urllc_core_inst_0_smartconnect_outer_1.dcp' for cell 'design_reciever_i/urllc_core_0/smartconnect_outer'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ad_buf_0_0/urllc_core_inst_0_ad_buf_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/ad_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_0_0/urllc_core_inst_0_mux_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_disable_sel2_0/urllc_core_inst_0_mux_disable_sel2_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux_disable_sel2'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_div_n_0_0/urllc_core_inst_0_div_n_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux/div_n_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_rtl_0/urllc_core_inst_0_mux_rtl_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/mux/mux_rtl'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_DDCWrapper_0_0/urllc_core_inst_0_DDCWrapper_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_FrameTriggerWrapper_0_0/urllc_core_inst_0_FrameTriggerWrapper_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ad2dma_rtl_0_0/urllc_core_inst_0_ad2dma_rtl_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/ad2dma_rtl_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_0_1/urllc_core_inst_0_mux_0_1.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_1_0/urllc_core_inst_0_mux_1_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_2_0/urllc_core_inst_0_mux_2_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_2'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_mux_3_0/urllc_core_inst_0_mux_3_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/mux_3'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_200M_0/urllc_core_inst_0_rst_ps7_0_200M_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_DUCWrapper_0_0/urllc_core_inst_0_DUCWrapper_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/DUCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ad2dma_rtl_0_1/urllc_core_inst_0_ad2dma_rtl_0_1.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/ad2dma_rtl_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_120M_0/urllc_core_inst_0_rst_ps7_0_120M_0.dcp' for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_0_0/urllc_core_inst_0_axi_gpio_0_0.dcp' for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_1_0/urllc_core_inst_0_axi_gpio_1_0.dcp' for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_100M_0/urllc_core_inst_0_clk_wiz_100M_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_clock_reset_0/urllc_core_inst_0_proc_clock_reset_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_data_reset_8M_0/urllc_core_inst_0_proc_data_reset_8M_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_0/urllc_core_inst_0_smartconnect_outer_0.dcp' for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1258.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 841 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_reciever_i/urllc_core_0/ila_0 UUID: 24be3dda-fee1-515a-8bb9-6f349fd4e411 
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_200M_0/urllc_core_inst_0_rst_ps7_0_200M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_200M_0/urllc_core_inst_0_rst_ps7_0_200M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_200M_0/urllc_core_inst_0_rst_ps7_0_200M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_200M_0/urllc_core_inst_0_rst_ps7_0_200M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_120M_0/urllc_core_inst_0_rst_ps7_0_120M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_120M_0/urllc_core_inst_0_rst_ps7_0_120M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_120M_0/urllc_core_inst_0_rst_ps7_0_120M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_rst_ps7_0_120M_0/urllc_core_inst_0_rst_ps7_0_120M_0.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_0_0/urllc_core_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_0_0/urllc_core_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_0_0/urllc_core_inst_0_axi_gpio_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_0_0/urllc_core_inst_0_axi_gpio_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_1_0/urllc_core_inst_0_axi_gpio_1_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_1_0/urllc_core_inst_0_axi_gpio_1_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_1_0/urllc_core_inst_0_axi_gpio_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_gpio_1_0/urllc_core_inst_0_axi_gpio_1_0.xdc] for cell 'design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_reciever_i/urllc_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_100M_0/urllc_core_inst_0_clk_wiz_100M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_100M_0/urllc_core_inst_0_clk_wiz_100M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_100M_0/urllc_core_inst_0_clk_wiz_100M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_100M_0/urllc_core_inst_0_clk_wiz_100M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_clock_reset_0/urllc_core_inst_0_proc_clock_reset_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_clock_reset_0/urllc_core_inst_0_proc_clock_reset_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_clock_reset_0/urllc_core_inst_0_proc_clock_reset_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_clock_reset_0/urllc_core_inst_0_proc_clock_reset_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_data_reset_8M_0/urllc_core_inst_0_proc_data_reset_8M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_data_reset_8M_0/urllc_core_inst_0_proc_data_reset_8M_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_data_reset_8M_0/urllc_core_inst_0_proc_data_reset_8M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_proc_data_reset_8M_0/urllc_core_inst_0_proc_data_reset_8M_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_0/bd_0/ip/ip_1/bd_69e5_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_0/bd_0/ip/ip_1/bd_69e5_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_0/bd_0/ip/ip_1/bd_69e5_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_0/bd_0/ip/ip_1/bd_69e5_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_processing_system7_0_0/urllc_core_inst_0_processing_system7_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/processing_system7_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_processing_system7_0_0/urllc_core_inst_0_processing_system7_0_0.xdc] for cell 'design_reciever_i/urllc_core_0/processing_system7_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_1/bd_0/ip/ip_1/bd_a924_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_1/bd_0/ip/ip_1/bd_a924_psr_aclk_0_board.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_1/bd_0/ip/ip_1/bd_a924_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_smartconnect_outer_1/bd_0/ip/ip_1/bd_a924_psr_aclk_0.xdc] for cell 'design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.srcs/constrs_1/imports/new/urllc.xdc]
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_1_0/urllc_core_inst_0_axi_dma_1_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_axi_dma_0_0/urllc_core_inst_0_axi_dma_0_0_clocks.xdc] for cell 'design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_dynamic_0/urllc_core_inst_0_clk_wiz_dynamic_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.gen/sources_1/bd/design_reciever/bd/urllc_core_inst_0/ip/urllc_core_inst_0_clk_wiz_static_0/urllc_core_inst_0_clk_wiz_static_0_late.xdc] for cell 'design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
INFO: [Project 1-1714] 200 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1438.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 226 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

41 Infos, 55 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1438.289 ; gain = 179.746
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1475.562 ; gain = 37.273

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9292ba1d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2044.949 ; gain = 569.387

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a6be18f6b282cac7.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/.Xil/Vivado-25076-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2325.086 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 8ed5af25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2325.086 ; gain = 45.160

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 41 inverter(s) to 223 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16ce473ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2325.086 ; gain = 45.160
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 348 cells
INFO: [Opt 31-1021] In phase Retarget, 246 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 10db5be0a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2325.086 ; gain = 45.160
INFO: [Opt 31-389] Phase Constant propagation created 203 cells and removed 1259 cells
INFO: [Opt 31-1021] In phase Constant propagation, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b935de87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2325.086 ; gain = 45.160
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1352 cells
INFO: [Opt 31-1021] In phase Sweep, 1239 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 143cf312e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2325.086 ; gain = 45.160
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 143cf312e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2325.086 ; gain = 45.160
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 12ff850a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2325.086 ; gain = 45.160
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 262 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             348  |                                            246  |
|  Constant propagation         |             203  |            1259  |                                            289  |
|  Sweep                        |               0  |            1352  |                                           1239  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            262  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2325.086 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 61b48751

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2325.086 ; gain = 45.160

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 59 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 76 newly gated: 0 Total Ports: 118
Ending PowerOpt Patch Enables Task | Checksum: 1c0e37ba2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2625.746 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c0e37ba2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2625.746 ; gain = 300.660

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23bab01c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.746 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 23bab01c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.746 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2625.746 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23bab01c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2625.746 ; gain = 1187.457
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_reciever_wrapper_drc_opted.rpt -pb design_reciever_wrapper_drc_opted.pb -rpx design_reciever_wrapper_drc_opted.rpx
Command: report_drc -file design_reciever_wrapper_drc_opted.rpt -pb design_reciever_wrapper_drc_opted.pb -rpx design_reciever_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148a33512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2625.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ead3973a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17f6708e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17f6708e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17f6708e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171605faf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1289fb572

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1289fb572

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1200 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 470 nets or LUTs. Breaked 0 LUT, combined 470 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2625.746 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            470  |                   470  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            470  |                   470  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: f92a9caa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 104d6601d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 2 Global Placement | Checksum: 104d6601d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f211f13a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1645d55fe

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0531214

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d1d807f2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d1d7e7b5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22fe32632

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20e2a5be0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20e2a5be0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1526b0347

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.615 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1613eada5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.517 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Place 46-33] Processed net design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f966f55c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.682 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1526b0347

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.615. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a3b517cc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2625.746 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a3b517cc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a3b517cc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a3b517cc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a3b517cc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2625.746 ; gain = 0.000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.746 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a06abc7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.746 ; gain = 0.000
Ending Placer Task | Checksum: 10314cd58

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_reciever_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_reciever_wrapper_utilization_placed.rpt -pb design_reciever_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_reciever_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2625.746 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2625.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2625.746 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e4342256 ConstDB: 0 ShapeSum: 1ee0ab02 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ac4de7ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2625.746 ; gain = 0.000
Post Restoration Checksum: NetGraph: 99208b7b NumContArr: 132d5c53 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ac4de7ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2625.746 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ac4de7ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2633.371 ; gain = 7.625

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ac4de7ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2633.371 ; gain = 7.625
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15fe95a34

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2692.406 ; gain = 66.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.633 | TNS=0.000  | WHS=-0.937 | THS=-1127.508|

Phase 2 Router Initialization | Checksum: 94ea23bb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2692.777 ; gain = 67.031

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.238273 %
  Global Horizontal Routing Utilization  = 0.239097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25138
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25137
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 94ea23bb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 2692.777 ; gain = 67.031
Phase 3 Initial Routing | Checksum: 192f2908c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1454
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 104289fe9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2702.688 ; gain = 76.941
Phase 4 Rip-up And Reroute | Checksum: 104289fe9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 104289fe9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 104289fe9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2702.688 ; gain = 76.941
Phase 5 Delay and Skew Optimization | Checksum: 104289fe9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 898657fb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.688 ; gain = 76.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.601  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 898657fb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.688 ; gain = 76.941
Phase 6 Post Hold Fix | Checksum: 898657fb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.20695 %
  Global Horizontal Routing Utilization  = 7.62035 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: defab59e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: defab59e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9b44aea

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2702.688 ; gain = 76.941

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.601  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a9b44aea

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 2702.688 ; gain = 76.941
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 2702.688 ; gain = 76.941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 69 Warnings, 58 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2702.688 ; gain = 76.941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2706.391 ; gain = 3.703
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2706.391 ; gain = 3.703
INFO: [runtcl-4] Executing : report_drc -file design_reciever_wrapper_drc_routed.rpt -pb design_reciever_wrapper_drc_routed.pb -rpx design_reciever_wrapper_drc_routed.rpx
Command: report_drc -file design_reciever_wrapper_drc_routed.rpt -pb design_reciever_wrapper_drc_routed.pb -rpx design_reciever_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2751.340 ; gain = 44.949
INFO: [runtcl-4] Executing : report_methodology -file design_reciever_wrapper_methodology_drc_routed.rpt -pb design_reciever_wrapper_methodology_drc_routed.pb -rpx design_reciever_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_reciever_wrapper_methodology_drc_routed.rpt -pb design_reciever_wrapper_methodology_drc_routed.pb -rpx design_reciever_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-zynq-vivado/urllc-zynq-vivado.runs/impl_1/design_reciever_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_reciever_wrapper_power_routed.rpt -pb design_reciever_wrapper_power_summary_routed.pb -rpx design_reciever_wrapper_power_routed.rpx
Command: report_power -file design_reciever_wrapper_power_routed.rpt -pb design_reciever_wrapper_power_summary_routed.pb -rpx design_reciever_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
152 Infos, 82 Warnings, 58 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2763.172 ; gain = 11.832
INFO: [runtcl-4] Executing : report_route_status -file design_reciever_wrapper_route_status.rpt -pb design_reciever_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_reciever_wrapper_timing_summary_routed.rpt -pb design_reciever_wrapper_timing_summary_routed.pb -rpx design_reciever_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_reciever_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_reciever_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_reciever_wrapper_bus_skew_routed.rpt -pb design_reciever_wrapper_bus_skew_routed.pb -rpx design_reciever_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_reciever_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 50 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 48 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_reciever_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3267.621 ; gain = 480.773
INFO: [Common 17-206] Exiting Vivado at Sat Jan 15 02:13:32 2022...
