Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 22:41:43 2022
| Host         : ElcKeT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           18 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal            |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_new_reg_n_0 |                                     |                      |                1 |              2 |         2.00 |
|  clkin_IBUF_BUFG |                                     |                      |                4 |              4 |         1.00 |
| ~clkin_IBUF_BUFG | U3/E[0]                             |                      |                2 |              4 |         2.00 |
| ~clkin_IBUF_BUFG | num1[3]_i_1_n_0                     |                      |                1 |              4 |         4.00 |
| ~clkin_IBUF_BUFG | p_0_out                             |                      |                4 |              4 |         1.00 |
| ~clkin_IBUF_BUFG | p_0_out                             | outputnum[7]_i_1_n_0 |                2 |              4 |         2.00 |
| ~clkin_IBUF_BUFG | num2[3]_i_1_n_0                     |                      |                1 |              4 |         4.00 |
|  clk_100k_BUFG   | U3/U2/FSM_sequential_flag_reg[0][0] |                      |                1 |              4 |         4.00 |
|  clk_new_reg_n_0 |                                     | seg7[6]_i_1_n_0      |                2 |              5 |         2.50 |
|  clk_100k_BUFG   |                                     |                      |                3 |              6 |         2.00 |
|  clk_100k_BUFG   | U3/key_out[3]_i_1_n_0               |                      |                2 |              8 |         4.00 |
| ~clkin_IBUF_BUFG |                                     |                      |                5 |             12 |         2.40 |
|  clkin_IBUF_BUFG |                                     | U1/clkout_100k       |                8 |             31 |         3.88 |
|  clkin_IBUF_BUFG |                                     | clk_new              |                8 |             31 |         3.88 |
|  clk_100k_BUFG   | U3/U2/cnt                           | U3/U2/cnt[0]_i_1_n_0 |                8 |             32 |         4.00 |
+------------------+-------------------------------------+----------------------+------------------+----------------+--------------+


