Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 26 11:23:51 2023
| Host         : JohanTheil running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Knap (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rot_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            Rot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.951ns (69.688%)  route 1.719ns (30.312%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE                         0.000     0.000 r  Rot_reg/C
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Rot_reg/Q
                         net (fo=1, routed)           1.719     2.175    Rot_OBUF
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.670 r  Rot_OBUF_inst/O
                         net (fo=0)                   0.000     5.670    Rot
    N18                                                               r  Rot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Grun_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Grun
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.985ns (70.444%)  route 1.672ns (29.556%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  Grun_reg/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Grun_reg/Q
                         net (fo=1, routed)           1.672     2.128    Grun_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.657 r  Grun_OBUF_inst/O
                         net (fo=0)                   0.000     5.657    Grun
    G17                                                               r  Grun (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gelb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gelb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.980ns (70.372%)  route 1.676ns (29.628%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  Gelb_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gelb_reg/Q
                         net (fo=1, routed)           1.676     2.132    Gelb_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.655 r  Gelb_OBUF_inst/O
                         net (fo=0)                   0.000     5.655    Gelb
    G19                                                               r  Gelb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.919ns  (logic 0.580ns (30.228%)  route 1.339ns (69.772%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  State_reg[1]/Q
                         net (fo=4, routed)           0.679     1.135    p_0_in3_in
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.124     1.259 r  State[1]_i_1/O
                         net (fo=1, routed)           0.659     1.919    p_2_out[1]
    SLICE_X1Y38          FDRE                                         r  State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gelb_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.844ns  (logic 0.580ns (31.449%)  route 1.264ns (68.551%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  State_reg[0]/Q
                         net (fo=5, routed)           0.669     1.125    State_reg_n_0_[0]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124     1.249 r  Gelb_i_2/O
                         net (fo=1, routed)           0.595     1.844    Gelb_i_2_n_0
    SLICE_X0Y39          FDRE                                         r  Gelb_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gelb_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.789ns  (logic 0.580ns (32.420%)  route 1.209ns (67.580%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  State_reg[0]/Q
                         net (fo=5, routed)           0.677     1.133    State_reg_n_0_[0]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     1.257 r  Gelb_i_1/O
                         net (fo=1, routed)           0.532     1.789    Gelb_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Gelb_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Grun_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 0.580ns (36.725%)  route 0.999ns (63.275%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  State_reg[1]/Q
                         net (fo=4, routed)           0.467     0.923    p_0_in3_in
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     1.047 r  Rot_i_1/O
                         net (fo=2, routed)           0.532     1.579    Rot_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  Grun_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Rot_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 0.580ns (36.725%)  route 0.999ns (63.275%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  State_reg[1]/Q
                         net (fo=4, routed)           0.467     0.923    p_0_in3_in
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.124     1.047 r  Rot_i_1/O
                         net (fo=2, routed)           0.532     1.579    Rot_i_1_n_0
    SLICE_X0Y38          FDSE                                         r  Rot_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Grun_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.500ns  (logic 0.606ns (40.413%)  route 0.894ns (59.587%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  State_reg[0]/Q
                         net (fo=5, routed)           0.505     0.961    State_reg_n_0_[0]
    SLICE_X1Y38          LUT1 (Prop_lut1_I0_O)        0.150     1.111 r  State[0]_i_1/O
                         net (fo=2, routed)           0.388     1.500    Grun1
    SLICE_X0Y38          FDRE                                         r  Grun_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.111ns  (logic 0.606ns (54.534%)  route 0.505ns (45.466%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  State_reg[0]/Q
                         net (fo=5, routed)           0.505     0.961    State_reg_n_0_[0]
    SLICE_X1Y38          LUT1 (Prop_lut1_I0_O)        0.150     1.111 r  State[0]_i_1/O
                         net (fo=2, routed)           0.000     1.111    Grun1
    SLICE_X1Y38          FDRE                                         r  State_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gelb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.951%)  route 0.147ns (51.049%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  State_reg[0]/Q
                         net (fo=5, routed)           0.147     0.288    State_reg_n_0_[0]
    SLICE_X0Y39          FDRE                                         r  Gelb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  State_reg[0]/Q
                         net (fo=5, routed)           0.168     0.309    State_reg_n_0_[0]
    SLICE_X1Y38          LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  State[0]_i_1/O
                         net (fo=2, routed)           0.000     0.351    Grun1
    SLICE_X1Y38          FDRE                                         r  State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Grun_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.183ns (38.404%)  route 0.294ns (61.596%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  State_reg[0]/Q
                         net (fo=5, routed)           0.168     0.309    State_reg_n_0_[0]
    SLICE_X1Y38          LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  State[0]_i_1/O
                         net (fo=2, routed)           0.125     0.477    Grun1
    SLICE_X0Y38          FDRE                                         r  Grun_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Grun_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.941%)  route 0.346ns (65.059%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  State_reg[1]/Q
                         net (fo=4, routed)           0.169     0.310    p_0_in3_in
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  Rot_i_1/O
                         net (fo=2, routed)           0.177     0.532    Rot_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  Grun_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Rot_reg/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.941%)  route 0.346ns (65.059%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  State_reg[1]/Q
                         net (fo=4, routed)           0.169     0.310    p_0_in3_in
    SLICE_X0Y38          LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  Rot_i_1/O
                         net (fo=2, routed)           0.177     0.532    Rot_i_1_n_0
    SLICE_X0Y38          FDSE                                         r  Rot_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gelb_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.123%)  route 0.359ns (65.877%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  State_reg[1]/Q
                         net (fo=4, routed)           0.182     0.323    p_0_in3_in
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  Gelb_i_1/O
                         net (fo=1, routed)           0.177     0.545    Gelb_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Gelb_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gelb_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.846%)  route 0.380ns (67.154%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  State_reg[1]/Q
                         net (fo=4, routed)           0.183     0.324    p_0_in3_in
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     0.369 r  Gelb_i_2/O
                         net (fo=1, routed)           0.197     0.566    Gelb_i_2_n_0
    SLICE_X0Y39          FDRE                                         r  Gelb_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.247%)  route 0.497ns (72.753%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  State_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  State_reg[0]/Q
                         net (fo=5, routed)           0.168     0.309    State_reg_n_0_[0]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  State[1]_i_1/O
                         net (fo=1, routed)           0.328     0.683    p_2_out[1]
    SLICE_X1Y38          FDRE                                         r  State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Grun_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Grun
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.371ns (80.933%)  route 0.323ns (19.067%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  Grun_reg/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Grun_reg/Q
                         net (fo=1, routed)           0.323     0.464    Grun_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.694 r  Grun_OBUF_inst/O
                         net (fo=0)                   0.000     1.694    Grun
    G17                                                               r  Grun (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rot_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            Rot
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.338ns (78.528%)  route 0.366ns (21.472%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE                         0.000     0.000 r  Rot_reg/C
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Rot_reg/Q
                         net (fo=1, routed)           0.366     0.507    Rot_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.703 r  Rot_OBUF_inst/O
                         net (fo=0)                   0.000     1.703    Rot
    N18                                                               r  Rot (OUT)
  -------------------------------------------------------------------    -------------------





