0.6
2016.4
Jan 23 2017
19:37:30
D:/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/project_CMOS_FDD/project_CMOS_FDD.srcs/sim_1/new/Teset4Vadj.v,1473686412,verilog,,,,Teset4Vadj,,,,,,,,
D:/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/RESET.v,1473643600,verilog,,,,RESET,,,,,,,,
D:/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/new/VADJ_SET.v,1473685960,verilog,,,,VADJ_SET,,,,,,,,
