/* Simple Demonstration of SPI Configuration and Communication.
 * This project is configured for the STM32 144-Nucleo Discovery Board. */

#include "stm32f7xx.h"
#include <stdio.h>
#include "uart.h"
#include "led.h"
#include "spi.h"
#include "i2c.h"

/* Buffer Used for Transmission */
const uint8_t msg[] = "HELLO";

/* Pointer to MSG Array */
uint8_t* p_tx_buff = (uint8_t*)msg;

/* Index of Tx Array */
volatile uint8_t tx_idx = 0;

/* Buffer used for Reception */
uint8_t rx_buff[sizeof(msg)];

/* Index of Rx Array */
volatile uint8_t rx_idx = 0;

static void handle_i2c_master(void);

int main (void)
{

	i2c2_slave_config();
	i2c1_master_config();
	handle_i2c_master();

	while (1)
	{

	}
}

static void handle_i2c_master(void)
{
	/* Set Slave Address */
	I2C1->CR2 |= SLAVE_OWN_ADDRESS;

	/* Set 7-Bits Address Mode */
	I2C1->CR2 &=~ (1U<<11);

	/* Set Transfer Size */
	I2C1->CR2 |= (tx_size<<16);

	/* Set Automatic End Mode */
	I2C1->CR2 |= (1U<<25);

	/* Generate Start Condition */
	I2C1->CR2 |= (1U<<13);

	/* Loop Until Stop is Detected */
	while(!(I2C1->ISR & (1U<<5)))
	{
		/* Check for TXIF Flag in ISR Register */
		if (I2C1->ISR && (1U<<1))
		{
			/* Write data in Transmit Data Register.
			 * TXIS flag is cleared by writing in the TXDR Register */
			I2C1->TXDR = (*p_tx_buff++);
		}
	}

	/* Clear Stop Flag */
	I2C1->ICR |= (1U<<5);
}
