Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:07:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except/post_route_timing.rpt
| Design       : except
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
infa_f_r_reg/C                 ind_reg/D                      8.728         
infa_f_r_reg/C                 inf_reg/D                      8.758         
infb_f_r_reg/C                 opb_inf_reg/D                  8.778         
infb_f_r_reg/C                 opb_00_reg/D                   8.779         
snan_r_a_reg/C                 snan_reg/D                     8.789         
infa_f_r_reg/C                 opa_00_reg/D                   8.896         
expb_ff_reg/C                  qnan_reg/D                     8.941         
expa_ff_reg/C                  opa_inf_reg/D                  9.150         
expb_00_reg/C                  opb_dn_reg/D                   9.191         
expa_00_reg/C                  opa_dn_reg/D                   9.414         



