{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463170184562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463170184568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 17:09:44 2016 " "Processing started: Fri May 13 17:09:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463170184568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463170184568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off contador_4ch -c contador_4ch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off contador_4ch -c contador_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463170184568 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_9l_1000mv_85c_slow.vho F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_9l_1000mv_85c_slow.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170186487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_9l_1000mv_0c_slow.vho F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_9l_1000mv_0c_slow.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170186673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_min_1000mv_0c_fast.vho F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_min_1000mv_0c_fast.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170186840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch.vho F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170186996 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_9l_1000mv_85c_vhd_slow.sdo F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_9l_1000mv_85c_vhd_slow.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170187228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_9l_1000mv_0c_vhd_slow.sdo F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_9l_1000mv_0c_vhd_slow.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170187388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_min_1000mv_0c_vhd_fast.sdo F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_min_1000mv_0c_vhd_fast.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170187545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_4ch_vhd.sdo F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/ simulation " "Generated file contador_4ch_vhd.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463170187673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463170188206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 17:09:48 2016 " "Processing ended: Fri May 13 17:09:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463170188206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463170188206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463170188206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1463170188206 ""}
