\doxysection{stm32f4xx\+\_\+tim.\+c}
\hypertarget{stm32f4xx__tim_8c_source}{}\label{stm32f4xx__tim_8c_source}\index{Core/Src/stm32f4xx\_tim.c@{Core/Src/stm32f4xx\_tim.c}}
\mbox{\hyperlink{stm32f4xx__tim_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00113}00113\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00114}00114\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\_tim.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00115}00115\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__rcc_8h}{stm32f4xx\_rcc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00116}00116\ \textcolor{preprocessor}{\#include\ "{}stm32f4xx\_conf.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00127}00127\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00128}00128\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00130}00130\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ registers\ bit\ mask\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00131}00131\ \textcolor{preprocessor}{\#define\ SMCR\_ETR\_MASK\ \ \ \ \ \ ((uint16\_t)0x00FF)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00132}00132\ \textcolor{preprocessor}{\#define\ CCMR\_OFFSET\ \ \ \ \ \ \ \ ((uint16\_t)0x0018)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00133}00133\ \textcolor{preprocessor}{\#define\ CCER\_CCE\_SET\ \ \ \ \ \ \ ((uint16\_t)0x0001)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00134}00134\ \textcolor{preprocessor}{\#define\ CCER\_CCNE\_SET\ \ \ \ \ \ ((uint16\_t)0x0004)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00135}00135\ \textcolor{preprocessor}{\#define\ CCMR\_OC13M\_MASK\ \ \ \ ((uint16\_t)0xFF8F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00136}00136\ \textcolor{preprocessor}{\#define\ CCMR\_OC24M\_MASK\ \ \ \ ((uint16\_t)0x8FFF)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00138}00138\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00139}00139\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00140}00140\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00141}00141\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI1\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00142}00142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00143}00143\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI2\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00144}00144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00145}00145\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI3\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00146}00146\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00147}00147\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI4\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00148}00148\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00150}00150\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00195}\mbox{\hyperlink{group___t_i_m___group1_ga1659cc0ce503ac151568e0c7c02b1ba5}{00195}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga1659cc0ce503ac151568e0c7c02b1ba5}{TIM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00196}00196\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00197}00197\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00198}00198\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00199}00199\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00200}00200\ \ \ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00201}00201\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00202}00202\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM1,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00203}00203\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM1,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00204}00204\ \ \ \}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00205}00205\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM2)\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00206}00206\ \ \ \{\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00207}00207\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM2,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00208}00208\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM2,\ DISABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00209}00209\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00210}00210\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM3)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00211}00211\ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00212}00212\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM3,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00213}00213\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM3,\ DISABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00214}00214\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00215}00215\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM4)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00216}00216\ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00217}00217\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM4,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00218}00218\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM4,\ DISABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00219}00219\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00220}00220\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM5)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00221}00221\ \ \ \{\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00222}00222\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM5,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00223}00223\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM5,\ DISABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00224}00224\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00225}00225\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM6)\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00226}00226\ \ \ \{\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00227}00227\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM6,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00228}00228\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM6,\ DISABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00229}00229\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00230}00230\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM7)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00231}00231\ \ \ \{\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00232}00232\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM7,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00233}00233\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM7,\ DISABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00234}00234\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00235}00235\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM8)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00236}00236\ \ \ \{\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00237}00237\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM8,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00238}00238\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM8,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00239}00239\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00240}00240\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM9)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00241}00241\ \ \ \{\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00242}00242\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM9,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00243}00243\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM9,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00244}00244\ \ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00245}00245\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM10)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00246}00246\ \ \ \{\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00247}00247\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM10,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00248}00248\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM10,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00249}00249\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00250}00250\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM11)\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00251}00251\ \ \ \{\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00252}00252\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM11,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00253}00253\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(RCC\_APB2Periph\_TIM11,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00254}00254\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00255}00255\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM12)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00256}00256\ \ \ \{\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00257}00257\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM12,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00258}00258\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM12,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00259}00259\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00260}00260\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM13)\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00261}00261\ \ \ \{\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00262}00262\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM13,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00263}00263\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM13,\ DISABLE);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00264}00264\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00265}00265\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00266}00266\ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00267}00267\ \ \ \ \ \textcolor{keywordflow}{if}\ (TIMx\ ==\ TIM14)\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00268}00268\ \ \ \ \ \{\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00269}00269\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM14,\ ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00270}00270\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(RCC\_APB1Periph\_TIM14,\ DISABLE);\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00271}00271\ \ \ \ \ \}\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00272}00272\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00273}00273\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00283}\mbox{\hyperlink{group___t_i_m___group1_ga83fd58c9416802d9638bbe1715c98932}{00283}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga83fd58c9416802d9638bbe1715c98932}{TIM\_TimeBaseInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}}*\ TIM\_TimeBaseInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00284}00284\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00285}00285\ \ \ uint16\_t\ tmpcr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00286}00286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00287}00287\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00288}00288\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00289}00289\ \ \ assert\_param(IS\_TIM\_COUNTER\_MODE(TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a0de4138cd939566bc667f21df089e195}{TIM\_CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00290}00290\ \ \ assert\_param(IS\_TIM\_CKD\_DIV(TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_ab473f51adaa9474702e454fc8c24a407}{TIM\_ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00291}00291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00292}00292\ \ \ tmpcr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00294}00294\ \ \ \textcolor{keywordflow}{if}((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM8)||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00295}00295\ \ \ \ \ \ (TIMx\ ==\ TIM2)\ ||\ (TIMx\ ==\ TIM3)||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00296}00296\ \ \ \ \ \ (TIMx\ ==\ TIM4)\ ||\ (TIMx\ ==\ TIM5))\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00297}00297\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00298}00298\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ Counter\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00299}00299\ \ \ \ \ tmpcr1\ \&=\ (uint16\_t)(\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00300}00300\ \ \ \ \ tmpcr1\ |=\ (uint32\_t)TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a0de4138cd939566bc667f21df089e195}{TIM\_CounterMode}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00301}00301\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00302}00302\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00303}00303\ \ \ \textcolor{keywordflow}{if}((TIMx\ !=\ TIM6)\ \&\&\ (TIMx\ !=\ TIM7))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00304}00304\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00305}00305\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ clock\ division\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00306}00306\ \ \ \ \ tmpcr1\ \&=\ \ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00307}00307\ \ \ \ \ tmpcr1\ |=\ (uint32\_t)TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_ab473f51adaa9474702e454fc8c24a407}{TIM\_ClockDivision}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00308}00308\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00309}00309\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00310}00310\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ =\ tmpcr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00311}00311\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00312}00312\ \ \ \textcolor{comment}{/*\ Set\ the\ Autoreload\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00313}00313\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}}\ =\ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a06a7f47b1ced6fa2227ec98a86eb391f}{TIM\_Period}}\ ;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00314}00314\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00315}00315\ \ \ \textcolor{comment}{/*\ Set\ the\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00316}00316\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{PSC}}\ =\ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a6d3c8632780db819b2eb811e71ce251e}{TIM\_Prescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00317}00317\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00318}00318\ \ \ \textcolor{keywordflow}{if}\ ((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM8))\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00319}00319\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00320}00320\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Repetition\ Counter\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00321}00321\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}{RCR}}\ =\ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a81648259851390e090e1f507dfea7de8}{TIM\_RepetitionCounter}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00322}00322\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00324}00324\ \ \ \textcolor{comment}{/*\ Generate\ an\ update\ event\ to\ reload\ the\ Prescaler\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00325}00325\ \textcolor{comment}{\ \ \ \ \ and\ the\ repetition\ counter(only\ for\ TIM1\ and\ TIM8)\ value\ immediatly\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00326}00326\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{EGR}}\ =\ TIM\_PSCReloadMode\_Immediate;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00327}00327\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00328}00328\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00335}\mbox{\hyperlink{group___t_i_m___group1_ga1556a0b9a5d53506875fd7de0cbc6b1f}{00335}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga1556a0b9a5d53506875fd7de0cbc6b1f}{TIM\_TimeBaseStructInit}}(\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}}*\ TIM\_TimeBaseInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00336}00336\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00337}00337\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00338}00338\ \ \ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a06a7f47b1ced6fa2227ec98a86eb391f}{TIM\_Period}}\ =\ 0xFFFFFFFF;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00339}00339\ \ \ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a6d3c8632780db819b2eb811e71ce251e}{TIM\_Prescaler}}\ =\ 0x0000;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00340}00340\ \ \ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_ab473f51adaa9474702e454fc8c24a407}{TIM\_ClockDivision}}\ =\ TIM\_CKD\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00341}00341\ \ \ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a0de4138cd939566bc667f21df089e195}{TIM\_CounterMode}}\ =\ TIM\_CounterMode\_Up;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00342}00342\ \ \ TIM\_TimeBaseInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a81648259851390e090e1f507dfea7de8}{TIM\_RepetitionCounter}}\ =\ 0x0000;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00343}00343\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00355}\mbox{\hyperlink{group___t_i_m___group1_ga45c6fd9041baf7f64c121e0172f305c7}{00355}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga45c6fd9041baf7f64c121e0172f305c7}{TIM\_PrescalerConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ Prescaler,\ uint16\_t\ TIM\_PSCReloadMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00356}00356\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00357}00357\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00358}00358\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00359}00359\ \ \ assert\_param(IS\_TIM\_PRESCALER\_RELOAD(TIM\_PSCReloadMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00360}00360\ \ \ \textcolor{comment}{/*\ Set\ the\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00361}00361\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{PSC}}\ =\ Prescaler;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00362}00362\ \ \ \textcolor{comment}{/*\ Set\ or\ reset\ the\ UG\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00363}00363\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{EGR}}\ =\ TIM\_PSCReloadMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00364}00364\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00378}\mbox{\hyperlink{group___t_i_m___group1_ga93941c1db20bf3794f377307df90a67b}{00378}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga93941c1db20bf3794f377307df90a67b}{TIM\_CounterModeConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_CounterMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00379}00379\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00380}00380\ \ \ uint16\_t\ tmpcr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00381}00381\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00382}00382\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00383}00383\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00384}00384\ \ \ assert\_param(IS\_TIM\_COUNTER\_MODE(TIM\_CounterMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00386}00386\ \ \ tmpcr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00387}00387\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00388}00388\ \ \ \textcolor{comment}{/*\ Reset\ the\ CMS\ and\ DIR\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00389}00389\ \ \ tmpcr1\ \&=\ (uint16\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00390}00390\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00391}00391\ \ \ \textcolor{comment}{/*\ Set\ the\ Counter\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00392}00392\ \ \ tmpcr1\ |=\ TIM\_CounterMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00394}00394\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00395}00395\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ =\ tmpcr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00396}00396\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00404}\mbox{\hyperlink{group___t_i_m___group1_ga18173e7955a85d5c2598c643eada2692}{00404}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga18173e7955a85d5c2598c643eada2692}{TIM\_SetCounter}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00405}00405\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00406}00406\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00407}00407\ \ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00409}00409\ \ \ \textcolor{comment}{/*\ Set\ the\ Counter\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00410}00410\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}}\ =\ Counter;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00411}00411\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00412}00412\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00419}\mbox{\hyperlink{group___t_i_m___group1_gad6a388d498c7f299d00a9d0871943041}{00419}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_gad6a388d498c7f299d00a9d0871943041}{TIM\_SetAutoreload}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Autoreload)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00420}00420\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00421}00421\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00422}00422\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00423}00423\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00424}00424\ \ \ \textcolor{comment}{/*\ Set\ the\ Autoreload\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00425}00425\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}}\ =\ Autoreload;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00426}00426\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00433}\mbox{\hyperlink{group___t_i_m___group1_ga53607976e0866ab424e294cda9f6036e}{00433}}\ uint32\_t\ \mbox{\hyperlink{group___t_i_m___group1_ga53607976e0866ab424e294cda9f6036e}{TIM\_GetCounter}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00434}00434\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00435}00435\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00436}00436\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00438}00438\ \ \ \textcolor{comment}{/*\ Get\ the\ Counter\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00439}00439\ \ \ \textcolor{keywordflow}{return}\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00440}00440\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00447}\mbox{\hyperlink{group___t_i_m___group1_ga427eb6e533480e02a27cd0ca876183d6}{00447}}\ uint16\_t\ \mbox{\hyperlink{group___t_i_m___group1_ga427eb6e533480e02a27cd0ca876183d6}{TIM\_GetPrescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00448}00448\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00449}00449\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00450}00450\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00451}00451\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00452}00452\ \ \ \textcolor{comment}{/*\ Get\ the\ Prescaler\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00453}00453\ \ \ \textcolor{keywordflow}{return}\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{PSC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00454}00454\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00463}\mbox{\hyperlink{group___t_i_m___group1_gace2384dd33e849a054f61b8e1fc7e7c3}{00463}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_gace2384dd33e849a054f61b8e1fc7e7c3}{TIM\_UpdateDisableConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00464}00464\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00465}00465\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00466}00466\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00467}00467\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00469}00469\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00470}00470\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00471}00471\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Update\ Disable\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00472}00472\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00473}00473\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00474}00474\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00475}00475\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00476}00476\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Update\ Disable\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00477}00477\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00478}00478\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00479}00479\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00492}\mbox{\hyperlink{group___t_i_m___group1_ga1d7a8f952e209de142499e67a653fc1f}{00492}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga1d7a8f952e209de142499e67a653fc1f}{TIM\_UpdateRequestConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_UpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00493}00493\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00494}00494\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00495}00495\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00496}00496\ \ \ assert\_param(IS\_TIM\_UPDATE\_SOURCE(TIM\_UpdateSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00497}00497\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00498}00498\ \ \ \textcolor{keywordflow}{if}\ (TIM\_UpdateSource\ !=\ \mbox{\hyperlink{group___t_i_m___update___source_ga32c67bc3f8211a2c7b44ee9fe1523875}{TIM\_UpdateSource\_Global}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00499}00499\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00500}00500\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ URS\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00501}00501\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00502}00502\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00503}00503\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00504}00504\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00505}00505\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ URS\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00506}00506\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00507}00507\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00508}00508\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00509}00509\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00517}\mbox{\hyperlink{group___t_i_m___group1_ga42b44b9fc2b0798d733720dd6bac1ac0}{00517}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga42b44b9fc2b0798d733720dd6bac1ac0}{TIM\_ARRPreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00518}00518\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00519}00519\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00520}00520\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00521}00521\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00522}00522\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00523}00523\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00524}00524\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00525}00525\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ ARR\ Preload\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00526}00526\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00527}00527\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00528}00528\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00529}00529\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00530}00530\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ ARR\ Preload\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00531}00531\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00532}00532\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00533}00533\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00534}00534\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00544}\mbox{\hyperlink{group___t_i_m___group1_gadd2cca5fac6c1291dc4339098d5c9562}{00544}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_gadd2cca5fac6c1291dc4339098d5c9562}{TIM\_SelectOnePulseMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OPMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00545}00545\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00546}00546\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00547}00547\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00548}00548\ \ \ assert\_param(IS\_TIM\_OPM\_MODE(TIM\_OPMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00549}00549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00550}00550\ \ \ \textcolor{comment}{/*\ Reset\ the\ OPM\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00551}00551\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00552}00552\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00553}00553\ \ \ \textcolor{comment}{/*\ Configure\ the\ OPM\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00554}00554\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ |=\ TIM\_OPMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00555}00555\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00556}00556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00567}\mbox{\hyperlink{group___t_i_m___group1_ga20ef804dc32c723662d11ee7da3baab2}{00567}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga20ef804dc32c723662d11ee7da3baab2}{TIM\_SetClockDivision}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_CKD)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00568}00568\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00569}00569\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00570}00570\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00571}00571\ \ \ assert\_param(IS\_TIM\_CKD\_DIV(TIM\_CKD));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00572}00572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00573}00573\ \ \ \textcolor{comment}{/*\ Reset\ the\ CKD\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00574}00574\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00576}00576\ \ \ \textcolor{comment}{/*\ Set\ the\ CKD\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00577}00577\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ |=\ TIM\_CKD;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00578}00578\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00579}00579\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00587}\mbox{\hyperlink{group___t_i_m___group1_ga2bdc275bcbd2ce9d1ba632e6c89896b7}{00587}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group1_ga2bdc275bcbd2ce9d1ba632e6c89896b7}{TIM\_Cmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00588}00588\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00589}00589\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00590}00590\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00591}00591\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00592}00592\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00593}00593\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00594}00594\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00595}00595\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Counter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00596}00596\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00597}00597\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00598}00598\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00599}00599\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00600}00600\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Counter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00601}00601\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{CR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00602}00602\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00603}00603\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00666}\mbox{\hyperlink{group___t_i_m___group2_gafcdb6ff00158862aef7fed5e7a554a3e}{00666}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gafcdb6ff00158862aef7fed5e7a554a3e}{TIM\_OC1Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00667}00667\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00668}00668\ \ \ uint16\_t\ tmpccmrx\ =\ 0,\ tmpccer\ =\ 0,\ tmpcr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00669}00669\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00670}00670\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00671}00671\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00672}00672\ \ \ assert\_param(IS\_TIM\_OC\_MODE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00673}00673\ \ \ assert\_param(IS\_TIM\_OUTPUT\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00674}00674\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}));\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00675}00675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00676}00676\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 1:\ Reset\ the\ CC1E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00677}00677\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00678}00678\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00679}00679\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00680}00680\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00681}00681\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00682}00682\ \ \ tmpcr2\ =\ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00683}00683\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00684}00684\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00685}00685\ \ \ tmpccmrx\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00686}00686\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00687}00687\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ Mode\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00688}00688\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00689}00689\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00690}00690\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00691}00691\ \ \ tmpccmrx\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00692}00692\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00693}00693\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00694}00694\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00695}00695\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00696}00696\ \ \ tmpccer\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00697}00697\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00698}00698\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00699}00699\ \ \ tmpccer\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00700}00700\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00701}00701\ \ \ \textcolor{keywordflow}{if}((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00702}00702\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00703}00703\ \ \ \ \ assert\_param(IS\_TIM\_OUTPUTN\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00704}00704\ \ \ \ \ assert\_param(IS\_TIM\_OCN\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00705}00705\ \ \ \ \ assert\_param(IS\_TIM\_OCNIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00706}00706\ \ \ \ \ assert\_param(IS\_TIM\_OCIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00707}00707\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00708}00708\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ N\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00709}00709\ \ \ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00710}00710\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00711}00711\ \ \ \ \ tmpccer\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00712}00712\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ N\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00713}00713\ \ \ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00714}00714\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00715}00715\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00716}00716\ \ \ \ \ tmpccer\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00717}00717\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ and\ Output\ Compare\ N\ IDLE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00718}00718\ \ \ \ \ tmpcr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00719}00719\ \ \ \ \ tmpcr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\_CR2\_OIS1N}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00720}00720\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00721}00721\ \ \ \ \ tmpcr2\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00722}00722\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00723}00723\ \ \ \ \ tmpcr2\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00724}00724\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00725}00725\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00726}00726\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ =\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00727}00727\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00728}00728\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00729}00729\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00730}00730\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00731}00731\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00732}00732\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}\ =\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{TIM\_Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00733}00733\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00734}00734\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00735}00735\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00736}00736\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00737}00737\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00747}\mbox{\hyperlink{group___t_i_m___group2_ga2017455121d910d6ff63ac6f219842c5}{00747}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga2017455121d910d6ff63ac6f219842c5}{TIM\_OC2Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00748}00748\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00749}00749\ \ \ uint16\_t\ tmpccmrx\ =\ 0,\ tmpccer\ =\ 0,\ tmpcr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00750}00750\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00751}00751\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00752}00752\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00753}00753\ \ \ assert\_param(IS\_TIM\_OC\_MODE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00754}00754\ \ \ assert\_param(IS\_TIM\_OUTPUT\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00755}00755\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}));\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00756}00756\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00757}00757\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 2:\ Reset\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00758}00758\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00759}00759\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00760}00760\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00761}00761\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00762}00762\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00763}00763\ \ \ tmpcr2\ =\ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00764}00764\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00765}00765\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00766}00766\ \ \ tmpccmrx\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00767}00767\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00768}00768\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ mode\ and\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00769}00769\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\_CCMR1\_OC2M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00770}00770\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00771}00771\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00772}00772\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00773}00773\ \ \ tmpccmrx\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00774}00774\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00775}00775\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00776}00776\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00777}00777\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00778}00778\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00779}00779\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00780}00780\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00781}00781\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00782}00782\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00783}00783\ \ \ \textcolor{keywordflow}{if}((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00784}00784\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00785}00785\ \ \ \ \ assert\_param(IS\_TIM\_OUTPUTN\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00786}00786\ \ \ \ \ assert\_param(IS\_TIM\_OCN\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00787}00787\ \ \ \ \ assert\_param(IS\_TIM\_OCNIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00788}00788\ \ \ \ \ assert\_param(IS\_TIM\_OCIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00789}00789\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00790}00790\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ N\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00791}00791\ \ \ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00792}00792\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00793}00793\ \ \ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}}\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00794}00794\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ N\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00795}00795\ \ \ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\_CCER\_CC2NE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00796}00796\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00797}00797\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00798}00798\ \ \ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}}\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00799}00799\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ and\ Output\ Compare\ N\ IDLE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00800}00800\ \ \ \ \ tmpcr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\_CR2\_OIS2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00801}00801\ \ \ \ \ tmpcr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\_CR2\_OIS2N}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00802}00802\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00803}00803\ \ \ \ \ tmpcr2\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}\ <<\ 2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00804}00804\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00805}00805\ \ \ \ \ tmpcr2\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}}\ <<\ 2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00806}00806\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00807}00807\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00808}00808\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ =\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00809}00809\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00810}00810\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00811}00811\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00812}00812\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00813}00813\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00814}00814\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}\ =\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{TIM\_Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00815}00815\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00816}00816\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00817}00817\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00818}00818\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00819}00819\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00828}\mbox{\hyperlink{group___t_i_m___group2_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}{00828}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}{TIM\_OC3Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00829}00829\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00830}00830\ \ \ uint16\_t\ tmpccmrx\ =\ 0,\ tmpccer\ =\ 0,\ tmpcr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00831}00831\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00832}00832\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00833}00833\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00834}00834\ \ \ assert\_param(IS\_TIM\_OC\_MODE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00835}00835\ \ \ assert\_param(IS\_TIM\_OUTPUT\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00836}00836\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}));\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00837}00837\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00838}00838\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 3:\ Reset\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00839}00839\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00840}00840\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00841}00841\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00842}00842\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00843}00843\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00844}00844\ \ \ tmpcr2\ =\ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00845}00845\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00846}00846\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00847}00847\ \ \ tmpccmrx\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00848}00848\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00849}00849\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ mode\ and\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00850}00850\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\_CCMR2\_OC3M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00851}00851\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\_CCMR2\_CC3S}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00852}00852\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00853}00853\ \ \ tmpccmrx\ |=\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00854}00854\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00855}00855\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00856}00856\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00857}00857\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00858}00858\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00859}00859\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00860}00860\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00861}00861\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00862}00862\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00863}00863\ \ \ \textcolor{keywordflow}{if}((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00864}00864\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00865}00865\ \ \ \ \ assert\_param(IS\_TIM\_OUTPUTN\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00866}00866\ \ \ \ \ assert\_param(IS\_TIM\_OCN\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00867}00867\ \ \ \ \ assert\_param(IS\_TIM\_OCNIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00868}00868\ \ \ \ \ assert\_param(IS\_TIM\_OCIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00869}00869\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00870}00870\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ N\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00871}00871\ \ \ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00872}00872\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00873}00873\ \ \ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}}\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00874}00874\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ N\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00875}00875\ \ \ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\_CCER\_CC3NE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00876}00876\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00877}00877\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00878}00878\ \ \ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}}\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00879}00879\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ and\ Output\ Compare\ N\ IDLE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00880}00880\ \ \ \ \ tmpcr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\_CR2\_OIS3}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00881}00881\ \ \ \ \ tmpcr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\_CR2\_OIS3N}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00882}00882\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00883}00883\ \ \ \ \ tmpcr2\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00884}00884\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ N\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00885}00885\ \ \ \ \ tmpcr2\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}}\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00886}00886\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00887}00887\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00888}00888\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ =\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00889}00889\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00890}00890\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00891}00891\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00892}00892\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00893}00893\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00894}00894\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}\ =\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{TIM\_Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00895}00895\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00896}00896\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00897}00897\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00898}00898\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00899}00899\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00908}\mbox{\hyperlink{group___t_i_m___group2_ga64571ebbb58cac39a9e760050175f11c}{00908}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga64571ebbb58cac39a9e760050175f11c}{TIM\_OC4Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00909}00909\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00910}00910\ \ \ uint16\_t\ tmpccmrx\ =\ 0,\ tmpccer\ =\ 0,\ tmpcr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00911}00911\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00912}00912\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00913}00913\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00914}00914\ \ \ assert\_param(IS\_TIM\_OC\_MODE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00915}00915\ \ \ assert\_param(IS\_TIM\_OUTPUT\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00916}00916\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}));\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00917}00917\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00918}00918\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 4:\ Reset\ the\ CC4E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00919}00919\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00920}00920\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00921}00921\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00922}00922\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00923}00923\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00924}00924\ \ \ tmpcr2\ =\ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00925}00925\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00926}00926\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00927}00927\ \ \ tmpccmrx\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00928}00928\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00929}00929\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ mode\ and\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00930}00930\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\_CCMR2\_OC4M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00931}00931\ \ \ tmpccmrx\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\_CCMR2\_CC4S}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00932}00932\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00933}00933\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00934}00934\ \ \ tmpccmrx\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00935}00935\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00936}00936\ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Polarity\ level\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00937}00937\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00938}00938\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00939}00939\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}\ <<\ 12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00940}00940\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00941}00941\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00942}00942\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}\ <<\ 12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00943}00943\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00944}00944\ \ \ \textcolor{keywordflow}{if}((TIMx\ ==\ TIM1)\ ||\ (TIMx\ ==\ TIM8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00945}00945\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00946}00946\ \ \ \ \ assert\_param(IS\_TIM\_OCIDLE\_STATE(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00947}00947\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Output\ Compare\ IDLE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00948}00948\ \ \ \ \ tmpcr2\ \&=(uint16\_t)\ \string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\_CR2\_OIS4}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00949}00949\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00950}00950\ \ \ \ \ tmpcr2\ |=\ (uint16\_t)(TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}\ <<\ 6);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00951}00951\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00952}00952\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00953}00953\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ =\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00954}00954\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00955}00955\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ */}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00956}00956\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00957}00957\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00958}00958\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00959}00959\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}\ =\ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{TIM\_Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00960}00960\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00961}00961\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00962}00962\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00963}00963\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00964}00964\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00971}\mbox{\hyperlink{group___t_i_m___group2_ga394683c78ae02837882e36014e11643e}{00971}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga394683c78ae02837882e36014e11643e}{TIM\_OCStructInit}}(\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00972}00972\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00973}00973\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00974}00974\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}}\ =\ TIM\_OCMode\_Timing;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00975}00975\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}}\ =\ TIM\_OutputState\_Disable;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00976}00976\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}}\ =\ TIM\_OutputNState\_Disable;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00977}00977\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{TIM\_Pulse}}\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00978}00978\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}}\ =\ TIM\_OCPolarity\_High;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00979}00979\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}}\ =\ TIM\_OCPolarity\_High;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00980}00980\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}}\ =\ TIM\_OCIdleState\_Reset;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00981}00981\ \ \ TIM\_OCInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}}\ =\ TIM\_OCNIdleState\_Reset;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00982}00982\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l00983}00983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01007}\mbox{\hyperlink{group___t_i_m___group2_ga83ea0af5a7c1af521236ce5e4d2c42b0}{01007}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga83ea0af5a7c1af521236ce5e4d2c42b0}{TIM\_SelectOCxM}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_OCMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01008}01008\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01009}01009\ \ \ uint32\_t\ tmp\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01010}01010\ \ \ uint16\_t\ tmp1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01011}01011\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01012}01012\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01013}01013\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01014}01014\ \ \ assert\_param(IS\_TIM\_CHANNEL(TIM\_Channel));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01015}01015\ \ \ assert\_param(IS\_TIM\_OCM(TIM\_OCMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01016}01016\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01017}01017\ \ \ tmp\ =\ (uint32\_t)\ TIMx;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01018}01018\ \ \ tmp\ +=\ CCMR\_OFFSET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01019}01019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01020}01020\ \ \ tmp1\ =\ CCER\_CCE\_SET\ <<\ (uint16\_t)TIM\_Channel;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01021}01021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01022}01022\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel:\ Reset\ the\ CCxE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01023}01023\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\ \string~tmp1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01024}01024\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01025}01025\ \ \ \textcolor{keywordflow}{if}((TIM\_Channel\ ==\ TIM\_Channel\_1)\ ||(TIM\_Channel\ ==\ TIM\_Channel\_3))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01026}01026\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01027}01027\ \ \ \ \ tmp\ +=\ (TIM\_Channel>>1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01028}01028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01029}01029\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ OCxM\ bits\ in\ the\ CCMRx\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01030}01030\ \ \ \ \ *(\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ tmp\ \&=\ CCMR\_OC13M\_MASK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01031}01031\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01032}01032\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ OCxM\ bits\ in\ the\ CCMRx\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01033}01033\ \ \ \ \ *(\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ tmp\ |=\ TIM\_OCMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01034}01034\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01035}01035\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01036}01036\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01037}01037\ \ \ \ \ tmp\ +=\ (uint16\_t)(TIM\_Channel\ -\/\ (uint16\_t)4)>>\ (uint16\_t)1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01038}01038\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01039}01039\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ OCxM\ bits\ in\ the\ CCMRx\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01040}01040\ \ \ \ \ *(\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ tmp\ \&=\ CCMR\_OC24M\_MASK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01041}01041\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01042}01042\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ OCxM\ bits\ in\ the\ CCMRx\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01043}01043\ \ \ \ \ *(\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ tmp\ |=\ (uint16\_t)(TIM\_OCMode\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01044}01044\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01045}01045\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01053}\mbox{\hyperlink{group___t_i_m___group2_ga48631e66c32bb905946664f4722b2546}{01053}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga48631e66c32bb905946664f4722b2546}{TIM\_SetCompare1}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01054}01054\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01055}01055\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01056}01056\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01057}01057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01058}01058\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare1\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01059}01059\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}\ =\ Compare1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01060}01060\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01061}01061\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01069}\mbox{\hyperlink{group___t_i_m___group2_ga3de36754f3ba5d46b9ef2bf8e77575c7}{01069}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga3de36754f3ba5d46b9ef2bf8e77575c7}{TIM\_SetCompare2}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01070}01070\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01071}01071\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01072}01072\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01073}01073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01074}01074\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare2\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01075}01075\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}\ =\ Compare2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01076}01076\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01077}01077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01084}\mbox{\hyperlink{group___t_i_m___group2_gac372fbbbbc20329802659dd6c6b4e051}{01084}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gac372fbbbbc20329802659dd6c6b4e051}{TIM\_SetCompare3}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare3)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01085}01085\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01086}01086\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01087}01087\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01088}01088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01089}01089\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare3\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01090}01090\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}\ =\ Compare3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01091}01091\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01092}01092\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01099}\mbox{\hyperlink{group___t_i_m___group2_ga99ba6c2afa87a239c9d32a49762b4245}{01099}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga99ba6c2afa87a239c9d32a49762b4245}{TIM\_SetCompare4}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare4)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01100}01100\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01101}01101\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01102}01102\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01103}01103\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01104}01104\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare4\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01105}01105\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}\ =\ Compare4;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01106}01106\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01107}01107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01117}\mbox{\hyperlink{group___t_i_m___group2_ga4f58c12e6493a0d8b9555c9097b831d6}{01117}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga4f58c12e6493a0d8b9555c9097b831d6}{TIM\_ForcedOC1Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01118}01118\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01119}01119\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01120}01120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01121}01121\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01122}01122\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01123}01123\ \ \ assert\_param(IS\_TIM\_FORCED\_ACTION(TIM\_ForcedAction));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01124}01124\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01125}01125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01126}01126\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC1M\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01127}01127\ \ \ tmpccmr1\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01128}01128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01129}01129\ \ \ \textcolor{comment}{/*\ Configure\ The\ Forced\ output\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01130}01130\ \ \ tmpccmr1\ |=\ TIM\_ForcedAction;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01131}01131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01132}01132\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01133}01133\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01134}01134\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01135}01135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01146}\mbox{\hyperlink{group___t_i_m___group2_ga3d2902b6fbab8dd55cd531055ffcc63d}{01146}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga3d2902b6fbab8dd55cd531055ffcc63d}{TIM\_ForcedOC2Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01147}01147\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01148}01148\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01149}01149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01150}01150\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01151}01151\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01152}01152\ \ \ assert\_param(IS\_TIM\_FORCED\_ACTION(TIM\_ForcedAction));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01153}01153\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01154}01154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01155}01155\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC2M\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01156}01156\ \ \ tmpccmr1\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\_CCMR1\_OC2M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01157}01157\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01158}01158\ \ \ \textcolor{comment}{/*\ Configure\ The\ Forced\ output\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01159}01159\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_ForcedAction\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01160}01160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01161}01161\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01162}01162\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01163}01163\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01164}01164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01174}\mbox{\hyperlink{group___t_i_m___group2_ga920b0fb4ca44fceffd1c3e441feebd8f}{01174}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga920b0fb4ca44fceffd1c3e441feebd8f}{TIM\_ForcedOC3Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01175}01175\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01176}01176\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01177}01177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01178}01178\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01179}01179\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01180}01180\ \ \ assert\_param(IS\_TIM\_FORCED\_ACTION(TIM\_ForcedAction));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01181}01181\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01182}01182\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01183}01183\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01184}01184\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC1M\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01185}01185\ \ \ tmpccmr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\_CCMR2\_OC3M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01186}01186\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01187}01187\ \ \ \textcolor{comment}{/*\ Configure\ The\ Forced\ output\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01188}01188\ \ \ tmpccmr2\ |=\ TIM\_ForcedAction;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01189}01189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01190}01190\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01191}01191\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01192}01192\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01203}\mbox{\hyperlink{group___t_i_m___group2_gaf0a0bbe74251e56d4b835d20b0a3aa63}{01203}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gaf0a0bbe74251e56d4b835d20b0a3aa63}{TIM\_ForcedOC4Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01204}01204\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01205}01205\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01206}01206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01207}01207\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01208}01208\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01209}01209\ \ \ assert\_param(IS\_TIM\_FORCED\_ACTION(TIM\_ForcedAction));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01210}01210\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01211}01211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01212}01212\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC2M\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01213}01213\ \ \ tmpccmr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\_CCMR2\_OC4M}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01214}01214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01215}01215\ \ \ \textcolor{comment}{/*\ Configure\ The\ Forced\ output\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01216}01216\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_ForcedAction\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01217}01217\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01218}01218\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01219}01219\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01220}01220\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01221}01221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01231}\mbox{\hyperlink{group___t_i_m___group2_ga60e6c29ad8f919bef616cf8e3306dd64}{01231}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga60e6c29ad8f919bef616cf8e3306dd64}{TIM\_OC1PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01232}01232\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01233}01233\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01234}01234\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01235}01235\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01236}01236\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01237}01237\ \ \ assert\_param(IS\_TIM\_OCPRELOAD\_STATE(TIM\_OCPreload));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01238}01238\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01239}01239\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01240}01240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01241}01241\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC1PE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01242}01242\ \ \ tmpccmr1\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01243}01243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01244}01244\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01245}01245\ \ \ tmpccmr1\ |=\ TIM\_OCPreload;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01246}01246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01247}01247\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01248}01248\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01249}01249\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01250}01250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01261}\mbox{\hyperlink{group___t_i_m___group2_ga75b4614c6dd2cd52f2c5becdb6590c10}{01261}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga75b4614c6dd2cd52f2c5becdb6590c10}{TIM\_OC2PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01262}01262\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01263}01263\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01264}01264\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01265}01265\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01266}01266\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01267}01267\ \ \ assert\_param(IS\_TIM\_OCPRELOAD\_STATE(TIM\_OCPreload));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01268}01268\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01269}01269\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01270}01270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01271}01271\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC2PE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01272}01272\ \ \ tmpccmr1\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\_CCMR1\_OC2PE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01273}01273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01274}01274\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01275}01275\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_OCPreload\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01276}01276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01277}01277\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01278}01278\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01279}01279\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01280}01280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01290}\mbox{\hyperlink{group___t_i_m___group2_ga8b2391685a519e60e596b7d596f86f09}{01290}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga8b2391685a519e60e596b7d596f86f09}{TIM\_OC3PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01291}01291\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01292}01292\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01293}01293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01294}01294\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01295}01295\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01296}01296\ \ \ assert\_param(IS\_TIM\_OCPRELOAD\_STATE(TIM\_OCPreload));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01297}01297\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01298}01298\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01299}01299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01300}01300\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC3PE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01301}01301\ \ \ tmpccmr2\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\_CCMR2\_OC3PE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01302}01302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01303}01303\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01304}01304\ \ \ tmpccmr2\ |=\ TIM\_OCPreload;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01305}01305\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01306}01306\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01307}01307\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01308}01308\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01309}01309\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01319}\mbox{\hyperlink{group___t_i_m___group2_ga8bf4dfb35ff0c7b494dd96579f50b1ec}{01319}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga8bf4dfb35ff0c7b494dd96579f50b1ec}{TIM\_OC4PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01320}01320\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01321}01321\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01322}01322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01323}01323\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01324}01324\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01325}01325\ \ \ assert\_param(IS\_TIM\_OCPRELOAD\_STATE(TIM\_OCPreload));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01326}01326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01327}01327\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01328}01328\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01329}01329\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC4PE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01330}01330\ \ \ tmpccmr2\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\_CCMR2\_OC4PE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01331}01331\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01332}01332\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01333}01333\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_OCPreload\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01334}01334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01335}01335\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01336}01336\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01337}01337\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01338}01338\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01348}\mbox{\hyperlink{group___t_i_m___group2_gaec82031ca62f31f5483195c09752a83a}{01348}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gaec82031ca62f31f5483195c09752a83a}{TIM\_OC1FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01349}01349\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01350}01350\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01351}01351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01352}01352\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01353}01353\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01354}01354\ \ \ assert\_param(IS\_TIM\_OCFAST\_STATE(TIM\_OCFast));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01355}01355\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01356}01356\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01357}01357\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01358}01358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01359}01359\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC1FE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01360}01360\ \ \ tmpccmr1\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01361}01361\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01362}01362\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Fast\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01363}01363\ \ \ tmpccmr1\ |=\ TIM\_OCFast;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01364}01364\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01365}01365\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01366}01366\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01367}01367\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01368}01368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01379}\mbox{\hyperlink{group___t_i_m___group2_ga413359c87f46c69f1ffe2dc8fb3a65e7}{01379}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga413359c87f46c69f1ffe2dc8fb3a65e7}{TIM\_OC2FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01380}01380\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01381}01381\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01382}01382\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01383}01383\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01384}01384\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01385}01385\ \ \ assert\_param(IS\_TIM\_OCFAST\_STATE(TIM\_OCFast));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01386}01386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01387}01387\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01388}01388\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01389}01389\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01390}01390\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC2FE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01391}01391\ \ \ tmpccmr1\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\_CCMR1\_OC2FE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01392}01392\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01393}01393\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Fast\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01394}01394\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_OCFast\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01395}01395\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01396}01396\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01397}01397\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01398}01398\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01399}01399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01409}\mbox{\hyperlink{group___t_i_m___group2_gab2f3698e6e56bd9b0a4be7056ba789e1}{01409}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gab2f3698e6e56bd9b0a4be7056ba789e1}{TIM\_OC3FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01410}01410\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01411}01411\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01412}01412\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01413}01413\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01414}01414\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01415}01415\ \ \ assert\_param(IS\_TIM\_OCFAST\_STATE(TIM\_OCFast));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01416}01416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01417}01417\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01418}01418\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01419}01419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01420}01420\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC3FE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01421}01421\ \ \ tmpccmr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\_CCMR2\_OC3FE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01422}01422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01423}01423\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Fast\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01424}01424\ \ \ tmpccmr2\ |=\ TIM\_OCFast;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01425}01425\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01426}01426\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01427}01427\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01428}01428\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01429}01429\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01439}\mbox{\hyperlink{group___t_i_m___group2_ga58279a04e8ea5333f1079d3cce8dde12}{01439}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga58279a04e8ea5333f1079d3cce8dde12}{TIM\_OC4FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01440}01440\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01441}01441\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01442}01442\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01443}01443\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01444}01444\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01445}01445\ \ \ assert\_param(IS\_TIM\_OCFAST\_STATE(TIM\_OCFast));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01446}01446\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01447}01447\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01448}01448\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01449}01449\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01450}01450\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC4FE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01451}01451\ \ \ tmpccmr2\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\_CCMR2\_OC4FE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01452}01452\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01453}01453\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Fast\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01454}01454\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_OCFast\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01456}01456\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01457}01457\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01458}01458\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01459}01459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01469}\mbox{\hyperlink{group___t_i_m___group2_ga34e926cd8a99cfcc7480b2d6de5118b6}{01469}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga34e926cd8a99cfcc7480b2d6de5118b6}{TIM\_ClearOC1Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01470}01470\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01471}01471\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01472}01472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01473}01473\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01474}01474\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01475}01475\ \ \ assert\_param(IS\_TIM\_OCCLEAR\_STATE(TIM\_OCClear));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01476}01476\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01477}01477\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01478}01478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01479}01479\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC1CE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01480}01480\ \ \ tmpccmr1\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01482}01482\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Clear\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01483}01483\ \ \ tmpccmr1\ |=\ TIM\_OCClear;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01484}01484\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01485}01485\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01486}01486\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01487}01487\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01488}01488\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01499}\mbox{\hyperlink{group___t_i_m___group2_gac474ebc815d24c8a589969e0c68b27b0}{01499}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gac474ebc815d24c8a589969e0c68b27b0}{TIM\_ClearOC2Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01500}01500\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01501}01501\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01502}01502\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01503}01503\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01504}01504\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01505}01505\ \ \ assert\_param(IS\_TIM\_OCCLEAR\_STATE(TIM\_OCClear));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01506}01506\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01507}01507\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01508}01508\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01509}01509\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC2CE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01510}01510\ \ \ tmpccmr1\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\_CCMR1\_OC2CE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01511}01511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01512}01512\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Clear\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01513}01513\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_OCClear\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01514}01514\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01515}01515\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01516}01516\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01517}01517\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01518}01518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01528}\mbox{\hyperlink{group___t_i_m___group2_ga0bd9476a14bd346c319945ec4fa2bc67}{01528}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga0bd9476a14bd346c319945ec4fa2bc67}{TIM\_ClearOC3Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01529}01529\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01530}01530\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01531}01531\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01532}01532\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01533}01533\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01534}01534\ \ \ assert\_param(IS\_TIM\_OCCLEAR\_STATE(TIM\_OCClear));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01535}01535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01536}01536\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01537}01537\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01538}01538\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC3CE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01539}01539\ \ \ tmpccmr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\_CCMR2\_OC3CE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01540}01540\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01541}01541\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Clear\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01542}01542\ \ \ tmpccmr2\ |=\ TIM\_OCClear;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01543}01543\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01544}01544\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01545}01545\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01546}01546\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01547}01547\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01557}\mbox{\hyperlink{group___t_i_m___group2_gaeee5fa66b26e7c6f71850272dc3028f3}{01557}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gaeee5fa66b26e7c6f71850272dc3028f3}{TIM\_ClearOC4Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01558}01558\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01559}01559\ \ \ uint16\_t\ tmpccmr2\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01560}01560\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01561}01561\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01562}01562\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01563}01563\ \ \ assert\_param(IS\_TIM\_OCCLEAR\_STATE(TIM\_OCClear));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01564}01564\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01565}01565\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01566}01566\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01567}01567\ \ \ \textcolor{comment}{/*\ Reset\ the\ OC4CE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01568}01568\ \ \ tmpccmr2\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\_CCMR2\_OC4CE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01569}01569\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01570}01570\ \ \ \textcolor{comment}{/*\ Enable\ or\ Disable\ the\ Output\ Compare\ Clear\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01571}01571\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_OCClear\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01572}01572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01573}01573\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01574}01574\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01575}01575\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01576}01576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01586}\mbox{\hyperlink{group___t_i_m___group2_ga03878f78163485c8a3508cff2111c297}{01586}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga03878f78163485c8a3508cff2111c297}{TIM\_OC1PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01587}01587\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01588}01588\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01589}01589\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01590}01590\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01591}01591\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01592}01592\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01593}01593\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01594}01594\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01595}01595\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01596}01596\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC1P\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01597}01597\ \ \ tmpccer\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01598}01598\ \ \ tmpccer\ |=\ TIM\_OCPolarity;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01599}01599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01600}01600\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01601}01601\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01602}01602\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01603}01603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01613}\mbox{\hyperlink{group___t_i_m___group2_ga3cb91578e7dd34ea7d09862482960445}{01613}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga3cb91578e7dd34ea7d09862482960445}{TIM\_OC1NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01614}01614\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01615}01615\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01616}01616\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01617}01617\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01618}01618\ \ \ assert\_param(IS\_TIM\_OCN\_POLARITY(TIM\_OCNPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01619}01619\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01620}01620\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01621}01621\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01622}01622\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC1NP\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01623}01623\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01624}01624\ \ \ tmpccer\ |=\ TIM\_OCNPolarity;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01625}01625\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01626}01626\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01627}01627\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01628}01628\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01629}01629\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01640}\mbox{\hyperlink{group___t_i_m___group2_ga6831cacaac1ef50291af94db94450797}{01640}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga6831cacaac1ef50291af94db94450797}{TIM\_OC2PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01641}01641\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01642}01642\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01643}01643\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01644}01644\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01645}01645\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01646}01646\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01647}01647\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01648}01648\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01649}01649\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01650}01650\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC2P\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01651}01651\ \ \ tmpccer\ \&=\ (uint16\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01652}01652\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCPolarity\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01653}01653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01654}01654\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01655}01655\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01656}01656\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01657}01657\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01667}\mbox{\hyperlink{group___t_i_m___group2_ga2fa6ea3a89f446b52b4e699272b70cad}{01667}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga2fa6ea3a89f446b52b4e699272b70cad}{TIM\_OC2NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01668}01668\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01669}01669\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01670}01670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01671}01671\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01672}01672\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01673}01673\ \ \ assert\_param(IS\_TIM\_OCN\_POLARITY(TIM\_OCNPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01674}01674\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01675}01675\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01676}01676\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01677}01677\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC2NP\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01678}01678\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01679}01679\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCNPolarity\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01680}01680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01681}01681\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01682}01682\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01683}01683\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01684}01684\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01694}\mbox{\hyperlink{group___t_i_m___group2_ga1ef43b03fe666495e80aac9741ae7ab0}{01694}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga1ef43b03fe666495e80aac9741ae7ab0}{TIM\_OC3PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01695}01695\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01696}01696\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01697}01697\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01698}01698\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01699}01699\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01700}01700\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01701}01701\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01702}01702\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01703}01703\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01704}01704\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC3P\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01705}01705\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01706}01706\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCPolarity\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01707}01707\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01708}01708\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01709}01709\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01710}01710\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01711}01711\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01721}\mbox{\hyperlink{group___t_i_m___group2_gac710acc5b682e892584fc6f089f61dc2}{01721}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gac710acc5b682e892584fc6f089f61dc2}{TIM\_OC3NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01722}01722\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01723}01723\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01724}01724\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01725}01725\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01726}01726\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01727}01727\ \ \ assert\_param(IS\_TIM\_OCN\_POLARITY(TIM\_OCNPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01728}01728\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01729}01729\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01730}01730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01731}01731\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC3NP\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01732}01732\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01733}01733\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCNPolarity\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01734}01734\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01735}01735\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01736}01736\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01737}01737\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01738}01738\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01748}\mbox{\hyperlink{group___t_i_m___group2_gad678410f7c7244f83daad93ce9d1056e}{01748}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_gad678410f7c7244f83daad93ce9d1056e}{TIM\_OC4PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01749}01749\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01750}01750\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01751}01751\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01752}01752\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01753}01753\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01754}01754\ \ \ assert\_param(IS\_TIM\_OC\_POLARITY(TIM\_OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01755}01755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01756}01756\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01757}01757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01758}01758\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ CC4P\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01759}01759\ \ \ tmpccer\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01760}01760\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_OCPolarity\ <<\ 12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01761}01761\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01762}01762\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01763}01763\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01764}01764\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01765}01765\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01779}\mbox{\hyperlink{group___t_i_m___group2_ga3ecc4647d9ede261beb5e0535cf29ebb}{01779}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga3ecc4647d9ede261beb5e0535cf29ebb}{TIM\_CCxCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_CCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01780}01780\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01781}01781\ \ \ uint16\_t\ tmp\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01782}01782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01783}01783\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01784}01784\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01785}01785\ \ \ assert\_param(IS\_TIM\_CHANNEL(TIM\_Channel));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01786}01786\ \ \ assert\_param(IS\_TIM\_CCX(TIM\_CCx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01787}01787\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01788}01788\ \ \ tmp\ =\ CCER\_CCE\_SET\ <<\ TIM\_Channel;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01789}01789\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01790}01790\ \ \ \textcolor{comment}{/*\ Reset\ the\ CCxE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01791}01791\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\ tmp;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01792}01792\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01793}01793\ \ \ \textcolor{comment}{/*\ Set\ or\ reset\ the\ CCxE\ Bit\ */}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01794}01794\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ |=\ \ (uint16\_t)(TIM\_CCx\ <<\ TIM\_Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01795}01795\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01796}01796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01809}\mbox{\hyperlink{group___t_i_m___group2_ga304ff7c8a1615498da749bf2507e9f2b}{01809}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group2_ga304ff7c8a1615498da749bf2507e9f2b}{TIM\_CCxNCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_CCxN)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01810}01810\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01811}01811\ \ \ uint16\_t\ tmp\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01812}01812\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01813}01813\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01814}01814\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01815}01815\ \ \ assert\_param(IS\_TIM\_COMPLEMENTARY\_CHANNEL(TIM\_Channel));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01816}01816\ \ \ assert\_param(IS\_TIM\_CCXN(TIM\_CCxN));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01817}01817\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01818}01818\ \ \ tmp\ =\ CCER\_CCNE\_SET\ <<\ TIM\_Channel;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01819}01819\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01820}01820\ \ \ \textcolor{comment}{/*\ Reset\ the\ CCxNE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01821}01821\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\ \string~tmp;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01822}01822\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01823}01823\ \ \ \textcolor{comment}{/*\ Set\ or\ reset\ the\ CCxNE\ Bit\ */}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01824}01824\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ |=\ \ (uint16\_t)(TIM\_CCxN\ <<\ TIM\_Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01825}01825\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01891}\mbox{\hyperlink{group___t_i_m___group3_ga9e6a153dd6552e4e1188eba227316f7f}{01891}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_ga9e6a153dd6552e4e1188eba227316f7f}{TIM\_ICInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01892}01892\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01893}01893\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01894}01894\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01895}01895\ \ \ assert\_param(IS\_TIM\_IC\_POLARITY(TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01896}01896\ \ \ assert\_param(IS\_TIM\_IC\_SELECTION(TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01897}01897\ \ \ assert\_param(IS\_TIM\_IC\_PRESCALER(TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01898}01898\ \ \ assert\_param(IS\_TIM\_IC\_FILTER(TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01899}01899\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01900}01900\ \ \ \textcolor{keywordflow}{if}\ (TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{TIM\_Channel}}\ ==\ TIM\_Channel\_1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01901}01901\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01902}01902\ \ \ \ \ \textcolor{comment}{/*\ TI1\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01903}01903\ \ \ \ \ TI1\_Config(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01904}01904\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01905}01905\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01906}01906\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01907}01907\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\_SetIC1Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01908}01908\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01909}01909\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{TIM\_Channel}}\ ==\ TIM\_Channel\_2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01910}01910\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01911}01911\ \ \ \ \ \textcolor{comment}{/*\ TI2\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01912}01912\ \ \ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01913}01913\ \ \ \ \ TI2\_Config(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01914}01914\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01915}01915\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01916}01916\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01917}01917\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_ga3cc4869b5fe73271808512c89322a325}{TIM\_SetIC2Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01918}01918\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01919}01919\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{TIM\_Channel}}\ ==\ TIM\_Channel\_3)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01920}01920\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01921}01921\ \ \ \ \ \textcolor{comment}{/*\ TI3\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01922}01922\ \ \ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01923}01923\ \ \ \ \ TI3\_Config(TIMx,\ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01924}01924\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01925}01925\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01926}01926\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01927}01927\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_ga76f906383b8132ebe00dffadb70cf7f9}{TIM\_SetIC3Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01928}01928\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01929}01929\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01930}01930\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01931}01931\ \ \ \ \ \textcolor{comment}{/*\ TI4\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01932}01932\ \ \ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01933}01933\ \ \ \ \ TI4\_Config(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01934}01934\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01935}01935\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01936}01936\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01937}01937\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_ga0f2c784271356d6b64b8c0da64dbdbc2}{TIM\_SetIC4Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01938}01938\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01939}01939\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01940}01940\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01947}\mbox{\hyperlink{group___t_i_m___group3_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}{01947}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}{TIM\_ICStructInit}}(\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01948}01948\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01949}01949\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01950}01950\ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{TIM\_Channel}}\ =\ TIM\_Channel\_1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01951}01951\ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}}\ =\ TIM\_ICPolarity\_Rising;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01952}01952\ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}}\ =\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\_ICSelection\_DirectTI}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01953}01953\ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}}\ =\ \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{TIM\_ICPSC\_DIV1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01954}01954\ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}}\ =\ 0x00;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01955}01955\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01956}01956\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01966}\mbox{\hyperlink{group___t_i_m___group3_gaa71f9296556310f85628d6c748a06475}{01966}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_gaa71f9296556310f85628d6c748a06475}{TIM\_PWMIConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01967}01967\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01968}01968\ \ \ uint16\_t\ icoppositepolarity\ =\ TIM\_ICPolarity\_Rising;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01969}01969\ \ \ uint16\_t\ icoppositeselection\ =\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\_ICSelection\_DirectTI}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01970}01970\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01971}01971\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01972}01972\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01973}01973\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01974}01974\ \ \ \textcolor{comment}{/*\ Select\ the\ Opposite\ Input\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01975}01975\ \ \ \textcolor{keywordflow}{if}\ (TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}}\ ==\ TIM\_ICPolarity\_Rising)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01976}01976\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01977}01977\ \ \ \ \ icoppositepolarity\ =\ TIM\_ICPolarity\_Falling;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01978}01978\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01979}01979\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01980}01980\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01981}01981\ \ \ \ \ icoppositepolarity\ =\ TIM\_ICPolarity\_Rising;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01982}01982\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01983}01983\ \ \ \textcolor{comment}{/*\ Select\ the\ Opposite\ Input\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01984}01984\ \ \ \textcolor{keywordflow}{if}\ (TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}}\ ==\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\_ICSelection\_DirectTI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01985}01985\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01986}01986\ \ \ \ \ icoppositeselection\ =\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga2289b684133ac0b81ddfcd860d01b144}{TIM\_ICSelection\_IndirectTI}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01987}01987\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01988}01988\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01989}01989\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01990}01990\ \ \ \ \ icoppositeselection\ =\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\_ICSelection\_DirectTI}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01991}01991\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01992}01992\ \ \ \textcolor{keywordflow}{if}\ (TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{TIM\_Channel}}\ ==\ TIM\_Channel\_1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01993}01993\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01994}01994\ \ \ \ \ \textcolor{comment}{/*\ TI1\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01995}01995\ \ \ \ \ TI1\_Config(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}},\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01996}01996\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01997}01997\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01998}01998\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\_SetIC1Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l01999}01999\ \ \ \ \ \textcolor{comment}{/*\ TI2\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02000}02000\ \ \ \ \ TI2\_Config(TIMx,\ icoppositepolarity,\ icoppositeselection,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02001}02001\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02002}02002\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_ga3cc4869b5fe73271808512c89322a325}{TIM\_SetIC2Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02003}02003\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02004}02004\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02005}02005\ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02006}02006\ \ \ \ \ \textcolor{comment}{/*\ TI2\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02007}02007\ \ \ \ \ TI2\_Config(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}},\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02008}02008\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02009}02009\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02010}02010\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_ga3cc4869b5fe73271808512c89322a325}{TIM\_SetIC2Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02011}02011\ \ \ \ \ \textcolor{comment}{/*\ TI1\ Configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02012}02012\ \ \ \ \ TI1\_Config(TIMx,\ icoppositepolarity,\ icoppositeselection,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02013}02013\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Capture\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02014}02014\ \ \ \ \ \mbox{\hyperlink{group___t_i_m___group3_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\_SetIC1Prescaler}}(TIMx,\ TIM\_ICInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02015}02015\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02016}02016\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02017}02017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02023}\mbox{\hyperlink{group___t_i_m___group3_ga6bd39ca543305ff0cd06fce0f678d94d}{02023}}\ uint32\_t\ \mbox{\hyperlink{group___t_i_m___group3_ga6bd39ca543305ff0cd06fce0f678d94d}{TIM\_GetCapture1}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02024}02024\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02025}02025\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02026}02026\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02027}02027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02028}02028\ \ \ \textcolor{comment}{/*\ Get\ the\ Capture\ 1\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02029}02029\ \ \ \textcolor{keywordflow}{return}\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02030}02030\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02031}02031\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02038}\mbox{\hyperlink{group___t_i_m___group3_ga2524cb5db14e388fb7f20c99fb3d58a5}{02038}}\ uint32\_t\ \mbox{\hyperlink{group___t_i_m___group3_ga2524cb5db14e388fb7f20c99fb3d58a5}{TIM\_GetCapture2}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02039}02039\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02040}02040\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02041}02041\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02042}02042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02043}02043\ \ \ \textcolor{comment}{/*\ Get\ the\ Capture\ 2\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02044}02044\ \ \ \textcolor{keywordflow}{return}\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02045}02045\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02046}02046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02052}\mbox{\hyperlink{group___t_i_m___group3_ga71ee9ce2c535ec0fb3fac5f9119221f7}{02052}}\ uint32\_t\ \mbox{\hyperlink{group___t_i_m___group3_ga71ee9ce2c535ec0fb3fac5f9119221f7}{TIM\_GetCapture3}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02053}02053\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02054}02054\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02055}02055\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02056}02056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02057}02057\ \ \ \textcolor{comment}{/*\ Get\ the\ Capture\ 3\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02058}02058\ \ \ \textcolor{keywordflow}{return}\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02059}02059\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02060}02060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02066}\mbox{\hyperlink{group___t_i_m___group3_ga420b022cbc71ac603b5dd4922687abb1}{02066}}\ uint32\_t\ \mbox{\hyperlink{group___t_i_m___group3_ga420b022cbc71ac603b5dd4922687abb1}{TIM\_GetCapture4}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02067}02067\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02068}02068\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02069}02069\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02070}02070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02071}02071\ \ \ \textcolor{comment}{/*\ Get\ the\ Capture\ 4\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02072}02072\ \ \ \textcolor{keywordflow}{return}\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02073}02073\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02074}02074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02086}\mbox{\hyperlink{group___t_i_m___group3_gaf0f684dea88e222de9689d8ed0ca8805}{02086}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\_SetIC1Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02087}02087\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02088}02088\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02089}02089\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02090}02090\ \ \ assert\_param(IS\_TIM\_IC\_PRESCALER(TIM\_ICPSC));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02091}02091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02092}02092\ \ \ \textcolor{comment}{/*\ Reset\ the\ IC1PSC\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02093}02093\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02094}02094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02095}02095\ \ \ \textcolor{comment}{/*\ Set\ the\ IC1PSC\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02096}02096\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ |=\ TIM\_ICPSC;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02097}02097\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02098}02098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02111}\mbox{\hyperlink{group___t_i_m___group3_ga3cc4869b5fe73271808512c89322a325}{02111}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_ga3cc4869b5fe73271808512c89322a325}{TIM\_SetIC2Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02112}02112\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02113}02113\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02114}02114\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02115}02115\ \ \ assert\_param(IS\_TIM\_IC\_PRESCALER(TIM\_ICPSC));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02116}02116\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02117}02117\ \ \ \textcolor{comment}{/*\ Reset\ the\ IC2PSC\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02118}02118\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\_CCMR1\_IC2PSC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02119}02119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02120}02120\ \ \ \textcolor{comment}{/*\ Set\ the\ IC2PSC\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02121}02121\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ |=\ (uint16\_t)(TIM\_ICPSC\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02122}02122\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02123}02123\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02135}\mbox{\hyperlink{group___t_i_m___group3_ga76f906383b8132ebe00dffadb70cf7f9}{02135}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_ga76f906383b8132ebe00dffadb70cf7f9}{TIM\_SetIC3Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02136}02136\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02137}02137\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02138}02138\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02139}02139\ \ \ assert\_param(IS\_TIM\_IC\_PRESCALER(TIM\_ICPSC));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02140}02140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02141}02141\ \ \ \textcolor{comment}{/*\ Reset\ the\ IC3PSC\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02142}02142\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\_CCMR2\_IC3PSC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02143}02143\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02144}02144\ \ \ \textcolor{comment}{/*\ Set\ the\ IC3PSC\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02145}02145\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ |=\ TIM\_ICPSC;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02146}02146\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02147}02147\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02159}\mbox{\hyperlink{group___t_i_m___group3_ga0f2c784271356d6b64b8c0da64dbdbc2}{02159}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group3_ga0f2c784271356d6b64b8c0da64dbdbc2}{TIM\_SetIC4Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02160}02160\ \{\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02161}02161\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02162}02162\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02163}02163\ \ \ assert\_param(IS\_TIM\_IC\_PRESCALER(TIM\_ICPSC));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02164}02164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02165}02165\ \ \ \textcolor{comment}{/*\ Reset\ the\ IC4PSC\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02166}02166\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\_CCMR2\_IC4PSC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02167}02167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02168}02168\ \ \ \textcolor{comment}{/*\ Set\ the\ IC4PSC\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02169}02169\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ |=\ (uint16\_t)(TIM\_ICPSC\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02170}02170\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02212}\mbox{\hyperlink{group___t_i_m___group4_ga3df4ba3f0727f63ce621e2b2e6035d4f}{02212}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group4_ga3df4ba3f0727f63ce621e2b2e6035d4f}{TIM\_BDTRConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}}\ *TIM\_BDTRInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02213}02213\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02214}02214\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02215}02215\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02216}02216\ \ \ assert\_param(IS\_TIM\_OSSR\_STATE(TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}{TIM\_OSSRState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02217}02217\ \ \ assert\_param(IS\_TIM\_OSSI\_STATE(TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}{TIM\_OSSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02218}02218\ \ \ assert\_param(IS\_TIM\_LOCK\_LEVEL(TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}{TIM\_LOCKLevel}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02219}02219\ \ \ assert\_param(IS\_TIM\_BREAK\_STATE(TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}{TIM\_Break}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02220}02220\ \ \ assert\_param(IS\_TIM\_BREAK\_POLARITY(TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}{TIM\_BreakPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02221}02221\ \ \ assert\_param(IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}{TIM\_AutomaticOutput}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02222}02222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02223}02223\ \ \ \textcolor{comment}{/*\ Set\ the\ Lock\ level,\ the\ Break\ enable\ Bit\ and\ the\ Polarity,\ the\ OSSR\ State,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02224}02224\ \textcolor{comment}{\ \ \ \ \ the\ OSSI\ State,\ the\ dead\ time\ value\ and\ the\ Automatic\ Output\ Enable\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02225}02225\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{BDTR}}\ =\ (uint32\_t)TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}{TIM\_OSSRState}}\ |\ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}{TIM\_OSSIState}}\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02226}02226\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}{TIM\_LOCKLevel}}\ |\ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2}{TIM\_DeadTime}}\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02227}02227\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}{TIM\_Break}}\ |\ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}{TIM\_BreakPolarity}}\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02228}02228\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}{TIM\_AutomaticOutput}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02229}02229\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02230}02230\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02237}\mbox{\hyperlink{group___t_i_m___group4_gaea0f49938cda8ae0738162194798afc6}{02237}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group4_gaea0f49938cda8ae0738162194798afc6}{TIM\_BDTRStructInit}}(\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}}*\ TIM\_BDTRInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02238}02238\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02239}02239\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02240}02240\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}{TIM\_OSSRState}}\ =\ TIM\_OSSRState\_Disable;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02241}02241\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}{TIM\_OSSIState}}\ =\ TIM\_OSSIState\_Disable;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02242}02242\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}{TIM\_LOCKLevel}}\ =\ TIM\_LOCKLevel\_OFF;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02243}02243\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2}{TIM\_DeadTime}}\ =\ 0x00;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02244}02244\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}{TIM\_Break}}\ =\ TIM\_Break\_Disable;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02245}02245\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}{TIM\_BreakPolarity}}\ =\ TIM\_BreakPolarity\_Low;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02246}02246\ \ \ TIM\_BDTRInitStruct-\/>\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}{TIM\_AutomaticOutput}}\ =\ TIM\_AutomaticOutput\_Disable;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02247}02247\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02248}02248\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02256}\mbox{\hyperlink{group___t_i_m___group4_ga3e59ebced2ab8e0b817c460f1670e97d}{02256}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group4_ga3e59ebced2ab8e0b817c460f1670e97d}{TIM\_CtrlPWMOutputs}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02257}02257\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02258}02258\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02259}02259\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02260}02260\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02261}02261\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02262}02262\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02263}02263\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02264}02264\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02265}02265\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{BDTR}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02266}02266\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02267}02267\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02268}02268\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02269}02269\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02270}02270\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{BDTR}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02271}02271\ \ \ \}\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02272}02272\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02273}02273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02281}\mbox{\hyperlink{group___t_i_m___group4_gaff2e7f9959b1b36e830df028c14accc8}{02281}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group4_gaff2e7f9959b1b36e830df028c14accc8}{TIM\_SelectCOM}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02282}02282\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02283}02283\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02284}02284\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02285}02285\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02286}02286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02287}02287\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02288}02288\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02289}02289\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ COM\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02290}02290\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02291}02291\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02292}02292\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02293}02293\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02294}02294\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ COM\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02295}02295\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02296}02296\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02297}02297\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02298}02298\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02306}\mbox{\hyperlink{group___t_i_m___group4_ga0a935254e44312b1d78e8684a58db3c1}{02306}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group4_ga0a935254e44312b1d78e8684a58db3c1}{TIM\_CCPreloadControl}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02307}02307\ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02308}02308\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02309}02309\ \ \ assert\_param(IS\_TIM\_LIST4\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02310}02310\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02311}02311\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02312}02312\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02313}02313\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ CCPC\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02314}02314\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02315}02315\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02316}02316\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02317}02317\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02318}02318\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ CCPC\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02319}02319\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02320}02320\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02321}02321\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02363}\mbox{\hyperlink{group___t_i_m___group5_ga70e3d6c09d55ee69002e154c85cd40e4}{02363}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_ga70e3d6c09d55ee69002e154c85cd40e4}{TIM\_ITConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02364}02364\ \{\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02365}02365\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02366}02366\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02367}02367\ \ \ assert\_param(IS\_TIM\_IT(TIM\_IT));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02368}02368\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02369}02369\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02370}02370\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02371}02371\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02372}02372\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Interrupt\ sources\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02373}02373\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{DIER}}\ |=\ TIM\_IT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02374}02374\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02375}02375\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02376}02376\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02377}02377\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Interrupt\ sources\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02378}02378\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{DIER}}\ \&=\ (uint16\_t)\string~TIM\_IT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02379}02379\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02380}02380\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02381}02381\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02401}\mbox{\hyperlink{group___t_i_m___group5_ga38bd4ffda920dd4f7655a0a2c6100a6e}{02401}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_ga38bd4ffda920dd4f7655a0a2c6100a6e}{TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_EventSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02402}02402\ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02403}02403\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02404}02404\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02405}02405\ \ \ assert\_param(IS\_TIM\_EVENT\_SOURCE(TIM\_EventSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02406}02406\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02407}02407\ \ \ \textcolor{comment}{/*\ Set\ the\ event\ sources\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02408}02408\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{EGR}}\ =\ TIM\_EventSource;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02409}02409\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02410}02410\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02434}\mbox{\hyperlink{group___t_i_m___group5_ga0adcbbd5e838ec8642e7a9b80075f41f}{02434}}\ FlagStatus\ \mbox{\hyperlink{group___t_i_m___group5_ga0adcbbd5e838ec8642e7a9b80075f41f}{TIM\_GetFlagStatus}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_FLAG)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02435}02435\ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02436}02436\ \ \ ITStatus\ bitstatus\ =\ RESET;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02437}02437\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02438}02438\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02439}02439\ \ \ assert\_param(IS\_TIM\_GET\_FLAG(TIM\_FLAG));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02440}02440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02441}02441\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02442}02442\ \ \ \textcolor{keywordflow}{if}\ ((TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{SR}}\ \&\ TIM\_FLAG)\ !=\ (uint16\_t)RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02443}02443\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02444}02444\ \ \ \ \ bitstatus\ =\ SET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02445}02445\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02446}02446\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02447}02447\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02448}02448\ \ \ \ \ bitstatus\ =\ RESET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02449}02449\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02450}02450\ \ \ \textcolor{keywordflow}{return}\ bitstatus;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02451}02451\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02452}02452\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02476}\mbox{\hyperlink{group___t_i_m___group5_ga46568c7b254941dc53e785342d60baf3}{02476}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_ga46568c7b254941dc53e785342d60baf3}{TIM\_ClearFlag}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_FLAG)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02477}02477\ \{\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02478}02478\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02479}02479\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02480}02480\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02481}02481\ \ \ \textcolor{comment}{/*\ Clear\ the\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02482}02482\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{SR}}\ =\ (uint16\_t)\string~TIM\_FLAG;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02483}02483\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02484}02484\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02504}\mbox{\hyperlink{group___t_i_m___group5_ga0827a0b411707304f76d33050727c24d}{02504}}\ ITStatus\ \mbox{\hyperlink{group___t_i_m___group5_ga0827a0b411707304f76d33050727c24d}{TIM\_GetITStatus}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02505}02505\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02506}02506\ \ \ ITStatus\ bitstatus\ =\ RESET;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02507}02507\ \ \ uint16\_t\ itstatus\ =\ 0x0,\ itenable\ =\ 0x0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02508}02508\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02509}02509\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02510}02510\ \ \ assert\_param(IS\_TIM\_GET\_IT(TIM\_IT));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02511}02511\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02512}02512\ \ \ itstatus\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{SR}}\ \&\ TIM\_IT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02513}02513\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02514}02514\ \ \ itenable\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{DIER}}\ \&\ TIM\_IT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02515}02515\ \ \ \textcolor{keywordflow}{if}\ ((itstatus\ !=\ (uint16\_t)RESET)\ \&\&\ (itenable\ !=\ (uint16\_t)RESET))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02516}02516\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02517}02517\ \ \ \ \ bitstatus\ =\ SET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02518}02518\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02519}02519\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02520}02520\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02521}02521\ \ \ \ \ bitstatus\ =\ RESET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02522}02522\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02523}02523\ \ \ \textcolor{keywordflow}{return}\ bitstatus;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02524}02524\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02525}02525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02545}\mbox{\hyperlink{group___t_i_m___group5_ga9eb1e95af71ed380f51a2c6d585cc5d6}{02545}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_ga9eb1e95af71ed380f51a2c6d585cc5d6}{TIM\_ClearITPendingBit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02546}02546\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02547}02547\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02548}02548\ \ \ assert\_param(IS\_TIM\_ALL\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02549}02549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02550}02550\ \ \ \textcolor{comment}{/*\ Clear\ the\ IT\ pending\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02551}02551\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{SR}}\ =\ (uint16\_t)\string~TIM\_IT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02552}02552\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02553}02553\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02582}\mbox{\hyperlink{group___t_i_m___group5_gad7156f84c436c8ac92cd789611826d09}{02582}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_gad7156f84c436c8ac92cd789611826d09}{TIM\_DMAConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_DMABase,\ uint16\_t\ TIM\_DMABurstLength)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02583}02583\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02584}02584\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02585}02585\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02586}02586\ \ \ assert\_param(IS\_TIM\_DMA\_BASE(TIM\_DMABase));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02587}02587\ \ \ assert\_param(IS\_TIM\_DMA\_LENGTH(TIM\_DMABurstLength));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02588}02588\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02589}02589\ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ Base\ and\ the\ DMA\ Burst\ Length\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02590}02590\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}{DCR}}\ =\ TIM\_DMABase\ |\ TIM\_DMABurstLength;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02591}02591\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02592}02592\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02609}\mbox{\hyperlink{group___t_i_m___group5_ga24700389cfa3ea9b42234933b23f1399}{02609}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_ga24700389cfa3ea9b42234933b23f1399}{TIM\_DMACmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_DMASource,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02610}02610\ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02611}02611\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02612}02612\ \ \ assert\_param(IS\_TIM\_LIST5\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02613}02613\ \ \ assert\_param(IS\_TIM\_DMA\_SOURCE(TIM\_DMASource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02614}02614\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02615}02615\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02616}02616\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02617}02617\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02618}02618\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ sources\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02619}02619\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{DIER}}\ |=\ TIM\_DMASource;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02620}02620\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02621}02621\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02622}02622\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02623}02623\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ sources\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02624}02624\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{DIER}}\ \&=\ (uint16\_t)\string~TIM\_DMASource;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02625}02625\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02626}02626\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02627}02627\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02635}\mbox{\hyperlink{group___t_i_m___group5_ga5273cb65acb885fe7982827b1c6b7d75}{02635}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group5_ga5273cb65acb885fe7982827b1c6b7d75}{TIM\_SelectCCDMA}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02636}02636\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02637}02637\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02638}02638\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02639}02639\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02640}02640\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02641}02641\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02642}02642\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02643}02643\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ CCDS\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02644}02644\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02645}02645\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02646}02646\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02647}02647\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02648}02648\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ CCDS\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02649}02649\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02650}02650\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02651}02651\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02674}\mbox{\hyperlink{group___t_i_m___group6_ga2394f0221709c0659874f9a4184cf86e}{02674}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group6_ga2394f0221709c0659874f9a4184cf86e}{TIM\_InternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02675}02675\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02676}02676\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02677}02677\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02678}02678\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02679}02679\ \ \ \textcolor{comment}{/*\ Disable\ slave\ mode\ to\ clock\ the\ prescaler\ directly\ with\ the\ internal\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02680}02680\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ \&=\ \ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02681}02681\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02682}02682\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02695}\mbox{\hyperlink{group___t_i_m___group6_gabef227d21d9e121e6a4ec5ab6223f5a9}{02695}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group6_gabef227d21d9e121e6a4ec5ab6223f5a9}{TIM\_ITRxExternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_InputTriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02696}02696\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02697}02697\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02698}02698\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02699}02699\ \ \ assert\_param(IS\_TIM\_INTERNAL\_TRIGGER\_SELECTION(TIM\_InputTriggerSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02700}02700\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02701}02701\ \ \ \textcolor{comment}{/*\ Select\ the\ Internal\ Trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02702}02702\ \ \ \mbox{\hyperlink{group___t_i_m___group7_ga4252583c6ae8a73d6fc66f7e951dbc35}{TIM\_SelectInputTrigger}}(TIMx,\ TIM\_InputTriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02703}02703\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02704}02704\ \ \ \textcolor{comment}{/*\ Select\ the\ External\ clock\ mode1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02705}02705\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ |=\ TIM\_SlaveMode\_External1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02706}02706\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02707}02707\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02725}\mbox{\hyperlink{group___t_i_m___group6_gaf460e7d9c9969044e364130e209937fc}{02725}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group6_gaf460e7d9c9969044e364130e209937fc}{TIM\_TIxExternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_TIxExternalCLKSource,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02726}02726\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02727}02727\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02728}02728\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02729}02729\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02730}02730\ \ \ assert\_param(IS\_TIM\_IC\_POLARITY(TIM\_ICPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02731}02731\ \ \ assert\_param(IS\_TIM\_IC\_FILTER(ICFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02732}02732\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02733}02733\ \ \ \textcolor{comment}{/*\ Configure\ the\ Timer\ Input\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02734}02734\ \ \ \textcolor{keywordflow}{if}\ (TIM\_TIxExternalCLKSource\ ==\ TIM\_TIxExternalCLK1Source\_TI2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02735}02735\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02736}02736\ \ \ \ \ TI2\_Config(TIMx,\ TIM\_ICPolarity,\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\_ICSelection\_DirectTI}},\ ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02737}02737\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02738}02738\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02739}02739\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02740}02740\ \ \ \ \ TI1\_Config(TIMx,\ TIM\_ICPolarity,\ \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\_ICSelection\_DirectTI}},\ ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02741}02741\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02742}02742\ \ \ \textcolor{comment}{/*\ Select\ the\ Trigger\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02743}02743\ \ \ \mbox{\hyperlink{group___t_i_m___group7_ga4252583c6ae8a73d6fc66f7e951dbc35}{TIM\_SelectInputTrigger}}(TIMx,\ TIM\_TIxExternalCLKSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02744}02744\ \ \ \textcolor{comment}{/*\ Select\ the\ External\ clock\ mode1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02745}02745\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ |=\ TIM\_SlaveMode\_External1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02746}02746\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02747}02747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02765}\mbox{\hyperlink{group___t_i_m___group6_ga47c05638b93aabcd641dbc8859e1b2df}{02765}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group6_ga47c05638b93aabcd641dbc8859e1b2df}{TIM\_ETRClockMode1Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02766}02766\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ExtTRGPolarity,\ uint16\_t\ ExtTRGFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02767}02767\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02768}02768\ \ \ uint16\_t\ tmpsmcr\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02769}02769\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02770}02770\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02771}02771\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02772}02772\ \ \ assert\_param(IS\_TIM\_EXT\_PRESCALER(TIM\_ExtTRGPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02773}02773\ \ \ assert\_param(IS\_TIM\_EXT\_POLARITY(TIM\_ExtTRGPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02774}02774\ \ \ assert\_param(IS\_TIM\_EXT\_FILTER(ExtTRGFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02775}02775\ \ \ \textcolor{comment}{/*\ Configure\ the\ ETR\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02776}02776\ \ \ \mbox{\hyperlink{group___t_i_m___group7_ga8bdde400b7a30f3e747fe8e4962c0abe}{TIM\_ETRConfig}}(TIMx,\ TIM\_ExtTRGPrescaler,\ TIM\_ExtTRGPolarity,\ ExtTRGFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02777}02777\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02778}02778\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ SMCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02779}02779\ \ \ tmpsmcr\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02780}02780\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02781}02781\ \ \ \textcolor{comment}{/*\ Reset\ the\ SMS\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02782}02782\ \ \ tmpsmcr\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02783}02783\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02784}02784\ \ \ \textcolor{comment}{/*\ Select\ the\ External\ clock\ mode1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02785}02785\ \ \ tmpsmcr\ |=\ TIM\_SlaveMode\_External1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02786}02786\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02787}02787\ \ \ \textcolor{comment}{/*\ Select\ the\ Trigger\ selection\ :\ ETRF\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02788}02788\ \ \ tmpsmcr\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02789}02789\ \ \ tmpsmcr\ |=\ TIM\_TS\_ETRF;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02790}02790\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02791}02791\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ SMCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02792}02792\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ =\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02793}02793\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02794}02794\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02812}\mbox{\hyperlink{group___t_i_m___group6_ga0a9cbcbab32326cbbdaf4c111f59ec20}{02812}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group6_ga0a9cbcbab32326cbbdaf4c111f59ec20}{TIM\_ETRClockMode2Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02813}02813\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ExtTRGPolarity,\ uint16\_t\ ExtTRGFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02814}02814\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02815}02815\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02816}02816\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02817}02817\ \ \ assert\_param(IS\_TIM\_EXT\_PRESCALER(TIM\_ExtTRGPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02818}02818\ \ \ assert\_param(IS\_TIM\_EXT\_POLARITY(TIM\_ExtTRGPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02819}02819\ \ \ assert\_param(IS\_TIM\_EXT\_FILTER(ExtTRGFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02820}02820\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02821}02821\ \ \ \textcolor{comment}{/*\ Configure\ the\ ETR\ Clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02822}02822\ \ \ \mbox{\hyperlink{group___t_i_m___group7_ga8bdde400b7a30f3e747fe8e4962c0abe}{TIM\_ETRConfig}}(TIMx,\ TIM\_ExtTRGPrescaler,\ TIM\_ExtTRGPolarity,\ ExtTRGFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02823}02823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02824}02824\ \ \ \textcolor{comment}{/*\ Enable\ the\ External\ clock\ mode2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02825}02825\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02826}02826\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02880}\mbox{\hyperlink{group___t_i_m___group7_ga4252583c6ae8a73d6fc66f7e951dbc35}{02880}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group7_ga4252583c6ae8a73d6fc66f7e951dbc35}{TIM\_SelectInputTrigger}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_InputTriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02881}02881\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02882}02882\ \ \ uint16\_t\ tmpsmcr\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02883}02883\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02884}02884\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02885}02885\ \ \ assert\_param(IS\_TIM\_LIST1\_PERIPH(TIMx));\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02886}02886\ \ \ assert\_param(IS\_TIM\_TRIGGER\_SELECTION(TIM\_InputTriggerSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02887}02887\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02888}02888\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ SMCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02889}02889\ \ \ tmpsmcr\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02890}02890\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02891}02891\ \ \ \textcolor{comment}{/*\ Reset\ the\ TS\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02892}02892\ \ \ tmpsmcr\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02893}02893\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02894}02894\ \ \ \textcolor{comment}{/*\ Set\ the\ Input\ Trigger\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02895}02895\ \ \ tmpsmcr\ |=\ TIM\_InputTriggerSource;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02896}02896\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02897}02897\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ SMCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02898}02898\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ =\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02899}02899\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02900}02900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02923}\mbox{\hyperlink{group___t_i_m___group7_ga28745aaa549e2067e42c19569209e6c6}{02923}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group7_ga28745aaa549e2067e42c19569209e6c6}{TIM\_SelectOutputTrigger}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_TRGOSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02924}02924\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02925}02925\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02926}02926\ \ \ assert\_param(IS\_TIM\_LIST5\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02927}02927\ \ \ assert\_param(IS\_TIM\_TRGO\_SOURCE(TIM\_TRGOSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02928}02928\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02929}02929\ \ \ \textcolor{comment}{/*\ Reset\ the\ MMS\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02930}02930\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02931}02931\ \ \ \textcolor{comment}{/*\ Select\ the\ TRGO\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02932}02932\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ |=\ \ TIM\_TRGOSource;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02933}02933\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02934}02934\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02947}\mbox{\hyperlink{group___t_i_m___group7_ga2f19ce1d90990691cf037e419ba08003}{02947}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group7_ga2f19ce1d90990691cf037e419ba08003}{TIM\_SelectSlaveMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_SlaveMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02948}02948\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02949}02949\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02950}02950\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02951}02951\ \ \ assert\_param(IS\_TIM\_SLAVE\_MODE(TIM\_SlaveMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02952}02952\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02953}02953\ \ \ \textcolor{comment}{/*\ Reset\ the\ SMS\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02954}02954\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02955}02955\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02956}02956\ \ \ \textcolor{comment}{/*\ Select\ the\ Slave\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02957}02957\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ |=\ TIM\_SlaveMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02958}02958\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02959}02959\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02970}\mbox{\hyperlink{group___t_i_m___group7_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}{02970}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group7_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}{TIM\_SelectMasterSlaveMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_MasterSlaveMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02971}02971\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02972}02972\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02973}02973\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02974}02974\ \ \ assert\_param(IS\_TIM\_MSM\_STATE(TIM\_MasterSlaveMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02975}02975\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02976}02976\ \ \ \textcolor{comment}{/*\ Reset\ the\ MSM\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02977}02977\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02978}02978\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02979}02979\ \ \ \textcolor{comment}{/*\ Set\ or\ Reset\ the\ MSM\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02980}02980\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ |=\ TIM\_MasterSlaveMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02981}02981\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l02982}02982\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03000}\mbox{\hyperlink{group___t_i_m___group7_ga8bdde400b7a30f3e747fe8e4962c0abe}{03000}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group7_ga8bdde400b7a30f3e747fe8e4962c0abe}{TIM\_ETRConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03001}03001\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ExtTRGPolarity,\ uint16\_t\ ExtTRGFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03002}03002\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03003}03003\ \ \ uint16\_t\ tmpsmcr\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03004}03004\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03005}03005\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03006}03006\ \ \ assert\_param(IS\_TIM\_LIST3\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03007}03007\ \ \ assert\_param(IS\_TIM\_EXT\_PRESCALER(TIM\_ExtTRGPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03008}03008\ \ \ assert\_param(IS\_TIM\_EXT\_POLARITY(TIM\_ExtTRGPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03009}03009\ \ \ assert\_param(IS\_TIM\_EXT\_FILTER(ExtTRGFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03010}03010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03011}03011\ \ \ tmpsmcr\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03012}03012\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03013}03013\ \ \ \textcolor{comment}{/*\ Reset\ the\ ETR\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03014}03014\ \ \ tmpsmcr\ \&=\ SMCR\_ETR\_MASK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03015}03015\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03016}03016\ \ \ \textcolor{comment}{/*\ Set\ the\ Prescaler,\ the\ Filter\ value\ and\ the\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03017}03017\ \ \ tmpsmcr\ |=\ (uint16\_t)(TIM\_ExtTRGPrescaler\ |\ (uint16\_t)(TIM\_ExtTRGPolarity\ |\ (uint16\_t)(ExtTRGFilter\ <<\ (uint16\_t)8)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03018}03018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03019}03019\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ SMCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03020}03020\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ =\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03021}03021\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03058}\mbox{\hyperlink{group___t_i_m___group8_ga0fc7e76c47a3bd1ba1ebc71427832b51}{03058}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group8_ga0fc7e76c47a3bd1ba1ebc71427832b51}{TIM\_EncoderInterfaceConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_EncoderMode,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03059}03059\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_IC1Polarity,\ uint16\_t\ TIM\_IC2Polarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03060}03060\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03061}03061\ \ \ uint16\_t\ tmpsmcr\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03062}03062\ \ \ uint16\_t\ tmpccmr1\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03063}03063\ \ \ uint16\_t\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03064}03064\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03065}03065\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03066}03066\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03067}03067\ \ \ assert\_param(IS\_TIM\_ENCODER\_MODE(TIM\_EncoderMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03068}03068\ \ \ assert\_param(IS\_TIM\_IC\_POLARITY(TIM\_IC1Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03069}03069\ \ \ assert\_param(IS\_TIM\_IC\_POLARITY(TIM\_IC2Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03070}03070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03071}03071\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ SMCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03072}03072\ \ \ tmpsmcr\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03073}03073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03074}03074\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03075}03075\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03076}03076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03077}03077\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03078}03078\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03079}03079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03080}03080\ \ \ \textcolor{comment}{/*\ Set\ the\ encoder\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03081}03081\ \ \ tmpsmcr\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03082}03082\ \ \ tmpsmcr\ |=\ TIM\_EncoderMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03083}03083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03084}03084\ \ \ \textcolor{comment}{/*\ Select\ the\ Capture\ Compare\ 1\ and\ the\ Capture\ Compare\ 2\ as\ input\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03085}03085\ \ \ tmpccmr1\ \&=\ ((uint16\_t)\string~TIM\_CCMR1\_CC1S)\ \&\ ((uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03086}03086\ \ \ tmpccmr1\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\_CCMR1\_CC1S\_0}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\_CCMR1\_CC2S\_0}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03087}03087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03088}03088\ \ \ \textcolor{comment}{/*\ Set\ the\ TI1\ and\ the\ TI2\ Polarities\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03089}03089\ \ \ tmpccer\ \&=\ ((uint16\_t)\string~TIM\_CCER\_CC1P)\ \&\ ((uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03090}03090\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_IC1Polarity\ |\ (uint16\_t)(TIM\_IC2Polarity\ <<\ (uint16\_t)4));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03091}03091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03092}03092\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ SMCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03093}03093\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{SMCR}}\ =\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03094}03094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03095}03095\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03096}03096\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03097}03097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03098}03098\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03099}03099\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03100}03100\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03101}03101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03110}\mbox{\hyperlink{group___t_i_m___group8_ga42c2d1025a3937c9d9f38631af86ffa4}{03110}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group8_ga42c2d1025a3937c9d9f38631af86ffa4}{TIM\_SelectHallSensor}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03111}03111\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03112}03112\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03113}03113\ \ \ assert\_param(IS\_TIM\_LIST2\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03114}03114\ \ \ assert\_param(IS\_FUNCTIONAL\_STATE(NewState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03115}03115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03116}03116\ \ \ \textcolor{keywordflow}{if}\ (NewState\ !=\ DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03117}03117\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03118}03118\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ TI1S\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03119}03119\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03120}03120\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03121}03121\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03122}03122\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03123}03123\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ TI1S\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03124}03124\ \ \ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{CR2}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03125}03125\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03126}03126\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03161}\mbox{\hyperlink{group___t_i_m___group9_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}{03161}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___group9_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}{TIM\_RemapConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Remap)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03162}03162\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03163}03163\ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03164}03164\ \ \ assert\_param(IS\_TIM\_LIST6\_PERIPH(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03165}03165\ \ \ assert\_param(IS\_TIM\_REMAP(TIM\_Remap));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03166}03166\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03167}03167\ \ \ \textcolor{comment}{/*\ Set\ the\ Timer\ remapping\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03168}03168\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}{OR}}\ =\ \ TIM\_Remap;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03169}03169\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03192}03192\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI1\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03193}03193\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03194}03194\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03195}03195\ \ \ uint16\_t\ tmpccmr1\ =\ 0,\ tmpccer\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03196}03196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03197}03197\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 1:\ Reset\ the\ CC1E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03198}03198\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03199}03199\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03200}03200\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03201}03201\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03202}03202\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03203}03203\ \ \ tmpccmr1\ \&=\ ((uint16\_t)\string~TIM\_CCMR1\_CC1S)\ \&\ ((uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03204}03204\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_ICSelection\ |\ (uint16\_t)(TIM\_ICFilter\ <<\ (uint16\_t)4));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03205}03205\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03206}03206\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC1E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03207}03207\ \ \ tmpccer\ \&=\ (uint16\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03208}03208\ \ \ tmpccer\ |=\ (uint16\_t)(TIM\_ICPolarity\ |\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03209}03209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03210}03210\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ and\ CCER\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03211}03211\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03212}03212\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03213}03213\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03214}03214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03233}03233\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI2\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03234}03234\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03235}03235\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03236}03236\ \ \ uint16\_t\ tmpccmr1\ =\ 0,\ tmpccer\ =\ 0,\ tmp\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03237}03237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03238}03238\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 2:\ Reset\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03239}03239\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03240}03240\ \ \ tmpccmr1\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03241}03241\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03242}03242\ \ \ tmp\ =\ (uint16\_t)(TIM\_ICPolarity\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03243}03243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03244}03244\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03245}03245\ \ \ tmpccmr1\ \&=\ ((uint16\_t)\string~TIM\_CCMR1\_CC2S)\ \&\ ((uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\_CCMR1\_IC2F}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03246}03246\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_ICFilter\ <<\ 12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03247}03247\ \ \ tmpccmr1\ |=\ (uint16\_t)(TIM\_ICSelection\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03248}03248\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03249}03249\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03250}03250\ \ \ tmpccer\ \&=\ (uint16\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03251}03251\ \ \ tmpccer\ |=\ \ (uint16\_t)(tmp\ |\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03252}03252\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03253}03253\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ and\ CCER\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03254}03254\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{CCMR1}}\ =\ tmpccmr1\ ;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03255}03255\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03256}03256\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03257}03257\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03275}03275\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI3\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03276}03276\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03277}03277\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03278}03278\ \ \ uint16\_t\ tmpccmr2\ =\ 0,\ tmpccer\ =\ 0,\ tmp\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03279}03279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03280}03280\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 3:\ Reset\ the\ CC3E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03281}03281\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03282}03282\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03283}03283\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03284}03284\ \ \ tmp\ =\ (uint16\_t)(TIM\_ICPolarity\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03285}03285\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03286}03286\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03287}03287\ \ \ tmpccmr2\ \&=\ ((uint16\_t)\string~TIM\_CCMR1\_CC1S)\ \&\ ((uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\_CCMR2\_IC3F}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03288}03288\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_ICSelection\ |\ (uint16\_t)(TIM\_ICFilter\ <<\ (uint16\_t)4));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03289}03289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03290}03290\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC3E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03291}03291\ \ \ tmpccer\ \&=\ (uint16\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03292}03292\ \ \ tmpccer\ |=\ (uint16\_t)(tmp\ |\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03293}03293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03294}03294\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ and\ CCER\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03295}03295\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03296}03296\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03297}03297\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03298}03298\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03316}03316\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TI4\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03317}03317\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03318}03318\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03319}03319\ \ \ uint16\_t\ tmpccmr2\ =\ 0,\ tmpccer\ =\ 0,\ tmp\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03320}03320\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03321}03321\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 4:\ Reset\ the\ CC4E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03322}03322\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ \&=\ (uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03323}03323\ \ \ tmpccmr2\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03324}03324\ \ \ tmpccer\ =\ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03325}03325\ \ \ tmp\ =\ (uint16\_t)(TIM\_ICPolarity\ <<\ 12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03326}03326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03327}03327\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03328}03328\ \ \ tmpccmr2\ \&=\ ((uint16\_t)\string~TIM\_CCMR1\_CC2S)\ \&\ ((uint16\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\_CCMR1\_IC2F}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03329}03329\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_ICSelection\ <<\ 8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03330}03330\ \ \ tmpccmr2\ |=\ (uint16\_t)(TIM\_ICFilter\ <<\ 12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03331}03331\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03332}03332\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC4E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03333}03333\ \ \ tmpccer\ \&=\ (uint16\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\_CCER\_CC4NP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03334}03334\ \ \ tmpccer\ |=\ (uint16\_t)(tmp\ |\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03335}03335\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03336}03336\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ and\ CCER\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03337}03337\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{CCMR2}}\ =\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03338}03338\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{CCER}}\ =\ tmpccer\ ;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03339}03339\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03340}03340\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8c_source_l03353}03353\ \textcolor{comment}{/*******************\ (C)\ COPYRIGHT\ 2011\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
