Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 11 18:35:22 2025
| Host         : DESKTOP-LU3UU9U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pokemon_timing_summary_routed.rpt -pb pokemon_timing_summary_routed.pb -rpx pokemon_timing_summary_routed.rpx -warn_on_violation
| Design       : pokemon
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.065     -246.376                     68                 1327        0.122        0.000                      0                 1327        3.000        0.000                       0                   628  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -22.065     -246.376                     68                 1327        0.122        0.000                      0                 1327       11.969        0.000                       0                   624  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           68  Failing Endpoints,  Worst Slack      -22.065ns,  Total Violation     -246.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.065ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.890ns  (logic 21.785ns (46.459%)  route 25.105ns (53.541%))
  Logic Levels:           71  (CARRY4=44 LUT2=2 LUT3=5 LUT4=5 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.423 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    40.058 r  u_vga/g0_b0__0_i_14/O[0]
                         net (fo=3, routed)           0.472    40.530    u_vga/g0_b0__0_i_14_n_7
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.299    40.829 r  u_vga/g0_b0__0_i_2/O
                         net (fo=13, routed)          0.866    41.695    u_vga/g0_b0__0_i_2_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I1_O)        0.124    41.819 f  u_vga/g0_b4__0/O
                         net (fo=15, routed)          1.044    42.863    u_vga/g0_b4__0_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I3_O)        0.124    42.987 r  u_vga/red_out[3]_i_148/O
                         net (fo=2, routed)           0.591    43.578    u_vga/red_out[3]_i_148_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.702 f  u_vga/red_out[3]_i_41/O
                         net (fo=1, routed)           0.683    44.385    u_vga/red_out[3]_i_41_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124    44.509 f  u_vga/red_out[3]_i_12/O
                         net (fo=6, routed)           0.729    45.238    u_vga/red_out[3]_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124    45.362 r  u_vga/red_out[3]_i_5/O
                         net (fo=3, routed)           0.487    45.849    u_vga/red[3]
    SLICE_X58Y87         LUT6 (Prop_lut6_I4_O)        0.124    45.973 r  u_vga/green_out[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    45.973    u_vga/scene_base_g[1]
    SLICE_X58Y87         FDRE                                         r  u_vga/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.505    23.423    u_vga/clk_out1
    SLICE_X58Y87         FDRE                                         r  u_vga/green_out_reg[1]/C
                         clock pessimism              0.487    23.911    
                         clock uncertainty           -0.084    23.827    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)        0.081    23.908    u_vga/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.908    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                -22.065    

Slack (VIOLATED) :        -22.039ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.863ns  (logic 22.764ns (48.576%)  route 24.099ns (51.424%))
  Logic Levels:           74  (CARRY4=48 LUT2=2 LUT3=6 LUT4=5 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 23.424 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    40.218 f  u_vga/g0_b0__0_i_14/O[3]
                         net (fo=1, routed)           0.308    40.526    u_vga/g0_b0__0_i_14_n_4
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.306    40.832 f  u_vga/g0_b0__0_i_5/O
                         net (fo=15, routed)          0.777    41.608    u_vga/g0_b0__0_i_5_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124    41.732 r  u_vga/red_out[3]_i_2915/O
                         net (fo=1, routed)           0.331    42.063    u_vga/red_out[3]_i_2915_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    42.461 r  u_vga/red_out_reg[3]_i_1762/CO[3]
                         net (fo=1, routed)           0.000    42.461    u_vga/red_out_reg[3]_i_1762_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  u_vga/red_out_reg[3]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    42.575    u_vga/red_out_reg[3]_i_1060_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  u_vga/red_out_reg[3]_i_469/CO[3]
                         net (fo=1, routed)           0.000    42.689    u_vga/red_out_reg[3]_i_469_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 f  u_vga/red_out_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.745    43.549    u_vga/red_out_reg[3]_i_176_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124    43.673 r  u_vga/red_out[3]_i_53/O
                         net (fo=1, routed)           0.295    43.968    u_vga/red_out[3]_i_53_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.124    44.092 r  u_vga/red_out[3]_i_15/O
                         net (fo=6, routed)           0.610    44.702    u_vga/red_out[3]_i_15_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.118    44.820 r  u_vga/red_out[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.800    45.619    u_vga/red[3]_repN_1
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.326    45.945 r  u_vga/red_out[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    45.945    u_vga/scene_base_r[3]
    SLICE_X58Y88         FDRE                                         r  u_vga/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.506    23.424    u_vga/clk_out1
    SLICE_X58Y88         FDRE                                         r  u_vga/red_out_reg[3]/C
                         clock pessimism              0.487    23.912    
                         clock uncertainty           -0.084    23.828    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.079    23.907    u_vga/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -45.945    
  -------------------------------------------------------------------
                         slack                                -22.039    

Slack (VIOLATED) :        -21.998ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.821ns  (logic 22.568ns (48.200%)  route 24.253ns (51.800%))
  Logic Levels:           74  (CARRY4=48 LUT2=2 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 23.425 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    40.218 f  u_vga/g0_b0__0_i_14/O[3]
                         net (fo=1, routed)           0.308    40.526    u_vga/g0_b0__0_i_14_n_4
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.306    40.832 f  u_vga/g0_b0__0_i_5/O
                         net (fo=15, routed)          0.777    41.608    u_vga/g0_b0__0_i_5_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124    41.732 r  u_vga/red_out[3]_i_2915/O
                         net (fo=1, routed)           0.331    42.063    u_vga/red_out[3]_i_2915_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    42.461 r  u_vga/red_out_reg[3]_i_1762/CO[3]
                         net (fo=1, routed)           0.000    42.461    u_vga/red_out_reg[3]_i_1762_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.575 r  u_vga/red_out_reg[3]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    42.575    u_vga/red_out_reg[3]_i_1060_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.689 r  u_vga/red_out_reg[3]_i_469/CO[3]
                         net (fo=1, routed)           0.000    42.689    u_vga/red_out_reg[3]_i_469_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.803 f  u_vga/red_out_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.745    43.549    u_vga/red_out_reg[3]_i_176_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124    43.673 r  u_vga/red_out[3]_i_53/O
                         net (fo=1, routed)           0.295    43.968    u_vga/red_out[3]_i_53_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.124    44.092 r  u_vga/red_out[3]_i_15/O
                         net (fo=6, routed)           0.822    44.914    u_vga/red_out[3]_i_15_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124    45.038 r  u_vga/red_out[3]_i_5_comp_5/O
                         net (fo=1, routed)           0.741    45.780    u_vga/red[3]_repN_5
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    45.904 r  u_vga/green_out[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    45.904    u_vga/scene_base_g[3]
    SLICE_X58Y90         FDRE                                         r  u_vga/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.507    23.425    u_vga/clk_out1
    SLICE_X58Y90         FDRE                                         r  u_vga/green_out_reg[3]/C
                         clock pessimism              0.487    23.913    
                         clock uncertainty           -0.084    23.829    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.077    23.906    u_vga/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.906    
                         arrival time                         -45.904    
  -------------------------------------------------------------------
                         slack                                -21.998    

Slack (VIOLATED) :        -21.908ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/red_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.731ns  (logic 21.785ns (46.618%)  route 24.946ns (53.382%))
  Logic Levels:           71  (CARRY4=44 LUT2=2 LUT3=5 LUT4=5 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 23.425 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    40.058 r  u_vga/g0_b0__0_i_14/O[0]
                         net (fo=3, routed)           0.472    40.530    u_vga/g0_b0__0_i_14_n_7
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.299    40.829 r  u_vga/g0_b0__0_i_2/O
                         net (fo=13, routed)          0.866    41.695    u_vga/g0_b0__0_i_2_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I1_O)        0.124    41.819 f  u_vga/g0_b4__0/O
                         net (fo=15, routed)          1.044    42.863    u_vga/g0_b4__0_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I3_O)        0.124    42.987 r  u_vga/red_out[3]_i_148/O
                         net (fo=2, routed)           0.591    43.578    u_vga/red_out[3]_i_148_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.702 f  u_vga/red_out[3]_i_41/O
                         net (fo=1, routed)           0.683    44.385    u_vga/red_out[3]_i_41_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124    44.509 f  u_vga/red_out[3]_i_12/O
                         net (fo=6, routed)           0.729    45.238    u_vga/red_out[3]_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124    45.362 r  u_vga/red_out[3]_i_5/O
                         net (fo=3, routed)           0.328    45.690    u_vga/red[3]
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    45.814 r  u_vga/red_out[0]_i_1/O
                         net (fo=1, routed)           0.000    45.814    u_vga/scene_base_r[0]
    SLICE_X58Y89         FDRE                                         r  u_vga/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.507    23.425    u_vga/clk_out1
    SLICE_X58Y89         FDRE                                         r  u_vga/red_out_reg[0]/C
                         clock pessimism              0.487    23.913    
                         clock uncertainty           -0.084    23.829    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.077    23.906    u_vga/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.906    
                         arrival time                         -45.814    
  -------------------------------------------------------------------
                         slack                                -21.908    

Slack (VIOLATED) :        -21.901ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.728ns  (logic 21.785ns (46.621%)  route 24.943ns (53.379%))
  Logic Levels:           71  (CARRY4=44 LUT2=2 LUT3=5 LUT4=5 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 23.425 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    40.058 r  u_vga/g0_b0__0_i_14/O[0]
                         net (fo=3, routed)           0.472    40.530    u_vga/g0_b0__0_i_14_n_7
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.299    40.829 r  u_vga/g0_b0__0_i_2/O
                         net (fo=13, routed)          0.866    41.695    u_vga/g0_b0__0_i_2_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I1_O)        0.124    41.819 f  u_vga/g0_b4__0/O
                         net (fo=15, routed)          1.044    42.863    u_vga/g0_b4__0_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I3_O)        0.124    42.987 r  u_vga/red_out[3]_i_148/O
                         net (fo=2, routed)           0.591    43.578    u_vga/red_out[3]_i_148_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.702 f  u_vga/red_out[3]_i_41/O
                         net (fo=1, routed)           0.683    44.385    u_vga/red_out[3]_i_41_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I2_O)        0.124    44.509 f  u_vga/red_out[3]_i_12/O
                         net (fo=6, routed)           0.729    45.238    u_vga/red_out[3]_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124    45.362 r  u_vga/red_out[3]_i_5/O
                         net (fo=3, routed)           0.325    45.687    u_vga/red[3]
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    45.811 r  u_vga/red_out[1]_i_1/O
                         net (fo=1, routed)           0.000    45.811    u_vga/scene_base_r[1]
    SLICE_X58Y89         FDRE                                         r  u_vga/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.507    23.425    u_vga/clk_out1
    SLICE_X58Y89         FDRE                                         r  u_vga/red_out_reg[1]/C
                         clock pessimism              0.487    23.913    
                         clock uncertainty           -0.084    23.829    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.081    23.910    u_vga/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.910    
                         arrival time                         -45.811    
  -------------------------------------------------------------------
                         slack                                -21.901    

Slack (VIOLATED) :        -21.839ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.661ns  (logic 21.785ns (46.688%)  route 24.876ns (53.312%))
  Logic Levels:           71  (CARRY4=44 LUT2=2 LUT3=5 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.423 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    40.058 r  u_vga/g0_b0__0_i_14/O[0]
                         net (fo=3, routed)           0.472    40.530    u_vga/g0_b0__0_i_14_n_7
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.299    40.829 r  u_vga/g0_b0__0_i_2/O
                         net (fo=13, routed)          0.786    41.615    u_vga/g0_b0__0_i_2_n_0
    SLICE_X53Y88         LUT5 (Prop_lut5_I1_O)        0.124    41.739 f  u_vga/g0_b3__0/O
                         net (fo=29, routed)          0.663    42.403    u_vga/g0_b3__0_n_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I2_O)        0.124    42.527 r  u_vga/red_out[3]_i_144/O
                         net (fo=2, routed)           0.651    43.178    u_vga/red_out[3]_i_144_n_0
    SLICE_X53Y86         LUT5 (Prop_lut5_I0_O)        0.124    43.302 f  u_vga/red_out[3]_i_165/O
                         net (fo=2, routed)           0.766    44.068    u_vga/red_out[3]_i_165_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124    44.192 f  u_vga/red_out[3]_i_47/O
                         net (fo=1, routed)           0.600    44.792    u_vga/red_out[3]_i_47_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I3_O)        0.124    44.916 r  u_vga/red_out[3]_i_13/O
                         net (fo=5, routed)           0.703    45.619    u_vga/red_out[3]_i_13_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I3_O)        0.124    45.743 r  u_vga/green_out[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    45.743    u_vga/scene_base_g[2]
    SLICE_X58Y87         FDRE                                         r  u_vga/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.505    23.423    u_vga/clk_out1
    SLICE_X58Y87         FDRE                                         r  u_vga/green_out_reg[2]/C
                         clock pessimism              0.487    23.911    
                         clock uncertainty           -0.084    23.827    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)        0.077    23.904    u_vga/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -45.743    
  -------------------------------------------------------------------
                         slack                                -21.839    

Slack (VIOLATED) :        -21.762ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.589ns  (logic 21.785ns (46.760%)  route 24.804ns (53.240%))
  Logic Levels:           71  (CARRY4=44 LUT2=2 LUT3=5 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 23.424 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    40.058 r  u_vga/g0_b0__0_i_14/O[0]
                         net (fo=3, routed)           0.472    40.530    u_vga/g0_b0__0_i_14_n_7
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.299    40.829 r  u_vga/g0_b0__0_i_2/O
                         net (fo=13, routed)          0.786    41.615    u_vga/g0_b0__0_i_2_n_0
    SLICE_X53Y88         LUT5 (Prop_lut5_I1_O)        0.124    41.739 f  u_vga/g0_b3__0/O
                         net (fo=29, routed)          0.663    42.403    u_vga/g0_b3__0_n_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I2_O)        0.124    42.527 r  u_vga/red_out[3]_i_144/O
                         net (fo=2, routed)           0.651    43.178    u_vga/red_out[3]_i_144_n_0
    SLICE_X53Y86         LUT5 (Prop_lut5_I0_O)        0.124    43.302 f  u_vga/red_out[3]_i_165/O
                         net (fo=2, routed)           0.766    44.068    u_vga/red_out[3]_i_165_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124    44.192 f  u_vga/red_out[3]_i_47/O
                         net (fo=1, routed)           0.600    44.792    u_vga/red_out[3]_i_47_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I3_O)        0.124    44.916 r  u_vga/red_out[3]_i_13/O
                         net (fo=5, routed)           0.631    45.547    u_vga/red_out[3]_i_13_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.124    45.671 r  u_vga/red_out[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    45.671    u_vga/scene_base_r[2]
    SLICE_X58Y88         FDRE                                         r  u_vga/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.506    23.424    u_vga/clk_out1
    SLICE_X58Y88         FDRE                                         r  u_vga/red_out_reg[2]/C
                         clock pessimism              0.487    23.912    
                         clock uncertainty           -0.084    23.828    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.081    23.909    u_vga/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -45.671    
  -------------------------------------------------------------------
                         slack                                -21.762    

Slack (VIOLATED) :        -21.401ns  (required time - arrival time)
  Source:                 u_vga/pixel_col_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.170ns  (logic 21.952ns (47.546%)  route 24.218ns (52.454%))
  Logic Levels:           71  (CARRY4=44 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 23.417 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.622    -0.918    u_vga/clk_out1
    SLICE_X41Y77         FDRE                                         r  u_vga/pixel_col_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_vga/pixel_col_reg[2]_rep__2/Q
                         net (fo=96, routed)          0.597     0.135    u_vga/pixel_col_reg[2]_rep__2_n_0
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.124     0.259 r  u_vga/g0_b0__0_i_84/O
                         net (fo=11, routed)          0.650     0.909    u_vga/g0_b0__0_i_84_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.033 r  u_vga/g0_b0__0_i_33/O
                         net (fo=68, routed)          0.814     1.847    u_vga/g0_b0__0_i_33_n_0
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.971 r  u_vga/g0_b0__0_i_319/O
                         net (fo=1, routed)           0.000     1.971    u_vga/g0_b0__0_i_319_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.369 f  u_vga/g0_b0__0_i_201/CO[3]
                         net (fo=85, routed)          1.002     3.372    u_vga/g0_b0__0_i_201_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124     3.496 r  u_vga/g0_b0__0_i_647/O
                         net (fo=10, routed)          0.835     4.330    u_vga/g0_b0__0_i_647_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.880 r  u_vga/red_out_reg[3]_i_8373/CO[3]
                         net (fo=1, routed)           0.000     4.880    u_vga/red_out_reg[3]_i_8373_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.134 r  u_vga/red_out_reg[3]_i_8372/CO[0]
                         net (fo=2, routed)           0.453     5.588    u_vga/red_out_reg[3]_i_8372_n_3
    SLICE_X44Y82         LUT3 (Prop_lut3_I1_O)        0.367     5.955 r  u_vga/red_out[3]_i_6181/O
                         net (fo=2, routed)           0.784     6.739    u_vga/red_out[3]_i_6181_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.124 r  u_vga/red_out_reg[3]_i_4324/CO[3]
                         net (fo=1, routed)           0.000     7.124    u_vga/red_out_reg[3]_i_4324_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  u_vga/red_out_reg[3]_i_2847/CO[3]
                         net (fo=1, routed)           0.000     7.238    u_vga/red_out_reg[3]_i_2847_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  u_vga/red_out_reg[3]_i_1744/CO[3]
                         net (fo=1, routed)           0.000     7.352    u_vga/red_out_reg[3]_i_1744_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  u_vga/red_out_reg[3]_i_1741/O[1]
                         net (fo=2, routed)           0.656     8.342    u_vga/red_out_reg[3]_i_1741_n_6
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.303     8.645 r  u_vga/red_out[3]_i_1040/O
                         net (fo=2, routed)           0.480     9.126    u_vga/red_out[3]_i_1040_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.250 r  u_vga/red_out[3]_i_1044/O
                         net (fo=1, routed)           0.000     9.250    u_vga/red_out[3]_i_1044_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.630 r  u_vga/red_out_reg[3]_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.630    u_vga/red_out_reg[3]_i_464_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.747 r  u_vga/red_out_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     9.747    u_vga/red_out_reg[3]_i_1033_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.966 r  u_vga/g0_b0__0_i_496/O[0]
                         net (fo=7, routed)           0.846    10.811    u_vga/g0_b0__0_i_496_n_7
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.295    11.106 r  u_vga/red_out[3]_i_10196/O
                         net (fo=1, routed)           0.000    11.106    u_vga/red_out[3]_i_10196_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  u_vga/red_out_reg[3]_i_8393/CO[3]
                         net (fo=1, routed)           0.000    11.507    u_vga/red_out_reg[3]_i_8393_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.621 r  u_vga/red_out_reg[3]_i_6210/CO[3]
                         net (fo=1, routed)           0.000    11.621    u_vga/red_out_reg[3]_i_6210_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.735 r  u_vga/red_out_reg[3]_i_4368/CO[3]
                         net (fo=1, routed)           0.000    11.735    u_vga/red_out_reg[3]_i_4368_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  u_vga/red_out_reg[3]_i_2897/CO[3]
                         net (fo=1, routed)           0.000    11.849    u_vga/red_out_reg[3]_i_2897_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.077 r  u_vga/red_out_reg[3]_i_1754/CO[2]
                         net (fo=12, routed)          0.367    12.444    u_vga/red_out_reg[3]_i_1754_n_1
    SLICE_X39Y88         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    13.225 r  u_vga/red_out_reg[3]_i_1054/CO[2]
                         net (fo=4, routed)           0.222    13.447    u_vga/red_out_reg[3]_i_1054_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    14.266 r  u_vga/red_out_reg[3]_i_466/O[1]
                         net (fo=3, routed)           0.321    14.588    u_vga/red_out_reg[3]_i_466_n_6
    SLICE_X40Y88         LUT5 (Prop_lut5_I4_O)        0.306    14.894 r  u_vga/red_out[3]_i_1048/O
                         net (fo=1, routed)           0.472    15.366    u_vga/red_out[3]_i_1048_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    15.722 r  u_vga/red_out_reg[3]_i_465/CO[2]
                         net (fo=50, routed)          0.764    16.486    u_vga/red_out_reg[3]_i_465_n_1
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.313    16.799 r  u_vga/red_out[3]_i_1037/O
                         net (fo=1, routed)           0.395    17.194    u_vga/red_out[3]_i_1037_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.850 r  u_vga/red_out_reg[3]_i_462/CO[3]
                         net (fo=1, routed)           0.000    17.850    u_vga/red_out_reg[3]_i_462_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  u_vga/g0_b0__0_i_352/CO[3]
                         net (fo=1, routed)           0.000    17.964    u_vga/g0_b0__0_i_352_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.078 r  u_vga/g0_b0__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    18.078    u_vga/g0_b0__0_i_348_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.192 r  u_vga/g0_b0__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.192    u_vga/g0_b0__0_i_260_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.306 r  u_vga/g0_b0__0_i_418/CO[3]
                         net (fo=6, routed)           0.680    18.986    u_vga/g0_b0__0_i_418_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    19.578 r  u_vga/g0_b0__0_i_283/CO[2]
                         net (fo=5, routed)           0.524    20.102    u_vga/g0_b0__0_i_283_n_1
    SLICE_X38Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    20.899 r  u_vga/g0_b0__0_i_199/CO[2]
                         net (fo=5, routed)           0.224    21.123    u_vga/g0_b0__0_i_199_n_1
    SLICE_X39Y95         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.901 r  u_vga/g0_b0__0_i_94/CO[2]
                         net (fo=5, routed)           0.382    22.284    u_vga/g0_b0__0_i_94_n_1
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    23.065 r  u_vga/g0_b0__0_i_39/CO[2]
                         net (fo=10, routed)          0.413    23.477    u_vga/g0_b0__0_i_39_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    24.258 r  u_vga/g0_b0__0_i_13/CO[2]
                         net (fo=156, routed)         0.808    25.066    u_vga/g0_b0__0_i_13_n_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.313    25.379 r  u_vga/g0_b0__0_i_261/O
                         net (fo=33, routed)          0.579    25.958    u_vga/g0_b0__0_i_261_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_vga/g0_b0__0_i_208/O
                         net (fo=16, routed)          1.091    27.173    u_vga/g0_b0__0_i_208_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.297 r  u_vga/g0_b0__0_i_566/O
                         net (fo=1, routed)           0.000    27.297    u_vga/g0_b0__0_i_566_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.847 r  u_vga/g0_b0__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    27.847    u_vga/g0_b0__0_i_470_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.961 r  u_vga/g0_b0__0_i_344/CO[3]
                         net (fo=1, routed)           0.000    27.961    u_vga/g0_b0__0_i_344_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.075 r  u_vga/g0_b0__0_i_271/CO[3]
                         net (fo=1, routed)           0.000    28.075    u_vga/g0_b0__0_i_271_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.297 r  u_vga/g0_b0__0_i_268/O[0]
                         net (fo=2, routed)           0.949    29.246    u_vga/g0_b0__0_i_268_n_7
    SLICE_X45Y86         LUT3 (Prop_lut3_I1_O)        0.299    29.545 r  u_vga/g0_b0__0_i_148/O
                         net (fo=2, routed)           0.502    30.048    u_vga/g0_b0__0_i_148_n_0
    SLICE_X44Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.172 r  u_vga/g0_b0__0_i_152/O
                         net (fo=1, routed)           0.000    30.172    u_vga/g0_b0__0_i_152_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.573 r  u_vga/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    30.573    u_vga/g0_b0__0_i_68_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  u_vga/g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.687    u_vga/g0_b0__0_i_65_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  u_vga/g0_b0__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    30.801    u_vga/g0_b0__0_i_99_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.915 r  u_vga/g0_b0__0_i_537/CO[3]
                         net (fo=1, routed)           0.000    30.915    u_vga/g0_b0__0_i_537_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.228 r  u_vga/g0_b0__0_i_436/O[3]
                         net (fo=2, routed)           0.753    31.981    u_vga/g0_b0__0_i_436_n_4
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.306    32.287 r  u_vga/g0_b0__0_i_301/O
                         net (fo=2, routed)           0.707    32.993    u_vga/g0_b0__0_i_301_n_0
    SLICE_X47Y92         LUT4 (Prop_lut4_I3_O)        0.124    33.117 r  u_vga/g0_b0__0_i_305/O
                         net (fo=1, routed)           0.000    33.117    u_vga/g0_b0__0_i_305_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.649 r  u_vga/g0_b0__0_i_176/CO[3]
                         net (fo=1, routed)           0.000    33.649    u_vga/g0_b0__0_i_176_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.983 r  u_vga/g0_b0__0_i_86/O[1]
                         net (fo=6, routed)           0.478    34.461    u_vga/g0_b0__0_i_86_n_6
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    34.764 r  u_vga/g0_b0__0_i_179/O
                         net (fo=1, routed)           0.000    34.764    u_vga/g0_b0__0_i_179_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.314 r  u_vga/g0_b0__0_i_85/CO[3]
                         net (fo=1, routed)           0.000    35.314    u_vga/g0_b0__0_i_85_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.648 r  u_vga/g0_b0__0_i_34/O[1]
                         net (fo=3, routed)           0.486    36.135    u_vga/g0_b0__0_i_34_n_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.303    36.438 r  u_vga/g0_b0__0_i_72/O
                         net (fo=1, routed)           0.888    37.325    u_vga/g0_b0__0_i_72_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.845 r  u_vga/g0_b0__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.845    u_vga/g0_b0__0_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.099 r  u_vga/g0_b0__0_i_7/CO[0]
                         net (fo=53, routed)          0.391    38.490    u_vga/g0_b0__0_i_7_n_3
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.367    38.857 r  u_vga/g0_b0__0_i_41/O
                         net (fo=1, routed)           0.719    39.576    u_vga/g0_b0__0_i_41_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    40.218 f  u_vga/g0_b0__0_i_14/O[3]
                         net (fo=1, routed)           0.308    40.526    u_vga/g0_b0__0_i_14_n_4
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.306    40.832 f  u_vga/g0_b0__0_i_5/O
                         net (fo=15, routed)          0.897    41.729    u_vga/g0_b0__0_i_5_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I4_O)        0.124    41.853 r  u_vga/g0_b1__0/O
                         net (fo=18, routed)          0.706    42.559    u_vga/g0_b1__0_n_0
    SLICE_X53Y87         LUT5 (Prop_lut5_I2_O)        0.124    42.683 f  u_vga/red_out[3]_i_143/O
                         net (fo=2, routed)           0.414    43.097    u_vga/red_out[3]_i_143_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124    43.221 f  u_vga/red_out[3]_i_38/O
                         net (fo=1, routed)           0.401    43.622    u_vga/red_out[3]_i_38_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.124    43.746 f  u_vga/red_out[3]_i_11/O
                         net (fo=7, routed)           0.592    44.337    u_vga/red_out[3]_i_11_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    44.461 r  u_vga/green_out[0]_i_7_comp_1/O
                         net (fo=1, routed)           0.667    45.128    u_vga/green_out[0]_i_7_n_0_repN
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    45.252 r  u_vga/green_out[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    45.252    u_vga/scene_base_g[0]
    SLICE_X52Y85         FDRE                                         r  u_vga/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.499    23.417    u_vga/clk_out1
    SLICE_X52Y85         FDRE                                         r  u_vga/green_out_reg[0]/C
                         clock pessimism              0.487    23.905    
                         clock uncertainty           -0.084    23.821    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)        0.031    23.852    u_vga/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.852    
                         arrival time                         -45.252    
  -------------------------------------------------------------------
                         slack                                -21.401    

Slack (VIOLATED) :        -17.079ns  (required time - arrival time)
  Source:                 u_battle/player_hp_bar_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        41.861ns  (logic 23.545ns (56.246%)  route 18.316ns (43.754%))
  Logic Levels:           92  (CARRY4=74 LUT2=3 LUT3=6 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 23.405 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.597    -0.943    u_battle/clk_out1
    SLICE_X53Y119        FDRE                                         r  u_battle/player_hp_bar_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  u_battle/player_hp_bar_reg[1][4]/Q
                         net (fo=5, routed)           1.117     0.630    u_battle/player_hp_bar_reg[1]__0[4]
    SLICE_X54Y121        LUT5 (Prop_lut5_I4_O)        0.152     0.782 r  u_battle/player_hp_bar[2][5]_i_8/O
                         net (fo=11, routed)          0.938     1.721    u_battle/player_hp_bar[2][5]_i_8_n_0
    SLICE_X50Y122        LUT4 (Prop_lut4_I1_O)        0.348     2.069 r  u_battle/red_out[1]_i_2792/O
                         net (fo=1, routed)           0.000     2.069    u_battle/red_out[1]_i_2792_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.647 r  u_battle/red_out_reg[1]_i_2357/O[2]
                         net (fo=1, routed)           0.648     3.294    u_battle/red_out_reg[1]_i_2357_n_5
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699     3.993 r  u_battle/red_out_reg[1]_i_1874/CO[3]
                         net (fo=1, routed)           0.000     3.993    u_battle/red_out_reg[1]_i_1874_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.327 f  u_battle/red_out_reg[1]_i_1869/O[1]
                         net (fo=7, routed)           0.981     5.309    u_choose/red_out_reg[1]_i_563_0[1]
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.303     5.612 r  u_choose/red_out[1]_i_1870/O
                         net (fo=1, routed)           0.000     5.612    u_choose/red_out[1]_i_1870_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.013 r  u_choose/red_out_reg[1]_i_1175/CO[3]
                         net (fo=1, routed)           0.000     6.013    u_choose/red_out_reg[1]_i_1175_n_0
    SLICE_X51Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  u_choose/red_out_reg[1]_i_563/CO[3]
                         net (fo=1, routed)           0.000     6.127    u_choose/red_out_reg[1]_i_563_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.398 r  u_choose/red_out_reg[1]_i_237/CO[0]
                         net (fo=13, routed)          0.840     7.237    u_choose/u_battle/p_0_in2_out[14]
    SLICE_X51Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.066 r  u_choose/red_out_reg[1]_i_1182/CO[3]
                         net (fo=1, routed)           0.000     8.066    u_choose/red_out_reg[1]_i_1182_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  u_choose/red_out_reg[1]_i_564/CO[3]
                         net (fo=1, routed)           0.000     8.180    u_choose/red_out_reg[1]_i_564_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.408 r  u_choose/red_out_reg[1]_i_238/CO[2]
                         net (fo=15, routed)          0.630     9.038    u_choose/u_battle/p_0_in2_out[13]
    SLICE_X50Y119        LUT5 (Prop_lut5_I3_O)        0.313     9.351 r  u_choose/red_out[1]_i_1856/O
                         net (fo=1, routed)           0.000     9.351    u_choose/red_out[1]_i_1856_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.884 r  u_choose/red_out_reg[1]_i_1168/CO[3]
                         net (fo=1, routed)           0.000     9.884    u_choose/red_out_reg[1]_i_1168_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  u_choose/red_out_reg[1]_i_559/CO[3]
                         net (fo=17, routed)          0.845    10.846    u_choose/u_battle/p_0_in2_out[12]
    SLICE_X49Y119        LUT3 (Prop_lut3_I0_O)        0.124    10.970 r  u_choose/red_out[1]_i_2777/O
                         net (fo=1, routed)           0.000    10.970    u_choose/red_out[1]_i_2777_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.520 r  u_choose/red_out_reg[1]_i_2345/CO[3]
                         net (fo=1, routed)           0.000    11.520    u_choose/red_out_reg[1]_i_2345_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  u_choose/red_out_reg[1]_i_1858/CO[3]
                         net (fo=1, routed)           0.000    11.634    u_choose/red_out_reg[1]_i_1858_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  u_choose/red_out_reg[1]_i_1172/CO[3]
                         net (fo=1, routed)           0.000    11.748    u_choose/red_out_reg[1]_i_1172_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.019 r  u_choose/red_out_reg[1]_i_560/CO[0]
                         net (fo=19, routed)          0.752    12.770    u_choose/u_battle/p_0_in2_out[11]
    SLICE_X48Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.599 r  u_choose/red_out_reg[1]_i_2337/CO[3]
                         net (fo=1, routed)           0.000    13.599    u_choose/red_out_reg[1]_i_2337_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  u_choose/red_out_reg[1]_i_1863/CO[3]
                         net (fo=1, routed)           0.000    13.713    u_choose/red_out_reg[1]_i_1863_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  u_choose/red_out_reg[1]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    13.827    u_choose/red_out_reg[1]_i_1173_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.984 r  u_choose/red_out_reg[1]_i_561/CO[1]
                         net (fo=21, routed)          0.743    14.727    u_choose/u_battle/p_0_in2_out[10]
    SLICE_X47Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.512 r  u_choose/red_out_reg[1]_i_2336/CO[3]
                         net (fo=1, routed)           0.000    15.512    u_choose/red_out_reg[1]_i_2336_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.626 r  u_choose/red_out_reg[1]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    15.626    u_choose/red_out_reg[1]_i_1848_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.740 r  u_choose/red_out_reg[1]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    15.740    u_choose/red_out_reg[1]_i_1165_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.968 r  u_choose/red_out_reg[1]_i_558/CO[2]
                         net (fo=24, routed)          0.559    16.527    u_choose/u_battle/p_0_in2_out[9]
    SLICE_X44Y123        LUT3 (Prop_lut3_I0_O)        0.313    16.840 r  u_choose/red_out[1]_i_2966/O
                         net (fo=1, routed)           0.000    16.840    u_choose/red_out[1]_i_2966_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.390 r  u_choose/red_out_reg[1]_i_2749/CO[3]
                         net (fo=1, routed)           0.000    17.390    u_choose/red_out_reg[1]_i_2749_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  u_choose/red_out_reg[1]_i_2316/CO[3]
                         net (fo=1, routed)           0.009    17.513    u_choose/red_out_reg[1]_i_2316_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_choose/red_out_reg[1]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_choose/red_out_reg[1]_i_1838_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_choose/red_out_reg[1]_i_1161/CO[3]
                         net (fo=25, routed)          0.978    18.719    u_choose/u_battle/p_0_in2_out[8]
    SLICE_X45Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.299 r  u_choose/red_out_reg[1]_i_2967/CO[3]
                         net (fo=1, routed)           0.000    19.299    u_choose/red_out_reg[1]_i_2967_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  u_choose/red_out_reg[1]_i_2754/CO[3]
                         net (fo=1, routed)           0.000    19.413    u_choose/red_out_reg[1]_i_2754_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.527 r  u_choose/red_out_reg[1]_i_2321/CO[3]
                         net (fo=1, routed)           0.000    19.527    u_choose/red_out_reg[1]_i_2321_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.641 r  u_choose/red_out_reg[1]_i_1842/CO[3]
                         net (fo=1, routed)           0.000    19.641    u_choose/red_out_reg[1]_i_1842_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.912 r  u_choose/red_out_reg[1]_i_1162/CO[0]
                         net (fo=27, routed)          1.092    21.004    u_choose/u_battle/p_0_in2_out[7]
    SLICE_X40Y115        LUT3 (Prop_lut3_I0_O)        0.373    21.377 r  u_choose/red_out[1]_i_3036/O
                         net (fo=1, routed)           0.000    21.377    u_choose/red_out[1]_i_3036_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.927 r  u_choose/red_out_reg[1]_i_2972/CO[3]
                         net (fo=1, routed)           0.000    21.927    u_choose/red_out_reg[1]_i_2972_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.041 r  u_choose/red_out_reg[1]_i_2759/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_choose/red_out_reg[1]_i_2759_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.155 r  u_choose/red_out_reg[1]_i_2326/CO[3]
                         net (fo=1, routed)           0.000    22.155    u_choose/red_out_reg[1]_i_2326_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.269 r  u_choose/red_out_reg[1]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    22.269    u_choose/red_out_reg[1]_i_1843_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.426 r  u_choose/red_out_reg[1]_i_1163/CO[1]
                         net (fo=29, routed)          0.871    23.297    u_choose/u_battle/p_0_in2_out[6]
    SLICE_X44Y115        LUT3 (Prop_lut3_I0_O)        0.329    23.626 r  u_choose/red_out[1]_i_3039/O
                         net (fo=1, routed)           0.000    23.626    u_choose/red_out[1]_i_3039_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.176 r  u_choose/red_out_reg[1]_i_2977/CO[3]
                         net (fo=1, routed)           0.000    24.176    u_choose/red_out_reg[1]_i_2977_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.290 r  u_choose/red_out_reg[1]_i_2764/CO[3]
                         net (fo=1, routed)           0.000    24.290    u_choose/red_out_reg[1]_i_2764_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.404 r  u_choose/red_out_reg[1]_i_2331/CO[3]
                         net (fo=1, routed)           0.000    24.404    u_choose/red_out_reg[1]_i_2331_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.518 r  u_choose/red_out_reg[1]_i_1845/CO[3]
                         net (fo=1, routed)           0.000    24.518    u_choose/red_out_reg[1]_i_1845_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.746 r  u_choose/red_out_reg[1]_i_1164/CO[2]
                         net (fo=31, routed)          0.684    25.430    u_choose/u_battle/p_0_in2_out[5]
    SLICE_X43Y122        LUT3 (Prop_lut3_I0_O)        0.313    25.743 r  u_choose/red_out[1]_i_3047/O
                         net (fo=1, routed)           0.000    25.743    u_choose/red_out[1]_i_3047_n_0
    SLICE_X43Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.293 r  u_choose/red_out_reg[1]_i_3011/CO[3]
                         net (fo=1, routed)           0.000    26.293    u_choose/red_out_reg[1]_i_3011_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.407 r  u_choose/red_out_reg[1]_i_2944/CO[3]
                         net (fo=1, routed)           0.000    26.407    u_choose/red_out_reg[1]_i_2944_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.521 r  u_choose/red_out_reg[1]_i_2729/CO[3]
                         net (fo=1, routed)           0.009    26.530    u_choose/red_out_reg[1]_i_2729_n_0
    SLICE_X43Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.644 r  u_choose/red_out_reg[1]_i_2306/CO[3]
                         net (fo=1, routed)           0.000    26.644    u_choose/red_out_reg[1]_i_2306_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.758 r  u_choose/red_out_reg[1]_i_1831/CO[3]
                         net (fo=34, routed)          1.147    27.905    u_choose/u_battle/p_0_in2_out[4]
    SLICE_X43Y130        LUT5 (Prop_lut5_I3_O)        0.124    28.029 r  u_choose/red_out[1]_i_3052/O
                         net (fo=1, routed)           0.000    28.029    u_choose/red_out[1]_i_3052_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.561 r  u_choose/red_out_reg[1]_i_3016/CO[3]
                         net (fo=1, routed)           0.000    28.561    u_choose/red_out_reg[1]_i_3016_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.675 r  u_choose/red_out_reg[1]_i_2949/CO[3]
                         net (fo=1, routed)           0.000    28.675    u_choose/red_out_reg[1]_i_2949_n_0
    SLICE_X43Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.789 r  u_choose/red_out_reg[1]_i_2734/CO[3]
                         net (fo=1, routed)           0.000    28.789    u_choose/red_out_reg[1]_i_2734_n_0
    SLICE_X43Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.903 r  u_choose/red_out_reg[1]_i_2310/CO[3]
                         net (fo=1, routed)           0.000    28.903    u_choose/red_out_reg[1]_i_2310_n_0
    SLICE_X43Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.174 r  u_choose/red_out_reg[1]_i_1832/CO[0]
                         net (fo=37, routed)          1.260    30.434    u_choose/u_battle/p_0_in2_out[3]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.373    30.807 r  u_choose/red_out[1]_i_3074/O
                         net (fo=1, routed)           0.000    30.807    u_choose/red_out[1]_i_3074_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.340 r  u_choose/red_out_reg[1]_i_3053/CO[3]
                         net (fo=1, routed)           0.000    31.340    u_choose/red_out_reg[1]_i_3053_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.457 r  u_choose/red_out_reg[1]_i_3021/CO[3]
                         net (fo=1, routed)           0.000    31.457    u_choose/red_out_reg[1]_i_3021_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.574 r  u_choose/red_out_reg[1]_i_2954/CO[3]
                         net (fo=1, routed)           0.000    31.574    u_choose/red_out_reg[1]_i_2954_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.691 r  u_choose/red_out_reg[1]_i_2739/CO[3]
                         net (fo=1, routed)           0.000    31.691    u_choose/red_out_reg[1]_i_2739_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.808 r  u_choose/red_out_reg[1]_i_2311/CO[3]
                         net (fo=1, routed)           0.000    31.808    u_choose/red_out_reg[1]_i_2311_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.965 r  u_choose/red_out_reg[1]_i_1833/CO[1]
                         net (fo=39, routed)          0.906    32.872    u_choose/u_battle/p_0_in2_out[2]
    SLICE_X39Y114        LUT2 (Prop_lut2_I1_O)        0.332    33.204 r  u_choose/red_out[1]_i_3078/O
                         net (fo=1, routed)           0.000    33.204    u_choose/red_out[1]_i_3078_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.754 r  u_choose/red_out_reg[1]_i_3058/CO[3]
                         net (fo=1, routed)           0.000    33.754    u_choose/red_out_reg[1]_i_3058_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  u_choose/red_out_reg[1]_i_3026/CO[3]
                         net (fo=1, routed)           0.000    33.868    u_choose/red_out_reg[1]_i_3026_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  u_choose/red_out_reg[1]_i_2959/CO[3]
                         net (fo=1, routed)           0.000    33.982    u_choose/red_out_reg[1]_i_2959_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.096 r  u_choose/red_out_reg[1]_i_2744/CO[3]
                         net (fo=1, routed)           0.000    34.096    u_choose/red_out_reg[1]_i_2744_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.210 r  u_choose/red_out_reg[1]_i_2313/CO[3]
                         net (fo=1, routed)           0.000    34.210    u_choose/red_out_reg[1]_i_2313_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.438 r  u_choose/red_out_reg[1]_i_1837/CO[2]
                         net (fo=40, routed)          0.904    35.341    u_choose/u_battle/p_0_in2_out[1]
    SLICE_X42Y111        LUT3 (Prop_lut3_I0_O)        0.313    35.654 r  u_choose/red_out[1]_i_3066/O
                         net (fo=1, routed)           0.000    35.654    u_choose/red_out[1]_i_3066_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.187 r  u_choose/red_out_reg[1]_i_3040/CO[3]
                         net (fo=1, routed)           0.000    36.187    u_choose/red_out_reg[1]_i_3040_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.304 r  u_choose/red_out_reg[1]_i_3006/CO[3]
                         net (fo=1, routed)           0.000    36.304    u_choose/red_out_reg[1]_i_3006_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.421 r  u_choose/red_out_reg[1]_i_2939/CO[3]
                         net (fo=1, routed)           0.000    36.421    u_choose/red_out_reg[1]_i_2939_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.538 r  u_choose/red_out_reg[1]_i_2724/CO[3]
                         net (fo=1, routed)           0.000    36.538    u_choose/red_out_reg[1]_i_2724_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.655 r  u_choose/red_out_reg[1]_i_2303/CO[3]
                         net (fo=1, routed)           0.000    36.655    u_choose/red_out_reg[1]_i_2303_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.812 r  u_choose/red_out_reg[1]_i_1830/CO[1]
                         net (fo=1, routed)           0.465    37.278    u_vga/red_out_reg[1]_i_552_0[0]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.332    37.610 r  u_vga/red_out[1]_i_1159/O
                         net (fo=1, routed)           0.000    37.610    u_vga/red_out[1]_i_1159_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.142 r  u_vga/red_out_reg[1]_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.142    u_vga/red_out_reg[1]_i_552_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.256 r  u_vga/red_out_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000    38.256    u_vga/red_out_reg[1]_i_231_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.370 r  u_vga/red_out_reg[1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    38.370    u_choose/blue_out[1]_i_23[0]
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.484 f  u_choose/red_out_reg[1]_i_44/CO[3]
                         net (fo=2, routed)           0.623    39.107    u_vga/blue_out[1]_i_8_0[0]
    SLICE_X40Y120        LUT4 (Prop_lut4_I2_O)        0.124    39.231 r  u_vga/blue_out[1]_i_23/O
                         net (fo=1, routed)           0.579    39.810    u_vga/blue_out[1]_i_23_n_0
    SLICE_X43Y120        LUT6 (Prop_lut6_I5_O)        0.124    39.934 r  u_vga/blue_out[1]_i_8/O
                         net (fo=1, routed)           0.292    40.226    u_vga/blue_out[1]_i_8_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.124    40.350 r  u_vga/blue_out[1]_i_4/O
                         net (fo=1, routed)           0.444    40.794    u_vga/battle_b[1]
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.124    40.918 r  u_vga/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000    40.918    u_vga/scene_base_b[1]
    SLICE_X44Y120        FDRE                                         r  u_vga/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.488    23.405    u_vga/clk_out1
    SLICE_X44Y120        FDRE                                         r  u_vga/blue_out_reg[1]/C
                         clock pessimism              0.488    23.894    
                         clock uncertainty           -0.084    23.810    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.029    23.839    u_vga/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.839    
                         arrival time                         -40.918    
  -------------------------------------------------------------------
                         slack                                -17.079    

Slack (VIOLATED) :        -16.564ns  (required time - arrival time)
  Source:                 u_battle/enemy_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_vga/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        41.389ns  (logic 12.552ns (30.327%)  route 28.837ns (69.673%))
  Logic Levels:           56  (CARRY4=18 LUT2=3 LUT3=3 LUT4=7 LUT5=8 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 23.415 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[1]/Q
                         net (fo=102, routed)         1.087     0.676    u_battle/enemy_idx_reg[1]_0
    SLICE_X70Y117        LUT5 (Prop_lut5_I3_O)        0.124     0.800 r  u_battle/enemy_hp_bar[2][1]_i_3/O
                         net (fo=9, routed)           0.762     1.562    u_battle/enemy_hp_reg[2][1]_0
    SLICE_X70Y116        LUT4 (Prop_lut4_I3_O)        0.124     1.686 f  u_battle/enemy_idx[1]_i_6/O
                         net (fo=1, routed)           0.493     2.180    u_battle/enemy_idx[1]_i_6_n_0
    SLICE_X70Y116        LUT5 (Prop_lut5_I4_O)        0.124     2.304 r  u_battle/enemy_idx[1]_i_5/O
                         net (fo=2, routed)           0.441     2.745    u_battle/enemy_idx[1]_i_5_n_0
    SLICE_X69Y116        LUT4 (Prop_lut4_I0_O)        0.124     2.869 r  u_battle/g0_b0_i_95/O
                         net (fo=7, routed)           0.768     3.637    u_battle/g0_b0_i_95_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.761 r  u_battle/g0_b0_i_185/O
                         net (fo=2, routed)           0.592     4.353    u_battle/g0_b0_i_185_n_0
    SLICE_X62Y128        LUT2 (Prop_lut2_I1_O)        0.124     4.477 f  u_battle/g0_b0_i_182/O
                         net (fo=3, routed)           0.430     4.907    u_battle/g0_b0_i_182_n_0
    SLICE_X62Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.031 r  u_battle/g0_b0_i_96__0/O
                         net (fo=2, routed)           0.731     5.762    u_battle/g0_b0_i_96__0_n_0
    SLICE_X57Y128        LUT5 (Prop_lut5_I1_O)        0.124     5.886 r  u_battle/g0_b0_i_41__0/O
                         net (fo=1, routed)           0.000     5.886    u_vga/g0_b0_i_382_0[0]
    SLICE_X57Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.418 r  u_vga/g0_b0_i_10__0/CO[3]
                         net (fo=443, routed)         1.476     7.894    u_vga/g0_b0_i_10__0_n_0
    SLICE_X62Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.513     8.407 r  u_vga/g0_b0_i_301/CO[3]
                         net (fo=1, routed)           0.000     8.407    u_vga/g0_b0_i_301_n_0
    SLICE_X62Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.730 r  u_vga/g0_b0_i_176/O[1]
                         net (fo=21, routed)          1.335    10.065    u_vga/u_battle/PIKACHU_SPRITE[0][25]4[18]
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.332    10.397 r  u_vga/g0_b0_i_365/O
                         net (fo=10, routed)          0.836    11.233    u_vga/g0_b0_i_365_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I0_O)        0.332    11.565 r  u_vga/g0_b0_i_395__0/O
                         net (fo=1, routed)           0.000    11.565    u_vga/g0_b0_i_395__0_n_0
    SLICE_X54Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.078 r  u_vga/g0_b0_i_290__0/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_vga/g0_b0_i_290__0_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.297 r  u_vga/g0_b0_i_278/O[0]
                         net (fo=2, routed)           0.793    13.090    u_vga/g0_b0_i_278_n_7
    SLICE_X53Y134        LUT3 (Prop_lut3_I1_O)        0.325    13.415 r  u_vga/g0_b0_i_155/O
                         net (fo=2, routed)           0.690    14.105    u_vga/g0_b0_i_155_n_0
    SLICE_X53Y134        LUT4 (Prop_lut4_I3_O)        0.327    14.432 r  u_vga/g0_b0_i_159__0/O
                         net (fo=1, routed)           0.000    14.432    u_vga/g0_b0_i_159__0_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.833 r  u_vga/g0_b0_i_78__0/CO[3]
                         net (fo=1, routed)           0.000    14.833    u_vga/g0_b0_i_78__0_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  u_vga/g0_b0_i_74/O[2]
                         net (fo=2, routed)           0.944    16.015    u_vga/g0_b0_i_74_n_5
    SLICE_X56Y131        LUT3 (Prop_lut3_I0_O)        0.331    16.346 r  u_vga/g0_b0_i_22__0/O
                         net (fo=2, routed)           0.708    17.054    u_vga/g0_b0_i_22__0_n_0
    SLICE_X56Y131        LUT4 (Prop_lut4_I3_O)        0.331    17.385 r  u_vga/g0_b0_i_26__0/O
                         net (fo=1, routed)           0.000    17.385    u_vga/g0_b0_i_26__0_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.761 r  u_vga/g0_b0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    17.761    u_vga/g0_b0_i_7__0_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.878 r  u_vga/g0_b0_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    17.878    u_vga/g0_b0_i_14__0_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.097 r  u_vga/g0_b0_i_19__0/O[0]
                         net (fo=20, routed)          0.806    18.903    u_vga/g0_b0_i_19__0_n_7
    SLICE_X58Y129        LUT2 (Prop_lut2_I1_O)        0.295    19.198 r  u_vga/g0_b0_i_557/O
                         net (fo=1, routed)           0.000    19.198    u_vga/g0_b0_i_557_n_0
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.731 r  u_vga/g0_b0_i_494/CO[3]
                         net (fo=1, routed)           0.000    19.731    u_vga/g0_b0_i_494_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.970 r  u_vga/g0_b0_i_410/O[2]
                         net (fo=3, routed)           0.449    20.420    u_vga/g0_b0_i_410_n_5
    SLICE_X60Y131        LUT4 (Prop_lut4_I0_O)        0.301    20.721 r  u_vga/g0_b0_i_485/O
                         net (fo=1, routed)           0.664    21.384    u_vga/g0_b0_i_485_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.769 r  u_vga/g0_b0_i_400__0/CO[3]
                         net (fo=1, routed)           0.000    21.769    u_vga/g0_b0_i_400__0_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.883 r  u_vga/g0_b0_i_292__0/CO[3]
                         net (fo=1, routed)           0.000    21.883    u_vga/g0_b0_i_292__0_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.997 r  u_vga/g0_b0_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    21.997    u_vga/g0_b0_i_167__0_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.111 r  u_vga/g0_b0_i_80__0/CO[3]
                         net (fo=1, routed)           0.000    22.111    u_vga/g0_b0_i_80__0_n_0
    SLICE_X59Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.225 r  u_vga/g0_b0_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    22.225    u_vga/g0_b0_i_30__0_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.453 r  u_vga/g0_b0_i_8__1/CO[2]
                         net (fo=19, routed)          0.762    23.215    u_vga/g0_b0_i_8__1_n_1
    SLICE_X54Y141        LUT4 (Prop_lut4_I0_O)        0.313    23.528 r  u_vga/g0_b0_i_13__0/O
                         net (fo=99, routed)          0.747    24.276    u_vga/g0_b0_i_13__0_n_0
    SLICE_X50Y142        LUT6 (Prop_lut6_I4_O)        0.124    24.400 r  u_vga/g0_b0_i_16__0/O
                         net (fo=20, routed)          0.379    24.779    u_vga/g0_b0_i_16__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I2_O)        0.124    24.903 r  u_vga/g0_b0_i_20/O
                         net (fo=24, routed)          0.652    25.555    u_vga/g0_b0_i_20_n_0
    SLICE_X53Y143        LUT6 (Prop_lut6_I3_O)        0.124    25.679 r  u_vga/red_out[3]_i_5964/O
                         net (fo=115, routed)         0.874    26.553    u_vga/red_out[3]_i_5964_n_0
    SLICE_X57Y142        LUT2 (Prop_lut2_I1_O)        0.124    26.677 r  u_vga/red_out[3]_i_4141/O
                         net (fo=139, routed)         1.089    27.766    u_vga/red_out[3]_i_4141_n_0
    SLICE_X62Y145        LUT5 (Prop_lut5_I0_O)        0.124    27.890 r  u_vga/red_out[3]_i_9815/O
                         net (fo=1, routed)           0.000    27.890    u_vga/red_out[3]_i_9815_n_0
    SLICE_X62Y145        MUXF7 (Prop_muxf7_I0_O)      0.209    28.099 r  u_vga/red_out_reg[3]_i_7968/O
                         net (fo=1, routed)           0.824    28.923    u_vga/red_out_reg[3]_i_7968_n_0
    SLICE_X62Y145        LUT6 (Prop_lut6_I5_O)        0.297    29.220 r  u_vga/red_out[3]_i_5776/O
                         net (fo=1, routed)           0.464    29.684    u_vga/red_out[3]_i_5776_n_0
    SLICE_X62Y146        LUT6 (Prop_lut6_I3_O)        0.124    29.808 r  u_vga/red_out[3]_i_4031/O
                         net (fo=1, routed)           0.843    30.651    u_vga/red_out[3]_i_4031_n_0
    SLICE_X72Y143        LUT6 (Prop_lut6_I0_O)        0.124    30.775 r  u_vga/red_out[3]_i_2648/O
                         net (fo=1, routed)           0.985    31.760    u_vga/red_out[3]_i_2648_n_0
    SLICE_X56Y143        LUT5 (Prop_lut5_I2_O)        0.124    31.884 r  u_vga/red_out[3]_i_1637/O
                         net (fo=15, routed)          1.038    32.923    u_vga/u_battle/EMPOLEON_FRONT[0][0][0]
    SLICE_X47Y135        LUT6 (Prop_lut6_I3_O)        0.124    33.047 f  u_vga/green_out[2]_i_69/O
                         net (fo=5, routed)           0.455    33.501    u_vga/green_out[2]_i_69_n_0
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.625 r  u_vga/blue_out[2]_i_33/O
                         net (fo=1, routed)           0.516    34.142    u_vga/blue_out[2]_i_33_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I2_O)        0.124    34.266 r  u_vga/blue_out[2]_i_21/O
                         net (fo=1, routed)           0.909    35.175    u_vga/blue_out[2]_i_21_n_0
    SLICE_X41Y132        LUT6 (Prop_lut6_I1_O)        0.124    35.299 r  u_vga/blue_out[2]_i_14/O
                         net (fo=6, routed)           0.761    36.060    u_vga/blue_out[2]_i_14_n_0
    SLICE_X34Y135        LUT3 (Prop_lut3_I0_O)        0.124    36.184 f  u_vga/blue_out[2]_i_42/O
                         net (fo=1, routed)           0.493    36.678    u_battle/blue_out[2]_i_19_1
    SLICE_X34Y135        LUT6 (Prop_lut6_I5_O)        0.124    36.802 f  u_battle/blue_out[2]_i_30/O
                         net (fo=1, routed)           0.161    36.963    u_vga/blue_out[2]_i_13_0
    SLICE_X34Y135        LUT5 (Prop_lut5_I4_O)        0.124    37.087 f  u_vga/blue_out[2]_i_19/O
                         net (fo=1, routed)           0.436    37.523    u_vga/blue_out[2]_i_19_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I4_O)        0.124    37.647 f  u_vga/blue_out[2]_i_13/O
                         net (fo=1, routed)           0.665    38.311    u_vga/blue_out[2]_i_13_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I1_O)        0.124    38.435 r  u_vga/blue_out[2]_i_6/O
                         net (fo=1, routed)           1.326    39.761    u_vga/blue_out[2]_i_6_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.124    39.885 r  u_vga/blue_out[2]_i_3/O
                         net (fo=1, routed)           0.452    40.337    u_vga/battle_b[2]
    SLICE_X46Y101        LUT5 (Prop_lut5_I4_O)        0.124    40.461 r  u_vga/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    40.461    u_vga/scene_base_b[2]
    SLICE_X46Y101        FDRE                                         r  u_vga/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.498    23.415    u_vga/clk_out1
    SLICE_X46Y101        FDRE                                         r  u_vga/blue_out_reg[2]/C
                         clock pessimism              0.488    23.904    
                         clock uncertainty           -0.084    23.820    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)        0.077    23.897    u_vga/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -40.461    
  -------------------------------------------------------------------
                         slack                                -16.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_battle/player_attack_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_attack_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.189ns (36.136%)  route 0.334ns (63.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.548    -0.616    u_battle/clk_out1
    SLICE_X55Y128        FDRE                                         r  u_battle/player_attack_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_battle/player_attack_active_reg/Q
                         net (fo=29, routed)          0.334    -0.141    u_battle/player_attack_active_reg_n_0
    SLICE_X38Y129        LUT3 (Prop_lut3_I1_O)        0.048    -0.093 r  u_battle/player_attack_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_battle/player_attack_cnt[7]_i_1_n_0
    SLICE_X38Y129        FDRE                                         r  u_battle/player_attack_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.823    -0.850    u_battle/clk_out1
    SLICE_X38Y129        FDRE                                         r  u_battle/player_attack_cnt_reg[7]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X38Y129        FDRE (Hold_fdre_C_D)         0.131    -0.215    u_battle/player_attack_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_battle/player_attack_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_attack_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.768%)  route 0.334ns (64.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.548    -0.616    u_battle/clk_out1
    SLICE_X55Y128        FDRE                                         r  u_battle/player_attack_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_battle/player_attack_active_reg/Q
                         net (fo=29, routed)          0.334    -0.141    u_battle/player_attack_active_reg_n_0
    SLICE_X38Y129        LUT3 (Prop_lut3_I1_O)        0.045    -0.096 r  u_battle/player_attack_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    u_battle/player_attack_cnt[6]_i_1_n_0
    SLICE_X38Y129        FDRE                                         r  u_battle/player_attack_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.823    -0.850    u_battle/clk_out1
    SLICE_X38Y129        FDRE                                         r  u_battle/player_attack_cnt_reg[6]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X38Y129        FDRE (Hold_fdre_C_D)         0.121    -0.225    u_battle/player_attack_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_outro/done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            outro_done_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.554    -0.610    u_outro/clk_out1
    SLICE_X63Y119        FDRE                                         r  u_outro/done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_outro/done_int_reg/Q
                         net (fo=3, routed)           0.067    -0.402    outro_done
    SLICE_X63Y119        FDRE                                         r  outro_done_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.850    clk_pixel
    SLICE_X63Y119        FDRE                                         r  outro_done_prev_reg/C
                         clock pessimism              0.240    -0.610    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.071    -0.539    outro_done_prev_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_battle/player_anim_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_anim_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.547    -0.617    u_battle/clk_out1
    SLICE_X51Y126        FDRE                                         r  u_battle/player_anim_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_battle/player_anim_active_reg/Q
                         net (fo=35, routed)          0.123    -0.354    u_battle/player_anim_active
    SLICE_X50Y126        LUT3 (Prop_lut3_I1_O)        0.048    -0.306 r  u_battle/player_anim_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    u_battle/player_anim_cnt[9]_i_1_n_0
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.814    -0.859    u_battle/clk_out1
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[9]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.131    -0.473    u_battle/player_anim_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_battle/player_anim_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_anim_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.897%)  route 0.127ns (40.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.547    -0.617    u_battle/clk_out1
    SLICE_X51Y126        FDRE                                         r  u_battle/player_anim_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_battle/player_anim_active_reg/Q
                         net (fo=35, routed)          0.127    -0.350    u_battle/player_anim_active
    SLICE_X50Y126        LUT3 (Prop_lut3_I1_O)        0.048    -0.302 r  u_battle/player_anim_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    u_battle/player_anim_cnt[6]_i_1_n_0
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.814    -0.859    u_battle/clk_out1
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[6]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.131    -0.473    u_battle/player_anim_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_battle/player_anim_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_anim_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.547    -0.617    u_battle/clk_out1
    SLICE_X51Y126        FDRE                                         r  u_battle/player_anim_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_battle/player_anim_active_reg/Q
                         net (fo=35, routed)          0.123    -0.354    u_battle/player_anim_active
    SLICE_X50Y126        LUT3 (Prop_lut3_I1_O)        0.045    -0.309 r  u_battle/player_anim_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u_battle/player_anim_cnt[10]_i_1_n_0
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.814    -0.859    u_battle/clk_out1
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[10]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.120    -0.484    u_battle/player_anim_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_battle/player_anim_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_anim_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.547    -0.617    u_battle/clk_out1
    SLICE_X51Y126        FDRE                                         r  u_battle/player_anim_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_battle/player_anim_active_reg/Q
                         net (fo=35, routed)          0.127    -0.350    u_battle/player_anim_active
    SLICE_X50Y126        LUT3 (Prop_lut3_I1_O)        0.045    -0.305 r  u_battle/player_anim_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    u_battle/player_anim_cnt[5]_i_1_n_0
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.814    -0.859    u_battle/clk_out1
    SLICE_X50Y126        FDRE                                         r  u_battle/player_anim_cnt_reg[5]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.121    -0.483    u_battle/player_anim_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_battle/done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            battle_done_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.553    -0.611    u_battle/clk_out1
    SLICE_X63Y120        FDRE                                         r  u_battle/done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  u_battle/done_s_reg/Q
                         net (fo=3, routed)           0.130    -0.340    battle_done
    SLICE_X62Y119        FDRE                                         r  battle_done_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.850    clk_pixel
    SLICE_X62Y119        FDRE                                         r  battle_done_prev_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.060    -0.536    battle_done_prev_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_battle/player_faint_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_battle/player_faint_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.555    -0.609    u_battle/clk_out1
    SLICE_X32Y128        FDRE                                         r  u_battle/player_faint_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_battle/player_faint_cnt_reg[0]/Q
                         net (fo=8, routed)           0.120    -0.348    u_battle/player_faint_cnt_reg_n_0_[0]
    SLICE_X33Y128        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  u_battle/player_faint_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_battle/player_faint_cnt[1]_i_1_n_0
    SLICE_X33Y128        FDRE                                         r  u_battle/player_faint_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.824    -0.849    u_battle/clk_out1
    SLICE_X33Y128        FDRE                                         r  u_battle/player_faint_cnt_reg[1]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X33Y128        FDRE (Hold_fdre_C_D)         0.091    -0.505    u_battle/player_faint_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_choose/FSM_onehot_sel_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            u_choose/FSM_onehot_sel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.339%)  route 0.134ns (48.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.554    -0.610    u_choose/clk_out1
    SLICE_X61Y117        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_choose/FSM_onehot_sel_count_reg[1]/Q
                         net (fo=11, routed)          0.134    -0.336    u_choose/team1_reg
    SLICE_X58Y118        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.851    u_choose/clk_out1
    SLICE_X58Y118        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[2]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X58Y118        FDRE (Hold_fdre_C_D)         0.059    -0.538    u_choose/FSM_onehot_sel_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { u_clk/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y16   u_clk/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X64Y118    FSM_sequential_game_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X64Y118    FSM_sequential_game_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X62Y119    battle_done_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X64Y110    choose_done_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X64Y110    intro_done_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X63Y119    outro_done_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X64Y120    seg_digit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X63Y119    seg_digit_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X62Y119    battle_done_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X62Y119    battle_done_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    choose_done_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    choose_done_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    intro_done_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    intro_done_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y118    FSM_sequential_game_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X62Y119    battle_done_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X62Y119    battle_done_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    choose_done_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    choose_done_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    intro_done_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X64Y110    intro_done_prev_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.925ns  (logic 4.795ns (28.333%)  route 12.130ns (71.667%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 r  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     6.792    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I2_O)        0.146     6.938 r  u_battle/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.300    12.238    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.759    15.997 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.997    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.728ns  (logic 4.591ns (27.445%)  route 12.137ns (72.555%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 r  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.081     6.820    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I1_O)        0.124     6.944 r  u_battle/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.279    12.223    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.800 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.800    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.293ns  (logic 4.575ns (28.078%)  route 11.718ns (71.922%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 r  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     6.792    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.916 r  u_battle/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.889    11.804    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.365 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.365    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.787ns  (logic 4.548ns (28.805%)  route 11.240ns (71.195%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 f  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 f  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 f  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.045     6.784    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I2_O)        0.124     6.908 r  u_battle/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.418    11.326    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.859 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.859    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.385ns  (logic 4.743ns (30.830%)  route 10.642ns (69.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 r  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.062     6.801    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I3_O)        0.153     6.954 r  u_battle/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.803    10.757    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.700    14.457 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.457    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.936ns  (logic 4.803ns (32.160%)  route 10.132ns (67.840%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 r  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.045     6.784    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I2_O)        0.152     6.936 r  u_battle/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.311    10.246    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.761    14.008 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.008    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_battle/enemy_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.613ns  (logic 4.564ns (31.234%)  route 10.049ns (68.766%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.612    -0.928    u_battle/clk_out1
    SLICE_X70Y113        FDRE                                         r  u_battle/enemy_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  u_battle/enemy_idx_reg[0]/Q
                         net (fo=102, routed)         3.932     3.522    u_battle/enemy_idx_reg[0]_0
    SLICE_X72Y119        LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  u_battle/enemy_hp[2][6]_i_17/O
                         net (fo=9, routed)           1.415     5.061    u_battle/player_hp_reg[2][2]_0[4]
    SLICE_X63Y121        LUT6 (Prop_lut6_I1_O)        0.124     5.185 r  u_battle/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.429     5.615    u_battle/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.739 r  u_battle/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.062     6.801    u_battle/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y120        LUT4 (Prop_lut4_I2_O)        0.124     6.925 r  u_battle/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.210    10.135    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.685 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.685    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 4.380ns (40.095%)  route 6.545ns (59.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.604    -0.936    clk_pixel
    SLICE_X64Y120        FDRE                                         r  seg_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  seg_digit_reg[0]/Q
                         net (fo=15, routed)          1.170     0.690    dig[0]
    SLICE_X62Y118        LUT3 (Prop_lut3_I1_O)        0.146     0.836 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.374     6.211    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778     9.989 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.989    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 4.116ns (45.647%)  route 4.900ns (54.353%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.604    -0.936    clk_pixel
    SLICE_X64Y120        FDRE                                         r  seg_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.480 f  seg_digit_reg[0]/Q
                         net (fo=15, routed)          1.170     0.690    dig[0]
    SLICE_X62Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.730     4.544    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.080 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.080    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 4.132ns (47.090%)  route 4.643ns (52.910%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.604    -0.936    clk_pixel
    SLICE_X64Y120        FDRE                                         r  seg_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.480 f  seg_digit_reg[0]/Q
                         net (fo=15, routed)          1.162     0.682    dig[0]
    SLICE_X62Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.806 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.480     4.287    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.839 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.839    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.406ns (52.272%)  route 1.284ns (47.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.568    -0.596    u_vga/clk_out1
    SLICE_X29Y84         FDRE                                         r  u_vga/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_vga/hsync_reg/Q
                         net (fo=1, routed)           1.284     0.829    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.094 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.094    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.497ns (54.163%)  route 1.267ns (45.837%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.554    -0.610    clk_pixel
    SLICE_X63Y119        FDRE                                         r  seg_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  seg_digit_reg[1]/Q
                         net (fo=14, routed)          0.251    -0.218    dig[1]
    SLICE_X62Y118        LUT3 (Prop_lut3_I2_O)        0.047    -0.171 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.016     0.845    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.154 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.154    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/blue_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.393ns (49.697%)  route 1.410ns (50.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.553    -0.611    u_vga/clk_out1
    SLICE_X44Y120        FDRE                                         r  u_vga/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  u_vga/blue_out_reg[1]/Q
                         net (fo=1, routed)           1.410     0.940    VGA_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.192 r  VGA_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.192    VGA_blue[1]
    C7                                                                r  VGA_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.430ns (50.969%)  route 1.375ns (49.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.566    -0.598    u_vga/clk_out1
    SLICE_X8Y79          FDRE                                         r  u_vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u_vga/vsync_reg/Q
                         net (fo=1, routed)           1.375     0.941    VGA_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.207 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.207    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.439ns (50.166%)  route 1.429ns (49.834%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.554    -0.610    clk_pixel
    SLICE_X63Y119        FDRE                                         r  seg_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  seg_digit_reg[1]/Q
                         net (fo=14, routed)          0.251    -0.218    dig[1]
    SLICE_X62Y118        LUT3 (Prop_lut3_I1_O)        0.045    -0.173 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.178     1.005    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.258 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.258    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/blue_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.389ns (48.127%)  route 1.497ns (51.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.558    -0.606    u_vga/clk_out1
    SLICE_X44Y114        FDRE                                         r  u_vga/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_vga/blue_out_reg[0]/Q
                         net (fo=1, routed)           1.497     1.032    VGA_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.279 r  VGA_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.279    VGA_blue[0]
    B7                                                                r  VGA_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.393ns (48.150%)  route 1.500ns (51.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.558    -0.606    u_vga/clk_out1
    SLICE_X41Y113        FDRE                                         r  u_vga/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_vga/blue_out_reg[3]/Q
                         net (fo=1, routed)           1.500     1.035    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.287 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.287    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/red_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.418ns (48.957%)  route 1.479ns (51.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.564    -0.600    u_vga/clk_out1
    SLICE_X58Y89         FDRE                                         r  u_vga/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  u_vga/red_out_reg[0]/Q
                         net (fo=1, routed)           1.479     1.043    VGA_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.297 r  VGA_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.297    VGA_red[0]
    A3                                                                r  VGA_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/blue_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.388ns (47.138%)  route 1.557ns (52.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.561    -0.603    u_vga/clk_out1
    SLICE_X46Y101        FDRE                                         r  u_vga/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  u_vga/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.557     1.118    VGA_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.342 r  VGA_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.342    VGA_blue[2]
    D7                                                                r  VGA_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/red_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.413ns (47.847%)  route 1.540ns (52.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.564    -0.600    u_vga/clk_out1
    SLICE_X58Y89         FDRE                                         r  u_vga/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  u_vga/red_out_reg[1]/Q
                         net (fo=1, routed)           1.540     1.104    VGA_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.353 r  VGA_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.353    VGA_red[1]
    B4                                                                r  VGA_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/FSM_onehot_sel_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.494ns  (logic 1.725ns (20.303%)  route 6.769ns (79.697%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.478     7.447    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X62Y119        LUT3 (Prop_lut3_I1_O)        0.124     7.571 r  u_choose/FSM_onehot_sel_count[3]_i_1/O
                         net (fo=4, routed)           0.923     8.494    u_choose/FSM_onehot_sel_count[3]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.483    -1.538    u_choose/clk_out1
    SLICE_X58Y118        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/FSM_onehot_sel_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.494ns  (logic 1.725ns (20.303%)  route 6.769ns (79.697%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.478     7.447    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X62Y119        LUT3 (Prop_lut3_I1_O)        0.124     7.571 r  u_choose/FSM_onehot_sel_count[3]_i_1/O
                         net (fo=4, routed)           0.923     8.494    u_choose/FSM_onehot_sel_count[3]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.483    -1.538    u_choose/clk_out1
    SLICE_X58Y118        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/FSM_onehot_sel_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.345ns  (logic 1.725ns (20.666%)  route 6.620ns (79.334%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.478     7.447    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X62Y119        LUT3 (Prop_lut3_I1_O)        0.124     7.571 r  u_choose/FSM_onehot_sel_count[3]_i_1/O
                         net (fo=4, routed)           0.774     8.345    u_choose/FSM_onehot_sel_count[3]_i_1_n_0
    SLICE_X61Y117        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.485    -1.536    u_choose/clk_out1
    SLICE_X61Y117        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/FSM_onehot_sel_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.345ns  (logic 1.725ns (20.666%)  route 6.620ns (79.334%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.478     7.447    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X62Y119        LUT3 (Prop_lut3_I1_O)        0.124     7.571 r  u_choose/FSM_onehot_sel_count[3]_i_1/O
                         net (fo=4, routed)           0.774     8.345    u_choose/FSM_onehot_sel_count[3]_i_1_n_0
    SLICE_X61Y117        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.485    -1.536    u_choose/clk_out1
    SLICE_X61Y117        FDRE                                         r  u_choose/FSM_onehot_sel_count_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/team0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 1.753ns (21.706%)  route 6.322ns (78.294%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.338     7.307    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X62Y117        LUT5 (Prop_lut5_I3_O)        0.152     7.459 r  u_choose/team0_reg[2]_i_1/O
                         net (fo=1, routed)           0.615     8.074    u_choose/team0_reg[2]_i_1_n_0
    SLICE_X65Y119        FDRE                                         r  u_choose/team0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.485    -1.536    u_choose/clk_out1
    SLICE_X65Y119        FDRE                                         r  u_choose/team0_reg_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/team1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.751ns (21.825%)  route 6.270ns (78.175%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.380     5.857    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.981 r  u_choose/FSM_onehot_sel_count[3]_i_2/O
                         net (fo=4, routed)           0.872     6.852    u_choose/FSM_onehot_sel_count[3]_i_2_n_0
    SLICE_X60Y118        LUT5 (Prop_lut5_I3_O)        0.150     7.002 r  u_choose/team1_reg[2]_i_1/O
                         net (fo=1, routed)           1.019     8.021    u_choose/team1_reg[2]_i_1_n_0
    SLICE_X63Y118        FDRE                                         r  u_choose/team1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.485    -1.536    u_choose/clk_out1
    SLICE_X63Y118        FDRE                                         r  u_choose/team1_reg_reg[2]/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            u_battle/player_idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.602ns  (logic 1.839ns (24.197%)  route 5.763ns (75.803%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  btnr_IBUF_inst/O
                         net (fo=3, routed)           4.239     5.707    u_battle/btnr
    SLICE_X60Y118        LUT6 (Prop_lut6_I4_O)        0.124     5.831 r  u_battle/player_idx[1]_i_5/O
                         net (fo=2, routed)           1.040     6.871    u_battle/player_idx[1]_i_5_n_0
    SLICE_X54Y123        LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  u_battle/player_idx[0]_i_5/O
                         net (fo=1, routed)           0.483     7.478    u_battle/player_idx[0]_i_5_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I4_O)        0.124     7.602 r  u_battle/player_idx[0]_i_1/O
                         net (fo=1, routed)           0.000     7.602    u_battle/player_idx[0]_i_1_n_0
    SLICE_X54Y123        FDRE                                         r  u_battle/player_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.473    -1.548    u_battle/clk_out1
    SLICE_X54Y123        FDRE                                         r  u_battle/player_idx_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/team0_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.754ns (23.122%)  route 5.831ns (76.878%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.118     7.087    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X62Y118        LUT5 (Prop_lut5_I3_O)        0.153     7.240 r  u_choose/team0_reg[1]_i_1/O
                         net (fo=1, routed)           0.344     7.584    u_choose/team0_reg[1]_i_1_n_0
    SLICE_X65Y118        FDRE                                         r  u_choose/team0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.486    -1.535    u_choose/clk_out1
    SLICE_X65Y118        FDRE                                         r  u_choose/team0_reg_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/team1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.751ns (23.447%)  route 5.715ns (76.553%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.380     5.857    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.981 r  u_choose/FSM_onehot_sel_count[3]_i_2/O
                         net (fo=4, routed)           0.615     6.596    u_choose/FSM_onehot_sel_count[3]_i_2_n_0
    SLICE_X60Y118        LUT5 (Prop_lut5_I3_O)        0.150     6.746 r  u_choose/team1_reg[1]_i_1/O
                         net (fo=1, routed)           0.720     7.466    u_choose/team1_reg[1]_i_1_n_0
    SLICE_X65Y118        FDRE                                         r  u_choose/team1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.486    -1.535    u_choose/clk_out1
    SLICE_X65Y118        FDRE                                         r  u_choose/team1_reg_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/team0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.725ns (23.360%)  route 5.658ns (76.640%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           4.368     5.845    u_choose/btnc
    SLICE_X61Y120        LUT5 (Prop_lut5_I3_O)        0.124     5.969 r  u_choose/FSM_onehot_sel_count[3]_i_3/O
                         net (fo=4, routed)           1.290     7.259    u_choose/FSM_onehot_sel_count[3]_i_3_n_0
    SLICE_X64Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.383 r  u_choose/team0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.383    u_choose/team0_reg[0]_i_1_n_0
    SLICE_X64Y118        FDRE                                         r  u_choose/team0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         1.486    -1.535    u_choose/clk_out1
    SLICE_X64Y118        FDRE                                         r  u_choose/team0_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            u_choose/btnu_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.254ns (15.620%)  route 1.370ns (84.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnu_IBUF_inst/O
                         net (fo=4, routed)           1.370     1.623    u_choose/btnu_IBUF
    SLICE_X58Y119        FDRE                                         r  u_choose/btnu_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.821    -0.852    u_choose/clk_out1
    SLICE_X58Y119        FDRE                                         r  u_choose/btnu_prev_reg/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            u_choose/btnd_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.248ns (14.754%)  route 1.432ns (85.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_IBUF_inst/O
                         net (fo=4, routed)           1.432     1.680    u_choose/btnd_IBUF
    SLICE_X59Y117        FDRE                                         r  u_choose/btnd_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.850    u_choose/clk_out1
    SLICE_X59Y117        FDRE                                         r  u_choose/btnd_prev_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_intro/done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.289ns (16.305%)  route 1.486ns (83.695%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           1.486     1.730    u_intro/btnc
    SLICE_X64Y110        LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  u_intro/done_int_i_1/O
                         net (fo=1, routed)           0.000     1.775    u_intro/done_int_i_1_n_0
    SLICE_X64Y110        FDRE                                         r  u_intro/done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.832    -0.841    u_intro/clk_out1
    SLICE_X64Y110        FDRE                                         r  u_intro/done_int_reg/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            u_choose/cursor_idx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.338ns (16.615%)  route 1.695ns (83.385%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_IBUF_inst/O
                         net (fo=4, routed)           1.524     1.772    u_choose/btnd_IBUF
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  u_choose/cursor_idx[3]_i_7/O
                         net (fo=3, routed)           0.171     1.988    u_choose/cursor_idx[3]_i_7_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I4_O)        0.045     2.033 r  u_choose/cursor_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     2.033    u_choose/cursor_idx__0[3]
    SLICE_X59Y118        FDRE                                         r  u_choose/cursor_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.851    u_choose/clk_out1
    SLICE_X59Y118        FDRE                                         r  u_choose/cursor_idx_reg[3]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            u_choose/cursor_idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.064ns  (logic 0.338ns (16.365%)  route 1.727ns (83.635%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_IBUF_inst/O
                         net (fo=4, routed)           1.524     1.772    u_choose/btnd_IBUF
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  u_choose/cursor_idx[3]_i_7/O
                         net (fo=3, routed)           0.202     2.019    u_choose/cursor_idx[3]_i_7_n_0
    SLICE_X59Y118        LUT3 (Prop_lut3_I1_O)        0.045     2.064 r  u_choose/cursor_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.064    u_choose/cursor_idx__0[1]
    SLICE_X59Y118        FDRE                                         r  u_choose/cursor_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.851    u_choose/clk_out1
    SLICE_X59Y118        FDRE                                         r  u_choose/cursor_idx_reg[1]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            u_choose/cursor_idx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.339ns (16.406%)  route 1.727ns (83.594%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_IBUF_inst/O
                         net (fo=4, routed)           1.524     1.772    u_choose/btnd_IBUF
    SLICE_X58Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  u_choose/cursor_idx[3]_i_7/O
                         net (fo=3, routed)           0.202     2.019    u_choose/cursor_idx[3]_i_7_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I1_O)        0.046     2.065 r  u_choose/cursor_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.065    u_choose/cursor_idx__0[2]
    SLICE_X59Y118        FDRE                                         r  u_choose/cursor_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.851    u_choose/clk_out1
    SLICE_X59Y118        FDRE                                         r  u_choose/cursor_idx_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_outro/done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.289ns (13.940%)  route 1.787ns (86.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           1.787     2.031    u_outro/btnc
    SLICE_X63Y119        LUT3 (Prop_lut3_I2_O)        0.045     2.076 r  u_outro/done_int_i_1__0/O
                         net (fo=1, routed)           0.000     2.076    u_outro/done_int_i_1__0_n_0
    SLICE_X63Y119        FDRE                                         r  u_outro/done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.850    u_outro/clk_out1
    SLICE_X63Y119        FDRE                                         r  u_outro/done_int_reg/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            u_battle/btnr_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.235ns (11.238%)  route 1.859ns (88.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=3, routed)           1.859     2.095    u_battle/btnr
    SLICE_X61Y118        FDRE                                         r  u_battle/btnr_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.851    u_battle/clk_out1
    SLICE_X61Y118        FDRE                                         r  u_battle/btnr_prev_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            u_choose/btnc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.244ns (11.345%)  route 1.910ns (88.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=8, routed)           1.910     2.155    u_choose/btnc
    SLICE_X63Y122        FDRE                                         r  u_choose/btnc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.819    -0.853    u_choose/clk_out1
    SLICE_X63Y122        FDRE                                         r  u_choose/btnc_prev_reg/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            u_battle/btnl_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.256ns (11.626%)  route 1.943ns (88.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_IBUF_inst/O
                         net (fo=5, routed)           1.943     2.199    u_battle/btnl
    SLICE_X61Y118        FDRE                                         r  u_battle/btnl_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    u_clk/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk/U0/clkout1_buf/O
                         net (fo=622, routed)         0.822    -0.851    u_battle/clk_out1
    SLICE_X61Y118        FDRE                                         r  u_battle/btnl_prev_reg/C





