

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sq_sum_loop'
================================================================
* Date:           Sat Jun 24 07:22:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  24.633 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%squared_sum_V = alloca i32 1"   --->   Operation 4 'alloca' 'squared_sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_2_03_reload_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_2_03_reload"   --->   Operation 6 'read' 'r_in_V_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_02_reload_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_1_02_reload"   --->   Operation 7 'read' 'r_in_V_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_in_V_0_01_reload_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_0_01_reload"   --->   Operation 8 'read' 'r_in_V_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i173 0, i173 %squared_sum_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sqrd_sum"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 24.6>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i2 %i_1" [src/runge_kutta_45.cpp:67]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%icmp_ln67 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:67]   --->   Operation 13 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%add_ln67 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:67]   --->   Operation 15 'add' 'add_ln67' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %sqrd_sum.split, void %for.end20.exitStub" [src/runge_kutta_45.cpp:67]   --->   Operation 16 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%squared_sum_V_load = load i173 %squared_sum_V"   --->   Operation 17 'load' 'squared_sum_V_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:68]   --->   Operation 18 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/runge_kutta_45.cpp:66]   --->   Operation 19 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.70ns)   --->   "%r_V = mux i86 @_ssdm_op_Mux.ap_auto.3i86.i2, i86 %r_in_V_0_01_reload_read, i86 %r_in_V_1_02_reload_read, i86 %r_in_V_2_03_reload_read, i2 %i"   --->   Operation 20 'mux' 'r_V' <Predicate = (!icmp_ln67)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i86 %r_V"   --->   Operation 21 'sext' 'sext_ln1317' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (14.6ns)   --->   "%r_V_1 = mul i172 %sext_ln1317, i172 %sext_ln1317"   --->   Operation 22 'mul' 'r_V_1' <Predicate = (!icmp_ln67)> <Delay = 14.6> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.6> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i172 %r_V_1"   --->   Operation 23 'sext' 'sext_ln859' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.67ns)   --->   "%squared_sum_V_1 = add i173 %sext_ln859, i173 %squared_sum_V_load"   --->   Operation 24 'add' 'squared_sum_V_1' <Predicate = (!icmp_ln67)> <Delay = 6.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln67 = store i2 %add_ln67, i2 %i_1" [src/runge_kutta_45.cpp:67]   --->   Operation 25 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln67 = store i173 %squared_sum_V_1, i173 %squared_sum_V" [src/runge_kutta_45.cpp:67]   --->   Operation 26 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln67 = br void %sqrd_sum" [src/runge_kutta_45.cpp:67]   --->   Operation 27 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%squared_sum_V_load_1 = load i173 %squared_sum_V"   --->   Operation 28 'load' 'squared_sum_V_load_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i173P0A, i173 %squared_sum_V_out, i173 %squared_sum_V_load_1"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_in_V_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ squared_sum_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
squared_sum_V           (alloca           ) [ 011]
i_1                     (alloca           ) [ 011]
r_in_V_2_03_reload_read (read             ) [ 011]
r_in_V_1_02_reload_read (read             ) [ 011]
r_in_V_0_01_reload_read (read             ) [ 011]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln67               (icmp             ) [ 011]
speclooptripcount_ln0   (speclooptripcount) [ 000]
add_ln67                (add              ) [ 000]
br_ln67                 (br               ) [ 000]
squared_sum_V_load      (load             ) [ 000]
specpipeline_ln68       (specpipeline     ) [ 000]
specloopname_ln66       (specloopname     ) [ 000]
r_V                     (mux              ) [ 000]
sext_ln1317             (sext             ) [ 000]
r_V_1                   (mul              ) [ 000]
sext_ln859              (sext             ) [ 000]
squared_sum_V_1         (add              ) [ 000]
store_ln67              (store            ) [ 000]
store_ln67              (store            ) [ 000]
br_ln67                 (br               ) [ 000]
squared_sum_V_load_1    (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_in_V_0_01_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_in_V_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_in_V_2_03_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_03_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="squared_sum_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="squared_sum_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i86"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i86.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i173P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="squared_sum_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="173" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="squared_sum_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="r_in_V_2_03_reload_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="86" slack="0"/>
<pin id="48" dir="0" index="1" bw="86" slack="0"/>
<pin id="49" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_2_03_reload_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_in_V_1_02_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="86" slack="0"/>
<pin id="54" dir="0" index="1" bw="86" slack="0"/>
<pin id="55" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_in_V_0_01_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="86" slack="0"/>
<pin id="60" dir="0" index="1" bw="86" slack="0"/>
<pin id="61" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="173" slack="0"/>
<pin id="67" dir="0" index="2" bw="173" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="2" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="173" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="1"/>
<pin id="83" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln67_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln67_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="squared_sum_V_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="173" slack="1"/>
<pin id="98" dir="1" index="1" bw="173" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="squared_sum_V_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="r_V_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="86" slack="0"/>
<pin id="101" dir="0" index="1" bw="86" slack="1"/>
<pin id="102" dir="0" index="2" bw="86" slack="1"/>
<pin id="103" dir="0" index="3" bw="86" slack="1"/>
<pin id="104" dir="0" index="4" bw="2" slack="0"/>
<pin id="105" dir="1" index="5" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln1317_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="86" slack="0"/>
<pin id="110" dir="1" index="1" bw="172" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_V_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="86" slack="0"/>
<pin id="114" dir="0" index="1" bw="86" slack="0"/>
<pin id="115" dir="1" index="2" bw="172" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln859_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="172" slack="0"/>
<pin id="120" dir="1" index="1" bw="173" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="squared_sum_V_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="172" slack="0"/>
<pin id="124" dir="0" index="1" bw="173" slack="0"/>
<pin id="125" dir="1" index="2" bw="173" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="squared_sum_V_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln67_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="1"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln67_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="173" slack="0"/>
<pin id="135" dir="0" index="1" bw="173" slack="1"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="squared_sum_V_load_1_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="173" slack="1"/>
<pin id="140" dir="1" index="1" bw="173" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="squared_sum_V_load_1/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="squared_sum_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="173" slack="0"/>
<pin id="144" dir="1" index="1" bw="173" slack="0"/>
</pin_list>
<bind>
<opset="squared_sum_V "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="157" class="1005" name="r_in_V_2_03_reload_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="86" slack="1"/>
<pin id="159" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_2_03_reload_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="r_in_V_1_02_reload_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="86" slack="1"/>
<pin id="164" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_1_02_reload_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="r_in_V_0_01_reload_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="86" slack="1"/>
<pin id="169" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_0_01_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="81" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="111"><net_src comp="99" pin="5"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="108" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="96" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="90" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="122" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="145"><net_src comp="38" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="42" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="160"><net_src comp="46" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="170"><net_src comp="58" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: squared_sum_V_out | {2 }
 - Input state : 
	Port: vel_der_Pipeline_sq_sum_loop : r_in_V_0_01_reload | {1 }
	Port: vel_der_Pipeline_sq_sum_loop : r_in_V_1_02_reload | {1 }
	Port: vel_der_Pipeline_sq_sum_loop : r_in_V_2_03_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		r_V : 1
		sext_ln1317 : 2
		r_V_1 : 3
		sext_ln859 : 4
		squared_sum_V_1 : 5
		store_ln67 : 2
		store_ln67 : 6
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|    add   |           add_ln67_fu_90           |    0    |    0    |    10   |
|          |       squared_sum_V_1_fu_122       |    0    |    0    |   180   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |            r_V_1_fu_112            |    15   |    0    |   113   |
|----------|------------------------------------|---------|---------|---------|
|    mux   |              r_V_fu_99             |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln67_fu_84          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          | r_in_V_2_03_reload_read_read_fu_46 |    0    |    0    |    0    |
|   read   | r_in_V_1_02_reload_read_read_fu_52 |    0    |    0    |    0    |
|          | r_in_V_0_01_reload_read_read_fu_58 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_64       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |         sext_ln1317_fu_108         |    0    |    0    |    0    |
|          |          sext_ln859_fu_118         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    15   |    0    |   325   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i_1_reg_150          |    2   |
|r_in_V_0_01_reload_read_reg_167|   86   |
|r_in_V_1_02_reload_read_reg_162|   86   |
|r_in_V_2_03_reload_read_reg_157|   86   |
|     squared_sum_V_reg_142     |   173  |
+-------------------------------+--------+
|             Total             |   433  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   325  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   433  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   433  |   325  |
+-----------+--------+--------+--------+
