
mine_detection_vehicle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f1c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080010f4  080010f4  000110f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001110  08001110  00011110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001114  08001114  00011114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001118  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000007fc  20000010  08001128  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000080c  08001128  0002080c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005f73  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000fb0  00000000  00000000  00025fb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000570  00000000  00000000  00026f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004e8  00000000  00000000  000274d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001e2e  00000000  00000000  000279c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000209d  00000000  00000000  000297ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002b88b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001724  00000000  00000000  0002b908  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080010dc 	.word	0x080010dc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	080010dc 	.word	0x080010dc

08000218 <strlen>:
 8000218:	4603      	mov	r3, r0
 800021a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021e:	2a00      	cmp	r2, #0
 8000220:	d1fb      	bne.n	800021a <strlen+0x2>
 8000222:	1a18      	subs	r0, r3, r0
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr

08000228 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000228:	b480      	push	{r7}
 800022a:	b087      	sub	sp, #28
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000232:	2300      	movs	r3, #0
 8000234:	617b      	str	r3, [r7, #20]
 8000236:	2300      	movs	r3, #0
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	2300      	movs	r3, #0
 800023c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]
 8000242:	e076      	b.n	8000332 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000244:	2201      	movs	r2, #1
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	fa02 f303 	lsl.w	r3, r2, r3
 800024c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	693b      	ldr	r3, [r7, #16]
 8000254:	4013      	ands	r3, r2
 8000256:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000258:	68fa      	ldr	r2, [r7, #12]
 800025a:	693b      	ldr	r3, [r7, #16]
 800025c:	429a      	cmp	r2, r3
 800025e:	d165      	bne.n	800032c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	697b      	ldr	r3, [r7, #20]
 8000266:	005b      	lsls	r3, r3, #1
 8000268:	2103      	movs	r1, #3
 800026a:	fa01 f303 	lsl.w	r3, r1, r3
 800026e:	43db      	mvns	r3, r3
 8000270:	401a      	ands	r2, r3
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	683b      	ldr	r3, [r7, #0]
 800027c:	791b      	ldrb	r3, [r3, #4]
 800027e:	4619      	mov	r1, r3
 8000280:	697b      	ldr	r3, [r7, #20]
 8000282:	005b      	lsls	r3, r3, #1
 8000284:	fa01 f303 	lsl.w	r3, r1, r3
 8000288:	431a      	orrs	r2, r3
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	791b      	ldrb	r3, [r3, #4]
 8000292:	2b01      	cmp	r3, #1
 8000294:	d003      	beq.n	800029e <GPIO_Init+0x76>
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	791b      	ldrb	r3, [r3, #4]
 800029a:	2b02      	cmp	r3, #2
 800029c:	d12e      	bne.n	80002fc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	689a      	ldr	r2, [r3, #8]
 80002a2:	697b      	ldr	r3, [r7, #20]
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	689a      	ldr	r2, [r3, #8]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	795b      	ldrb	r3, [r3, #5]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	685a      	ldr	r2, [r3, #4]
 80002d0:	697b      	ldr	r3, [r7, #20]
 80002d2:	b29b      	uxth	r3, r3
 80002d4:	4619      	mov	r1, r3
 80002d6:	2301      	movs	r3, #1
 80002d8:	408b      	lsls	r3, r1
 80002da:	43db      	mvns	r3, r3
 80002dc:	401a      	ands	r2, r3
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	685b      	ldr	r3, [r3, #4]
 80002e6:	683a      	ldr	r2, [r7, #0]
 80002e8:	7992      	ldrb	r2, [r2, #6]
 80002ea:	4611      	mov	r1, r2
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	b292      	uxth	r2, r2
 80002f0:	fa01 f202 	lsl.w	r2, r1, r2
 80002f4:	b292      	uxth	r2, r2
 80002f6:	431a      	orrs	r2, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	68da      	ldr	r2, [r3, #12]
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	b29b      	uxth	r3, r3
 8000304:	005b      	lsls	r3, r3, #1
 8000306:	2103      	movs	r1, #3
 8000308:	fa01 f303 	lsl.w	r3, r1, r3
 800030c:	43db      	mvns	r3, r3
 800030e:	401a      	ands	r2, r3
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	68da      	ldr	r2, [r3, #12]
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	79db      	ldrb	r3, [r3, #7]
 800031c:	4619      	mov	r1, r3
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	005b      	lsls	r3, r3, #1
 8000322:	fa01 f303 	lsl.w	r3, r1, r3
 8000326:	431a      	orrs	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800032c:	697b      	ldr	r3, [r7, #20]
 800032e:	3301      	adds	r3, #1
 8000330:	617b      	str	r3, [r7, #20]
 8000332:	697b      	ldr	r3, [r7, #20]
 8000334:	2b0f      	cmp	r3, #15
 8000336:	d985      	bls.n	8000244 <GPIO_Init+0x1c>
    }
  }
}
 8000338:	bf00      	nop
 800033a:	371c      	adds	r7, #28
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000344:	b480      	push	{r7}
 8000346:	b085      	sub	sp, #20
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
 800034c:	460b      	mov	r3, r1
 800034e:	807b      	strh	r3, [r7, #2]
 8000350:	4613      	mov	r3, r2
 8000352:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000354:	2300      	movs	r3, #0
 8000356:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000358:	2300      	movs	r3, #0
 800035a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800035c:	787a      	ldrb	r2, [r7, #1]
 800035e:	887b      	ldrh	r3, [r7, #2]
 8000360:	f003 0307 	and.w	r3, r3, #7
 8000364:	009b      	lsls	r3, r3, #2
 8000366:	fa02 f303 	lsl.w	r3, r2, r3
 800036a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800036c:	887b      	ldrh	r3, [r7, #2]
 800036e:	08db      	lsrs	r3, r3, #3
 8000370:	b29b      	uxth	r3, r3
 8000372:	4618      	mov	r0, r3
 8000374:	887b      	ldrh	r3, [r7, #2]
 8000376:	08db      	lsrs	r3, r3, #3
 8000378:	b29b      	uxth	r3, r3
 800037a:	461a      	mov	r2, r3
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3208      	adds	r2, #8
 8000380:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000384:	887b      	ldrh	r3, [r7, #2]
 8000386:	f003 0307 	and.w	r3, r3, #7
 800038a:	009b      	lsls	r3, r3, #2
 800038c:	210f      	movs	r1, #15
 800038e:	fa01 f303 	lsl.w	r3, r1, r3
 8000392:	43db      	mvns	r3, r3
 8000394:	ea02 0103 	and.w	r1, r2, r3
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	f100 0208 	add.w	r2, r0, #8
 800039e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80003a2:	887b      	ldrh	r3, [r7, #2]
 80003a4:	08db      	lsrs	r3, r3, #3
 80003a6:	b29b      	uxth	r3, r3
 80003a8:	461a      	mov	r2, r3
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	3208      	adds	r2, #8
 80003ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003b2:	68fb      	ldr	r3, [r7, #12]
 80003b4:	4313      	orrs	r3, r2
 80003b6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80003b8:	887b      	ldrh	r3, [r7, #2]
 80003ba:	08db      	lsrs	r3, r3, #3
 80003bc:	b29b      	uxth	r3, r3
 80003be:	461a      	mov	r2, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	3208      	adds	r2, #8
 80003c4:	68b9      	ldr	r1, [r7, #8]
 80003c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80003ca:	bf00      	nop
 80003cc:	3714      	adds	r7, #20
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
	...

080003d8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80003d8:	b480      	push	{r7}
 80003da:	b08b      	sub	sp, #44	; 0x2c
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80003e0:	2300      	movs	r3, #0
 80003e2:	623b      	str	r3, [r7, #32]
 80003e4:	2300      	movs	r3, #0
 80003e6:	61fb      	str	r3, [r7, #28]
 80003e8:	2300      	movs	r3, #0
 80003ea:	627b      	str	r3, [r7, #36]	; 0x24
 80003ec:	2302      	movs	r3, #2
 80003ee:	61bb      	str	r3, [r7, #24]
 80003f0:	2300      	movs	r3, #0
 80003f2:	617b      	str	r3, [r7, #20]
 80003f4:	2302      	movs	r3, #2
 80003f6:	613b      	str	r3, [r7, #16]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
 80003f8:	2302      	movs	r3, #2
 80003fa:	60fb      	str	r3, [r7, #12]
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003fc:	4b6f      	ldr	r3, [pc, #444]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 80003fe:	689b      	ldr	r3, [r3, #8]
 8000400:	f003 030c 	and.w	r3, r3, #12
 8000404:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8000406:	6a3b      	ldr	r3, [r7, #32]
 8000408:	2b0c      	cmp	r3, #12
 800040a:	f200 8091 	bhi.w	8000530 <RCC_GetClocksFreq+0x158>
 800040e:	a201      	add	r2, pc, #4	; (adr r2, 8000414 <RCC_GetClocksFreq+0x3c>)
 8000410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000414:	08000449 	.word	0x08000449
 8000418:	08000531 	.word	0x08000531
 800041c:	08000531 	.word	0x08000531
 8000420:	08000531 	.word	0x08000531
 8000424:	08000451 	.word	0x08000451
 8000428:	08000531 	.word	0x08000531
 800042c:	08000531 	.word	0x08000531
 8000430:	08000531 	.word	0x08000531
 8000434:	08000459 	.word	0x08000459
 8000438:	08000531 	.word	0x08000531
 800043c:	08000531 	.word	0x08000531
 8000440:	08000531 	.word	0x08000531
 8000444:	080004c5 	.word	0x080004c5
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4a5d      	ldr	r2, [pc, #372]	; (80005c0 <RCC_GetClocksFreq+0x1e8>)
 800044c:	601a      	str	r2, [r3, #0]
    break;
 800044e:	e073      	b.n	8000538 <RCC_GetClocksFreq+0x160>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a5c      	ldr	r2, [pc, #368]	; (80005c4 <RCC_GetClocksFreq+0x1ec>)
 8000454:	601a      	str	r2, [r3, #0]
    break;
 8000456:	e06f      	b.n	8000538 <RCC_GetClocksFreq+0x160>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000458:	4b58      	ldr	r3, [pc, #352]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 800045a:	685b      	ldr	r3, [r3, #4]
 800045c:	0d9b      	lsrs	r3, r3, #22
 800045e:	f003 0301 	and.w	r3, r3, #1
 8000462:	617b      	str	r3, [r7, #20]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000464:	4b55      	ldr	r3, [pc, #340]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 8000466:	685b      	ldr	r3, [r3, #4]
 8000468:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800046c:	613b      	str	r3, [r7, #16]
    
    if (pllsource != 0)
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d00c      	beq.n	800048e <RCC_GetClocksFreq+0xb6>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000474:	4a53      	ldr	r2, [pc, #332]	; (80005c4 <RCC_GetClocksFreq+0x1ec>)
 8000476:	693b      	ldr	r3, [r7, #16]
 8000478:	fbb2 f3f3 	udiv	r3, r2, r3
 800047c:	4a4f      	ldr	r2, [pc, #316]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 800047e:	6852      	ldr	r2, [r2, #4]
 8000480:	0992      	lsrs	r2, r2, #6
 8000482:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000486:	fb02 f303 	mul.w	r3, r2, r3
 800048a:	627b      	str	r3, [r7, #36]	; 0x24
 800048c:	e00b      	b.n	80004a6 <RCC_GetClocksFreq+0xce>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800048e:	4a4c      	ldr	r2, [pc, #304]	; (80005c0 <RCC_GetClocksFreq+0x1e8>)
 8000490:	693b      	ldr	r3, [r7, #16]
 8000492:	fbb2 f3f3 	udiv	r3, r2, r3
 8000496:	4a49      	ldr	r2, [pc, #292]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 8000498:	6852      	ldr	r2, [r2, #4]
 800049a:	0992      	lsrs	r2, r2, #6
 800049c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80004a0:	fb02 f303 	mul.w	r3, r2, r3
 80004a4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80004a6:	4b45      	ldr	r3, [pc, #276]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	0c1b      	lsrs	r3, r3, #16
 80004ac:	f003 0303 	and.w	r3, r3, #3
 80004b0:	3301      	adds	r3, #1
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	61bb      	str	r3, [r7, #24]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80004b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004b8:	69bb      	ldr	r3, [r7, #24]
 80004ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	601a      	str	r2, [r3, #0]
    break;
 80004c2:	e039      	b.n	8000538 <RCC_GetClocksFreq+0x160>
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
  case 0x0C:  /* PLL R used as system clock  source */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80004c4:	4b3d      	ldr	r3, [pc, #244]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 80004c6:	685b      	ldr	r3, [r3, #4]
 80004c8:	0d9b      	lsrs	r3, r3, #22
 80004ca:	f003 0301 	and.w	r3, r3, #1
 80004ce:	617b      	str	r3, [r7, #20]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80004d0:	4b3a      	ldr	r3, [pc, #232]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80004d8:	613b      	str	r3, [r7, #16]
    
    if (pllsource != 0)
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d00c      	beq.n	80004fa <RCC_GetClocksFreq+0x122>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80004e0:	4a38      	ldr	r2, [pc, #224]	; (80005c4 <RCC_GetClocksFreq+0x1ec>)
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80004e8:	4a34      	ldr	r2, [pc, #208]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 80004ea:	6852      	ldr	r2, [r2, #4]
 80004ec:	0992      	lsrs	r2, r2, #6
 80004ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80004f2:	fb02 f303 	mul.w	r3, r2, r3
 80004f6:	627b      	str	r3, [r7, #36]	; 0x24
 80004f8:	e00b      	b.n	8000512 <RCC_GetClocksFreq+0x13a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80004fa:	4a31      	ldr	r2, [pc, #196]	; (80005c0 <RCC_GetClocksFreq+0x1e8>)
 80004fc:	693b      	ldr	r3, [r7, #16]
 80004fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000502:	4a2e      	ldr	r2, [pc, #184]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 8000504:	6852      	ldr	r2, [r2, #4]
 8000506:	0992      	lsrs	r2, r2, #6
 8000508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800050c:	fb02 f303 	mul.w	r3, r2, r3
 8000510:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
 8000512:	4b2a      	ldr	r3, [pc, #168]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 8000514:	685b      	ldr	r3, [r3, #4]
 8000516:	0f1b      	lsrs	r3, r3, #28
 8000518:	f003 0307 	and.w	r3, r3, #7
 800051c:	3301      	adds	r3, #1
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	60fb      	str	r3, [r7, #12]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
 8000522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	fbb2 f2f3 	udiv	r2, r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	601a      	str	r2, [r3, #0]
    break;
 800052e:	e003      	b.n	8000538 <RCC_GetClocksFreq+0x160>
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a23      	ldr	r2, [pc, #140]	; (80005c0 <RCC_GetClocksFreq+0x1e8>)
 8000534:	601a      	str	r2, [r3, #0]
    break;
 8000536:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000538:	4b20      	ldr	r3, [pc, #128]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000540:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000542:	6a3b      	ldr	r3, [r7, #32]
 8000544:	091b      	lsrs	r3, r3, #4
 8000546:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000548:	4a1f      	ldr	r2, [pc, #124]	; (80005c8 <RCC_GetClocksFreq+0x1f0>)
 800054a:	6a3b      	ldr	r3, [r7, #32]
 800054c:	4413      	add	r3, r2
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	b2db      	uxtb	r3, r3
 8000552:	61fb      	str	r3, [r7, #28]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	69fb      	ldr	r3, [r7, #28]
 800055a:	40da      	lsrs	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000560:	4b16      	ldr	r3, [pc, #88]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000568:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 10;
 800056a:	6a3b      	ldr	r3, [r7, #32]
 800056c:	0a9b      	lsrs	r3, r3, #10
 800056e:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000570:	4a15      	ldr	r2, [pc, #84]	; (80005c8 <RCC_GetClocksFreq+0x1f0>)
 8000572:	6a3b      	ldr	r3, [r7, #32]
 8000574:	4413      	add	r3, r2
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	b2db      	uxtb	r3, r3
 800057a:	61fb      	str	r3, [r7, #28]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	69fb      	ldr	r3, [r7, #28]
 8000582:	40da      	lsrs	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <RCC_GetClocksFreq+0x1e4>)
 800058a:	689b      	ldr	r3, [r3, #8]
 800058c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000590:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 13;
 8000592:	6a3b      	ldr	r3, [r7, #32]
 8000594:	0b5b      	lsrs	r3, r3, #13
 8000596:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000598:	4a0b      	ldr	r2, [pc, #44]	; (80005c8 <RCC_GetClocksFreq+0x1f0>)
 800059a:	6a3b      	ldr	r3, [r7, #32]
 800059c:	4413      	add	r3, r2
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	61fb      	str	r3, [r7, #28]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685a      	ldr	r2, [r3, #4]
 80005a8:	69fb      	ldr	r3, [r7, #28]
 80005aa:	40da      	lsrs	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60da      	str	r2, [r3, #12]
}
 80005b0:	bf00      	nop
 80005b2:	372c      	adds	r7, #44	; 0x2c
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	40023800 	.word	0x40023800
 80005c0:	00f42400 	.word	0x00f42400
 80005c4:	007a1200 	.word	0x007a1200
 80005c8:	20000000 	.word	0x20000000

080005cc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005d8:	78fb      	ldrb	r3, [r7, #3]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d006      	beq.n	80005ec <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80005de:	490a      	ldr	r1, [pc, #40]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005e0:	4b09      	ldr	r3, [pc, #36]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4313      	orrs	r3, r2
 80005e8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80005ea:	e006      	b.n	80005fa <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80005ec:	4906      	ldr	r1, [pc, #24]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005ee:	4b06      	ldr	r3, [pc, #24]	; (8000608 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	43db      	mvns	r3, r3
 80005f6:	4013      	ands	r3, r2
 80005f8:	630b      	str	r3, [r1, #48]	; 0x30
}
 80005fa:	bf00      	nop
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800

0800060c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	460b      	mov	r3, r1
 8000616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000618:	78fb      	ldrb	r3, [r7, #3]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800061e:	490a      	ldr	r1, [pc, #40]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 8000622:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4313      	orrs	r3, r2
 8000628:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800062a:	e006      	b.n	800063a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800062c:	4906      	ldr	r1, [pc, #24]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <RCC_APB1PeriphClockCmd+0x3c>)
 8000630:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	43db      	mvns	r3, r3
 8000636:	4013      	ands	r3, r2
 8000638:	640b      	str	r3, [r1, #64]	; 0x40
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	40023800 	.word	0x40023800

0800064c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08a      	sub	sp, #40	; 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
 800065a:	2300      	movs	r3, #0
 800065c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000662:	2300      	movs	r3, #0
 8000664:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	8a1b      	ldrh	r3, [r3, #16]
 800066a:	b29b      	uxth	r3, r3
 800066c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800066e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000670:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000674:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	88db      	ldrh	r3, [r3, #6]
 800067a:	461a      	mov	r2, r3
 800067c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067e:	4313      	orrs	r3, r2
 8000680:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000684:	b29a      	uxth	r2, r3
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	899b      	ldrh	r3, [r3, #12]
 800068e:	b29b      	uxth	r3, r3
 8000690:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000694:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000698:	f023 030c 	bic.w	r3, r3, #12
 800069c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	889a      	ldrh	r2, [r3, #4]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	891b      	ldrh	r3, [r3, #8]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	461a      	mov	r2, r3
 80006b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b6:	4313      	orrs	r3, r2
 80006b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80006ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006bc:	b29a      	uxth	r2, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	8a9b      	ldrh	r3, [r3, #20]
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80006ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	899b      	ldrh	r3, [r3, #12]
 80006d6:	461a      	mov	r2, r3
 80006d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006da:	4313      	orrs	r3, r2
 80006dc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80006de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80006e6:	f107 0308 	add.w	r3, r7, #8
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff fe74 	bl	80003d8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4a30      	ldr	r2, [pc, #192]	; (80007b4 <USART_Init+0x168>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d003      	beq.n	8000700 <USART_Init+0xb4>
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4a2f      	ldr	r2, [pc, #188]	; (80007b8 <USART_Init+0x16c>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d102      	bne.n	8000706 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	623b      	str	r3, [r7, #32]
 8000704:	e001      	b.n	800070a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	899b      	ldrh	r3, [r3, #12]
 800070e:	b29b      	uxth	r3, r3
 8000710:	b21b      	sxth	r3, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	da0c      	bge.n	8000730 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000716:	6a3a      	ldr	r2, [r7, #32]
 8000718:	4613      	mov	r3, r2
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4413      	add	r3, r2
 800071e:	009a      	lsls	r2, r3, #2
 8000720:	441a      	add	r2, r3
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	fbb2 f3f3 	udiv	r3, r2, r3
 800072c:	61fb      	str	r3, [r7, #28]
 800072e:	e00b      	b.n	8000748 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000730:	6a3a      	ldr	r2, [r7, #32]
 8000732:	4613      	mov	r3, r2
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	4413      	add	r3, r2
 8000738:	009a      	lsls	r2, r3, #2
 800073a:	441a      	add	r2, r3
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	fbb2 f3f3 	udiv	r3, r2, r3
 8000746:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	4a1c      	ldr	r2, [pc, #112]	; (80007bc <USART_Init+0x170>)
 800074c:	fba2 2303 	umull	r2, r3, r2, r3
 8000750:	095b      	lsrs	r3, r3, #5
 8000752:	011b      	lsls	r3, r3, #4
 8000754:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000758:	091b      	lsrs	r3, r3, #4
 800075a:	2264      	movs	r2, #100	; 0x64
 800075c:	fb02 f303 	mul.w	r3, r2, r3
 8000760:	69fa      	ldr	r2, [r7, #28]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	899b      	ldrh	r3, [r3, #12]
 800076a:	b29b      	uxth	r3, r3
 800076c:	b21b      	sxth	r3, r3
 800076e:	2b00      	cmp	r3, #0
 8000770:	da0c      	bge.n	800078c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	00db      	lsls	r3, r3, #3
 8000776:	3332      	adds	r3, #50	; 0x32
 8000778:	4a10      	ldr	r2, [pc, #64]	; (80007bc <USART_Init+0x170>)
 800077a:	fba2 2303 	umull	r2, r3, r2, r3
 800077e:	095b      	lsrs	r3, r3, #5
 8000780:	f003 0307 	and.w	r3, r3, #7
 8000784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000786:	4313      	orrs	r3, r2
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
 800078a:	e00b      	b.n	80007a4 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800078c:	69bb      	ldr	r3, [r7, #24]
 800078e:	011b      	lsls	r3, r3, #4
 8000790:	3332      	adds	r3, #50	; 0x32
 8000792:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <USART_Init+0x170>)
 8000794:	fba2 2303 	umull	r2, r3, r2, r3
 8000798:	095b      	lsrs	r3, r3, #5
 800079a:	f003 030f 	and.w	r3, r3, #15
 800079e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007a0:	4313      	orrs	r3, r2
 80007a2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80007a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	811a      	strh	r2, [r3, #8]
}
 80007ac:	bf00      	nop
 80007ae:	3728      	adds	r7, #40	; 0x28
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40011000 	.word	0x40011000
 80007b8:	40011400 	.word	0x40011400
 80007bc:	51eb851f 	.word	0x51eb851f

080007c0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007cc:	78fb      	ldrb	r3, [r7, #3]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d008      	beq.n	80007e4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	899b      	ldrh	r3, [r3, #12]
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80007dc:	b29a      	uxth	r2, r3
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80007e2:	e007      	b.n	80007f4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	899b      	ldrh	r3, [r3, #12]
 80007e8:	b29b      	uxth	r3, r3
 80007ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	819a      	strh	r2, [r3, #12]
}
 80007f4:	bf00      	nop
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr

08000800 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	889b      	ldrh	r3, [r3, #4]
 800080c:	b29b      	uxth	r3, r3
 800080e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000812:	b29b      	uxth	r3, r3
}
 8000814:	4618      	mov	r0, r3
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr

08000820 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000820:	b480      	push	{r7}
 8000822:	b087      	sub	sp, #28
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	460b      	mov	r3, r1
 800082a:	807b      	strh	r3, [r7, #2]
 800082c:	4613      	mov	r3, r2
 800082e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000830:	2300      	movs	r3, #0
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000844:	887b      	ldrh	r3, [r7, #2]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	095b      	lsrs	r3, r3, #5
 800084a:	b2db      	uxtb	r3, r3
 800084c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800084e:	887b      	ldrh	r3, [r7, #2]
 8000850:	f003 031f 	and.w	r3, r3, #31
 8000854:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000856:	2201      	movs	r2, #1
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d103      	bne.n	800086e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	330c      	adds	r3, #12
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	e009      	b.n	8000882 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	2b02      	cmp	r3, #2
 8000872:	d103      	bne.n	800087c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	3310      	adds	r3, #16
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	e002      	b.n	8000882 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3314      	adds	r3, #20
 8000880:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000882:	787b      	ldrb	r3, [r7, #1]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d006      	beq.n	8000896 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	697a      	ldr	r2, [r7, #20]
 800088c:	6811      	ldr	r1, [r2, #0]
 800088e:	68ba      	ldr	r2, [r7, #8]
 8000890:	430a      	orrs	r2, r1
 8000892:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000894:	e006      	b.n	80008a4 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	697a      	ldr	r2, [r7, #20]
 800089a:	6811      	ldr	r1, [r2, #0]
 800089c:	68ba      	ldr	r2, [r7, #8]
 800089e:	43d2      	mvns	r2, r2
 80008a0:	400a      	ands	r2, r1
 80008a2:	601a      	str	r2, [r3, #0]
}
 80008a4:	bf00      	nop
 80008a6:	371c      	adds	r7, #28
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b087      	sub	sp, #28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	460b      	mov	r3, r1
 80008ba:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80008bc:	2300      	movs	r3, #0
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
 80008c4:	2300      	movs	r3, #0
 80008c6:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80008c8:	2300      	movs	r3, #0
 80008ca:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80008cc:	887b      	ldrh	r3, [r7, #2]
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	095b      	lsrs	r3, r3, #5
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80008d6:	887b      	ldrh	r3, [r7, #2]
 80008d8:	f003 031f 	and.w	r3, r3, #31
 80008dc:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80008de:	2201      	movs	r2, #1
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d107      	bne.n	80008fe <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	899b      	ldrh	r3, [r3, #12]
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	461a      	mov	r2, r3
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	4013      	ands	r3, r2
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	e011      	b.n	8000922 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2b02      	cmp	r3, #2
 8000902:	d107      	bne.n	8000914 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	8a1b      	ldrh	r3, [r3, #16]
 8000908:	b29b      	uxth	r3, r3
 800090a:	461a      	mov	r2, r3
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	4013      	ands	r3, r2
 8000910:	617b      	str	r3, [r7, #20]
 8000912:	e006      	b.n	8000922 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	8a9b      	ldrh	r3, [r3, #20]
 8000918:	b29b      	uxth	r3, r3
 800091a:	461a      	mov	r2, r3
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	4013      	ands	r3, r2
 8000920:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000922:	887b      	ldrh	r3, [r7, #2]
 8000924:	0a1b      	lsrs	r3, r3, #8
 8000926:	b29b      	uxth	r3, r3
 8000928:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800092a:	2201      	movs	r2, #1
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	881b      	ldrh	r3, [r3, #0]
 8000938:	b29b      	uxth	r3, r3
 800093a:	461a      	mov	r2, r3
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	4013      	ands	r3, r2
 8000940:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d005      	beq.n	8000954 <USART_GetITStatus+0xa4>
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d002      	beq.n	8000954 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800094e:	2301      	movs	r3, #1
 8000950:	74fb      	strb	r3, [r7, #19]
 8000952:	e001      	b.n	8000958 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000954:	2300      	movs	r3, #0
 8000956:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000958:	7cfb      	ldrb	r3, [r7, #19]
}
 800095a:	4618      	mov	r0, r3
 800095c:	371c      	adds	r7, #28
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
	...

08000968 <TM_Delay_Init>:
#include "delay.h"

uint32_t multiplier;

void TM_Delay_Init(void) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;

    /* Get system clocks */
    RCC_GetClocksFreq(&RCC_Clocks);
 800096e:	463b      	mov	r3, r7
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fd31 	bl	80003d8 <RCC_GetClocksFreq>

    /* While loop takes 4 cycles */
    /* For 1 us delay, we need to divide with 4M */
    multiplier = RCC_Clocks.HCLK_Frequency / 4000000;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a04      	ldr	r2, [pc, #16]	; (800098c <TM_Delay_Init+0x24>)
 800097a:	fba2 2303 	umull	r2, r3, r2, r3
 800097e:	0d1b      	lsrs	r3, r3, #20
 8000980:	4a03      	ldr	r2, [pc, #12]	; (8000990 <TM_Delay_Init+0x28>)
 8000982:	6013      	str	r3, [r2, #0]
}
 8000984:	bf00      	nop
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	431bde83 	.word	0x431bde83
 8000990:	20000030 	.word	0x20000030

08000994 <TM_DelayMillis>:
    micros = micros * multiplier - 10;
    /* 4 cycles for one loop */
    while (micros--);
}

void TM_DelayMillis(uint32_t millis) {
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    /* Multiply millis with multipler */
    /* Substract 10 */
    millis = 1000 * millis * multiplier - 10;
 800099c:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <TM_DelayMillis+0x38>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	fb02 f303 	mul.w	r3, r2, r3
 80009a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009aa:	fb02 f303 	mul.w	r3, r2, r3
 80009ae:	3b0a      	subs	r3, #10
 80009b0:	607b      	str	r3, [r7, #4]
    /* 4 cycles for one loop */
    while (millis--);
 80009b2:	bf00      	nop
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	1e5a      	subs	r2, r3, #1
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d1fa      	bne.n	80009b4 <TM_DelayMillis+0x20>
}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	20000030 	.word	0x20000030

080009d0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80009da:	4909      	ldr	r1, [pc, #36]	; (8000a00 <NVIC_EnableIRQ+0x30>)
 80009dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e0:	095b      	lsrs	r3, r3, #5
 80009e2:	79fa      	ldrb	r2, [r7, #7]
 80009e4:	f002 021f 	and.w	r2, r2, #31
 80009e8:	2001      	movs	r0, #1
 80009ea:	fa00 f202 	lsl.w	r2, r0, r2
 80009ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	e000e100 	.word	0xe000e100

08000a04 <Init_USART2>:

uint32_t multiplier;


void Init_USART2()
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0

    /* Bit configuration structure for GPIOA PIN9 and PIN10 */
    GPIO_InitTypeDef GPIO_InitStruct;
    /* Enalbe clock for USART1, AFIO and GPIOA */
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000a0a:	2101      	movs	r1, #1
 8000a0c:	2008      	movs	r0, #8
 8000a0e:	f7ff fddd 	bl	80005cc <RCC_AHB1PeriphClockCmd>



    GPIO_PinAFConfig(GPIOD, GPIO_PinSource5, GPIO_AF_USART2);
 8000a12:	2207      	movs	r2, #7
 8000a14:	2105      	movs	r1, #5
 8000a16:	481f      	ldr	r0, [pc, #124]	; (8000a94 <Init_USART2+0x90>)
 8000a18:	f7ff fc94 	bl	8000344 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_USART2);
 8000a1c:	2207      	movs	r2, #7
 8000a1e:	2106      	movs	r1, #6
 8000a20:	481c      	ldr	r0, [pc, #112]	; (8000a94 <Init_USART2+0x90>)
 8000a22:	f7ff fc8f 	bl	8000344 <GPIO_PinAFConfig>
    // Initialize pins as alternating function
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6;
 8000a26:	2360      	movs	r3, #96	; 0x60
 8000a28:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	753b      	strb	r3, [r7, #20]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	75bb      	strb	r3, [r7, #22]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8000a32:	2301      	movs	r3, #1
 8000a34:	75fb      	strb	r3, [r7, #23]
    GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a36:	f107 0310 	add.w	r3, r7, #16
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4815      	ldr	r0, [pc, #84]	; (8000a94 <Init_USART2+0x90>)
 8000a3e:	f7ff fbf3 	bl	8000228 <GPIO_Init>


    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000a42:	2101      	movs	r1, #1
 8000a44:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a48:	f7ff fde0 	bl	800060c <RCC_APB1PeriphClockCmd>

    USART_Cmd(USART2, ENABLE);
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	4812      	ldr	r0, [pc, #72]	; (8000a98 <Init_USART2+0x94>)
 8000a50:	f7ff feb6 	bl	80007c0 <USART_Cmd>

	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 9600;
 8000a54:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000a58:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000a62:	230c      	movs	r3, #12
 8000a64:	817b      	strh	r3, [r7, #10]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000a66:	2300      	movs	r3, #0
 8000a68:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	81bb      	strh	r3, [r7, #12]
    /* Configure USART1 */
    USART_Init(USART2, &USART_InitStructure);
 8000a6e:	463b      	mov	r3, r7
 8000a70:	4619      	mov	r1, r3
 8000a72:	4809      	ldr	r0, [pc, #36]	; (8000a98 <Init_USART2+0x94>)
 8000a74:	f7ff fdea 	bl	800064c <USART_Init>
    /* Enable RXNE interrupt */
    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f240 5125 	movw	r1, #1317	; 0x525
 8000a7e:	4806      	ldr	r0, [pc, #24]	; (8000a98 <Init_USART2+0x94>)
 8000a80:	f7ff fece 	bl	8000820 <USART_ITConfig>


	// Enable interrupt fromUSART2(NVIC level)
	NVIC_EnableIRQ(USART2_IRQn);
 8000a84:	2026      	movs	r0, #38	; 0x26
 8000a86:	f7ff ffa3 	bl	80009d0 <NVIC_EnableIRQ>
}
 8000a8a:	bf00      	nop
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40020c00 	.word	0x40020c00
 8000a98:	40004400 	.word	0x40004400

08000a9c <USART2_IRQHandler>:

volatile char recieveBuffer[2000];
volatile int i = 0;

void USART2_IRQHandler()
{
 8000a9c:	b598      	push	{r3, r4, r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	//USART_SendData(USART2, 'T');
	// Do Something    /* RXNE handler */
	if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000aa0:	f240 5125 	movw	r1, #1317	; 0x525
 8000aa4:	4814      	ldr	r0, [pc, #80]	; (8000af8 <USART2_IRQHandler+0x5c>)
 8000aa6:	f7ff ff03 	bl	80008b0 <USART_GetITStatus>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d020      	beq.n	8000af2 <USART2_IRQHandler+0x56>
	{
		recieveBuffer[i] = (char)USART_ReceiveData(USART2);
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <USART2_IRQHandler+0x60>)
 8000ab2:	681c      	ldr	r4, [r3, #0]
 8000ab4:	4810      	ldr	r0, [pc, #64]	; (8000af8 <USART2_IRQHandler+0x5c>)
 8000ab6:	f7ff fea3 	bl	8000800 <USART_ReceiveData>
 8000aba:	4603      	mov	r3, r0
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <USART2_IRQHandler+0x64>)
 8000ac0:	551a      	strb	r2, [r3, r4]
		if(recieveBuffer[i] == '\r')
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <USART2_IRQHandler+0x60>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a0e      	ldr	r2, [pc, #56]	; (8000b00 <USART2_IRQHandler+0x64>)
 8000ac8:	5cd3      	ldrb	r3, [r2, r3]
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b0d      	cmp	r3, #13
 8000ace:	d10b      	bne.n	8000ae8 <USART2_IRQHandler+0x4c>
		{
			recieveBuffer[i]=0;
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	; (8000afc <USART2_IRQHandler+0x60>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a0a      	ldr	r2, [pc, #40]	; (8000b00 <USART2_IRQHandler+0x64>)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	54d1      	strb	r1, [r2, r3]
			printf("%s\n",recieveBuffer);
 8000ada:	4809      	ldr	r0, [pc, #36]	; (8000b00 <USART2_IRQHandler+0x64>)
 8000adc:	f000 faae 	bl	800103c <puts>
			i = 0;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <USART2_IRQHandler+0x60>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
		{
			i++;
		}

	}
}
 8000ae6:	e004      	b.n	8000af2 <USART2_IRQHandler+0x56>
			i++;
 8000ae8:	4b04      	ldr	r3, [pc, #16]	; (8000afc <USART2_IRQHandler+0x60>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	3301      	adds	r3, #1
 8000aee:	4a03      	ldr	r2, [pc, #12]	; (8000afc <USART2_IRQHandler+0x60>)
 8000af0:	6013      	str	r3, [r2, #0]
}
 8000af2:	bf00      	nop
 8000af4:	bd98      	pop	{r3, r4, r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40004400 	.word	0x40004400
 8000afc:	2000002c 	.word	0x2000002c
 8000b00:	20000034 	.word	0x20000034

08000b04 <main>:

int main() {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

	SystemInit();
 8000b08:	f000 f8a2 	bl	8000c50 <SystemInit>

	TM_Delay_Init();
 8000b0c:	f7ff ff2c 	bl	8000968 <TM_Delay_Init>

	Init_USART2();
 8000b10:	f7ff ff78 	bl	8000a04 <Init_USART2>
	/* GPIOG Peripheral clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000b14:	2101      	movs	r1, #1
 8000b16:	2002      	movs	r0, #2
 8000b18:	f7ff fd58 	bl	80005cc <RCC_AHB1PeriphClockCmd>

	/* Configure PG6 and PG8 in output pushpull mode */
	GPIO_InitStructure.GPIO_Pin = LED_PIN;
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <main+0x64>)
 8000b1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b22:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000b24:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <main+0x64>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <main+0x64>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000b30:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <main+0x64>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	71da      	strb	r2, [r3, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000b36:	490c      	ldr	r1, [pc, #48]	; (8000b68 <main+0x64>)
 8000b38:	480c      	ldr	r0, [pc, #48]	; (8000b6c <main+0x68>)
 8000b3a:	f7ff fb75 	bl	8000228 <GPIO_Init>

	printf("Ovo je zaista kul stvar");
 8000b3e:	480c      	ldr	r0, [pc, #48]	; (8000b70 <main+0x6c>)
 8000b40:	f000 fa32 	bl	8000fa8 <iprintf>
	while (1)
	{
	// Set PG6 and PG8
	GPIOB->BSRRL = LED_PIN;
 8000b44:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <main+0x68>)
 8000b46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b4a:	831a      	strh	r2, [r3, #24]

	TM_DelayMillis(5000);
 8000b4c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000b50:	f7ff ff20 	bl	8000994 <TM_DelayMillis>

	GPIOB->BSRRH = LED_PIN;
 8000b54:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <main+0x68>)
 8000b56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b5a:	835a      	strh	r2, [r3, #26]

	TM_DelayMillis(5000);
 8000b5c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000b60:	f7ff ff18 	bl	8000994 <TM_DelayMillis>
	GPIOB->BSRRL = LED_PIN;
 8000b64:	e7ee      	b.n	8000b44 <main+0x40>
 8000b66:	bf00      	nop
 8000b68:	20000804 	.word	0x20000804
 8000b6c:	40020400 	.word	0x40020400
 8000b70:	080010f4 	.word	0x080010f4

08000b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8000b74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000b78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b7a:	e003      	b.n	8000b84 <LoopCopyDataInit>

08000b7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b82:	3104      	adds	r1, #4

08000b84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b84:	480b      	ldr	r0, [pc, #44]	; (8000bb4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b86:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b8c:	d3f6      	bcc.n	8000b7c <CopyDataInit>
  ldr  r2, =_sbss
 8000b8e:	4a0b      	ldr	r2, [pc, #44]	; (8000bbc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b90:	e002      	b.n	8000b98 <LoopFillZerobss>

08000b92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000b92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b94:	f842 3b04 	str.w	r3, [r2], #4

08000b98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b98:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b9c:	d3f9      	bcc.n	8000b92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b9e:	f000 f857 	bl	8000c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ba2:	f000 fa77 	bl	8001094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ba6:	f7ff ffad 	bl	8000b04 <main>
  bx  lr    
 8000baa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000bac:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8000bb0:	08001118 	.word	0x08001118
  ldr  r0, =_sdata
 8000bb4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000bb8:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000bbc:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8000bc0:	2000080c 	.word	0x2000080c

08000bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC_IRQHandler>

08000bc6 <ITM_SendChar>:
    \param [in]     ch  Character to transmit.

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8000bce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bd2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d012      	beq.n	8000c04 <ITM_SendChar+0x3e>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 8000bde:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000be2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000be6:	f003 0301 	and.w	r3, r3, #1
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d00a      	beq.n	8000c04 <ITM_SendChar+0x3e>
  {
    while (ITM->PORT[0].u32 == 0);
 8000bee:	bf00      	nop
 8000bf0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d0fa      	beq.n	8000bf0 <ITM_SendChar+0x2a>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8000bfa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000c04:	687b      	ldr	r3, [r7, #4]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b086      	sub	sp, #24
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	60f8      	str	r0, [r7, #12]
 8000c1a:	60b9      	str	r1, [r7, #8]
 8000c1c:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	int i = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++)
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	e009      	b.n	8000c3c <_write+0x2a>
	{
		ITM_SendChar(*ptr++);
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	60ba      	str	r2, [r7, #8]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ffc8 	bl	8000bc6 <ITM_SendChar>
	for(i=0;i<len;i++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbf1      	blt.n	8000c28 <_write+0x16>
	}
	
	return len;
 8000c44:	687b      	ldr	r3, [r7, #4]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c54:	4a16      	ldr	r2, [pc, #88]	; (8000cb0 <SystemInit+0x60>)
 8000c56:	4b16      	ldr	r3, [pc, #88]	; (8000cb0 <SystemInit+0x60>)
 8000c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000c64:	4a13      	ldr	r2, [pc, #76]	; (8000cb4 <SystemInit+0x64>)
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <SystemInit+0x64>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f043 0301 	orr.w	r3, r3, #1
 8000c6e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c70:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <SystemInit+0x64>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000c76:	4a0f      	ldr	r2, [pc, #60]	; (8000cb4 <SystemInit+0x64>)
 8000c78:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <SystemInit+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c84:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <SystemInit+0x64>)
 8000c88:	4a0b      	ldr	r2, [pc, #44]	; (8000cb8 <SystemInit+0x68>)
 8000c8a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000c8c:	4a09      	ldr	r2, [pc, #36]	; (8000cb4 <SystemInit+0x64>)
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <SystemInit+0x64>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c96:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <SystemInit+0x64>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c9e:	4b04      	ldr	r3, [pc, #16]	; (8000cb0 <SystemInit+0x60>)
 8000ca0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ca4:	609a      	str	r2, [r3, #8]
#endif
}
 8000ca6:	bf00      	nop
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	e000ed00 	.word	0xe000ed00
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	24003010 	.word	0x24003010

08000cbc <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b087      	sub	sp, #28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
	int div = 1;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000ccc:	e004      	b.n	8000cd8 <ts_itoa+0x1c>
		div *= base;
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	687a      	ldr	r2, [r7, #4]
 8000cd2:	fb02 f303 	mul.w	r3, r2, r3
 8000cd6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d2f3      	bcs.n	8000cce <ts_itoa+0x12>

	while (div != 0)
 8000ce6:	e029      	b.n	8000d3c <ts_itoa+0x80>
	{
		int num = d/div;
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	68ba      	ldr	r2, [r7, #8]
 8000cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf0:	613b      	str	r3, [r7, #16]
		d = d%div;
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	fbb3 f1f2 	udiv	r1, r3, r2
 8000cfa:	fb02 f201 	mul.w	r2, r2, r1
 8000cfe:	1a9b      	subs	r3, r3, r2
 8000d00:	60bb      	str	r3, [r7, #8]
		div /= base;
 8000d02:	697a      	ldr	r2, [r7, #20]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d0a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	2b09      	cmp	r3, #9
 8000d10:	dd0a      	ble.n	8000d28 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	1c59      	adds	r1, r3, #1
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	6011      	str	r1, [r2, #0]
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	3237      	adds	r2, #55	; 0x37
 8000d22:	b2d2      	uxtb	r2, r2
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e009      	b.n	8000d3c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	1c59      	adds	r1, r3, #1
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	6011      	str	r1, [r2, #0]
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	3230      	adds	r2, #48	; 0x30
 8000d38:	b2d2      	uxtb	r2, r2
 8000d3a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d1d2      	bne.n	8000ce8 <ts_itoa+0x2c>
	}
}
 8000d42:	bf00      	nop
 8000d44:	371c      	adds	r7, #28
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b088      	sub	sp, #32
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	60f8      	str	r0, [r7, #12]
 8000d56:	60b9      	str	r1, [r7, #8]
 8000d58:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8000d5e:	e07d      	b.n	8000e5c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b25      	cmp	r3, #37	; 0x25
 8000d66:	d171      	bne.n	8000e4c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2b64      	cmp	r3, #100	; 0x64
 8000d74:	d01e      	beq.n	8000db4 <ts_formatstring+0x66>
 8000d76:	2b64      	cmp	r3, #100	; 0x64
 8000d78:	dc06      	bgt.n	8000d88 <ts_formatstring+0x3a>
 8000d7a:	2b58      	cmp	r3, #88	; 0x58
 8000d7c:	d050      	beq.n	8000e20 <ts_formatstring+0xd2>
 8000d7e:	2b63      	cmp	r3, #99	; 0x63
 8000d80:	d00e      	beq.n	8000da0 <ts_formatstring+0x52>
 8000d82:	2b25      	cmp	r3, #37	; 0x25
 8000d84:	d058      	beq.n	8000e38 <ts_formatstring+0xea>
 8000d86:	e05d      	b.n	8000e44 <ts_formatstring+0xf6>
 8000d88:	2b73      	cmp	r3, #115	; 0x73
 8000d8a:	d02b      	beq.n	8000de4 <ts_formatstring+0x96>
 8000d8c:	2b73      	cmp	r3, #115	; 0x73
 8000d8e:	dc02      	bgt.n	8000d96 <ts_formatstring+0x48>
 8000d90:	2b69      	cmp	r3, #105	; 0x69
 8000d92:	d00f      	beq.n	8000db4 <ts_formatstring+0x66>
 8000d94:	e056      	b.n	8000e44 <ts_formatstring+0xf6>
 8000d96:	2b75      	cmp	r3, #117	; 0x75
 8000d98:	d037      	beq.n	8000e0a <ts_formatstring+0xbc>
 8000d9a:	2b78      	cmp	r3, #120	; 0x78
 8000d9c:	d040      	beq.n	8000e20 <ts_formatstring+0xd2>
 8000d9e:	e051      	b.n	8000e44 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	1c5a      	adds	r2, r3, #1
 8000da4:	60fa      	str	r2, [r7, #12]
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	1d11      	adds	r1, r2, #4
 8000daa:	6079      	str	r1, [r7, #4]
 8000dac:	6812      	ldr	r2, [r2, #0]
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	701a      	strb	r2, [r3, #0]
				break;
 8000db2:	e047      	b.n	8000e44 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	1d1a      	adds	r2, r3, #4
 8000db8:	607a      	str	r2, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	da07      	bge.n	8000dd4 <ts_formatstring+0x86>
					{
						val *= -1;
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	1c5a      	adds	r2, r3, #1
 8000dce:	60fa      	str	r2, [r7, #12]
 8000dd0:	222d      	movs	r2, #45	; 0x2d
 8000dd2:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8000dd4:	69f9      	ldr	r1, [r7, #28]
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	220a      	movs	r2, #10
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff6d 	bl	8000cbc <ts_itoa>
				}
				break;
 8000de2:	e02f      	b.n	8000e44 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	1d1a      	adds	r2, r3, #4
 8000de8:	607a      	str	r2, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8000dee:	e007      	b.n	8000e00 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	1c5a      	adds	r2, r3, #1
 8000df4:	60fa      	str	r2, [r7, #12]
 8000df6:	69ba      	ldr	r2, [r7, #24]
 8000df8:	1c51      	adds	r1, r2, #1
 8000dfa:	61b9      	str	r1, [r7, #24]
 8000dfc:	7812      	ldrb	r2, [r2, #0]
 8000dfe:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f3      	bne.n	8000df0 <ts_formatstring+0xa2>
					}
				}
				break;
 8000e08:	e01c      	b.n	8000e44 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	1d1a      	adds	r2, r3, #4
 8000e0e:	607a      	str	r2, [r7, #4]
 8000e10:	6819      	ldr	r1, [r3, #0]
 8000e12:	f107 030c 	add.w	r3, r7, #12
 8000e16:	220a      	movs	r2, #10
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff4f 	bl	8000cbc <ts_itoa>
				break;
 8000e1e:	e011      	b.n	8000e44 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	1d1a      	adds	r2, r3, #4
 8000e24:	607a      	str	r2, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f107 030c 	add.w	r3, r7, #12
 8000e2e:	2210      	movs	r2, #16
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff ff43 	bl	8000cbc <ts_itoa>
				break;
 8000e36:	e005      	b.n	8000e44 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	1c5a      	adds	r2, r3, #1
 8000e3c:	60fa      	str	r2, [r7, #12]
 8000e3e:	2225      	movs	r2, #37	; 0x25
 8000e40:	701a      	strb	r2, [r3, #0]
				  break;
 8000e42:	bf00      	nop
			}
			fmt++;
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	3301      	adds	r3, #1
 8000e48:	60bb      	str	r3, [r7, #8]
 8000e4a:	e007      	b.n	8000e5c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	1c5a      	adds	r2, r3, #1
 8000e50:	60fa      	str	r2, [r7, #12]
 8000e52:	68ba      	ldr	r2, [r7, #8]
 8000e54:	1c51      	adds	r1, r2, #1
 8000e56:	60b9      	str	r1, [r7, #8]
 8000e58:	7812      	ldrb	r2, [r2, #0]
 8000e5a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f47f af7d 	bne.w	8000d60 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	461a      	mov	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	1ad3      	subs	r3, r2, r3
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3720      	adds	r7, #32
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
	int length = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8000e8a:	e081      	b.n	8000f90 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b25      	cmp	r3, #37	; 0x25
 8000e92:	d177      	bne.n	8000f84 <ts_formatlength+0x108>
		{
			++fmt;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3301      	adds	r3, #1
 8000e98:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	3b58      	subs	r3, #88	; 0x58
 8000ea0:	2b20      	cmp	r3, #32
 8000ea2:	d86a      	bhi.n	8000f7a <ts_formatlength+0xfe>
 8000ea4:	a201      	add	r2, pc, #4	; (adr r2, 8000eac <ts_formatlength+0x30>)
 8000ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eaa:	bf00      	nop
 8000eac:	08000f6d 	.word	0x08000f6d
 8000eb0:	08000f7b 	.word	0x08000f7b
 8000eb4:	08000f7b 	.word	0x08000f7b
 8000eb8:	08000f7b 	.word	0x08000f7b
 8000ebc:	08000f7b 	.word	0x08000f7b
 8000ec0:	08000f7b 	.word	0x08000f7b
 8000ec4:	08000f7b 	.word	0x08000f7b
 8000ec8:	08000f7b 	.word	0x08000f7b
 8000ecc:	08000f7b 	.word	0x08000f7b
 8000ed0:	08000f7b 	.word	0x08000f7b
 8000ed4:	08000f7b 	.word	0x08000f7b
 8000ed8:	08000f31 	.word	0x08000f31
 8000edc:	08000f3f 	.word	0x08000f3f
 8000ee0:	08000f7b 	.word	0x08000f7b
 8000ee4:	08000f7b 	.word	0x08000f7b
 8000ee8:	08000f7b 	.word	0x08000f7b
 8000eec:	08000f7b 	.word	0x08000f7b
 8000ef0:	08000f3f 	.word	0x08000f3f
 8000ef4:	08000f7b 	.word	0x08000f7b
 8000ef8:	08000f7b 	.word	0x08000f7b
 8000efc:	08000f7b 	.word	0x08000f7b
 8000f00:	08000f7b 	.word	0x08000f7b
 8000f04:	08000f7b 	.word	0x08000f7b
 8000f08:	08000f7b 	.word	0x08000f7b
 8000f0c:	08000f7b 	.word	0x08000f7b
 8000f10:	08000f7b 	.word	0x08000f7b
 8000f14:	08000f7b 	.word	0x08000f7b
 8000f18:	08000f4d 	.word	0x08000f4d
 8000f1c:	08000f7b 	.word	0x08000f7b
 8000f20:	08000f3f 	.word	0x08000f3f
 8000f24:	08000f7b 	.word	0x08000f7b
 8000f28:	08000f7b 	.word	0x08000f7b
 8000f2c:	08000f6d 	.word	0x08000f6d
			{
			  case 'c':
		  		  va_arg(va, int);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	3304      	adds	r3, #4
 8000f34:	603b      	str	r3, [r7, #0]
				  ++length;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	60fb      	str	r3, [r7, #12]
				  break;
 8000f3c:	e025      	b.n	8000f8a <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	330b      	adds	r3, #11
 8000f42:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	3304      	adds	r3, #4
 8000f48:	603b      	str	r3, [r7, #0]
				  break;
 8000f4a:	e01e      	b.n	8000f8a <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	1d1a      	adds	r2, r3, #4
 8000f50:	603a      	str	r2, [r7, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8000f56:	e002      	b.n	8000f5e <ts_formatlength+0xe2>
			  			  ++length;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	1c5a      	adds	r2, r3, #1
 8000f62:	60ba      	str	r2, [r7, #8]
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d1f6      	bne.n	8000f58 <ts_formatlength+0xdc>
			  	  }
				  break;
 8000f6a:	e00e      	b.n	8000f8a <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	3308      	adds	r3, #8
 8000f70:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	3304      	adds	r3, #4
 8000f76:	603b      	str	r3, [r7, #0]
				  break;
 8000f78:	e007      	b.n	8000f8a <ts_formatlength+0x10e>
			  default:
				  ++length;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	60fb      	str	r3, [r7, #12]
				  break;
 8000f80:	bf00      	nop
 8000f82:	e002      	b.n	8000f8a <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	3301      	adds	r3, #1
 8000f88:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	f47f af79 	bne.w	8000e8c <ts_formatlength+0x10>
	}
	return length;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8000fa8:	b40f      	push	{r0, r1, r2, r3}
 8000faa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
	int length = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8000fb6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fba:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000fc0:	f7ff ff5c 	bl	8000e7c <ts_formatlength>
 8000fc4:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8000fc6:	466b      	mov	r3, sp
 8000fc8:	461e      	mov	r6, r3
		char buf[length];
 8000fca:	68f9      	ldr	r1, [r7, #12]
 8000fcc:	1e4b      	subs	r3, r1, #1
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	f04f 0300 	mov.w	r3, #0
 8000fd8:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8000fdc:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8000fe0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	f04f 0300 	mov.w	r3, #0
 8000fec:	00dd      	lsls	r5, r3, #3
 8000fee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8000ff2:	00d4      	lsls	r4, r2, #3
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	3307      	adds	r3, #7
 8000ff8:	08db      	lsrs	r3, r3, #3
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	ebad 0d03 	sub.w	sp, sp, r3
 8001000:	466b      	mov	r3, sp
 8001002:	3300      	adds	r3, #0
 8001004:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8001006:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800100a:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fe9b 	bl	8000d4e <ts_formatstring>
 8001018:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	68fa      	ldr	r2, [r7, #12]
 800101e:	4619      	mov	r1, r3
 8001020:	2001      	movs	r0, #1
 8001022:	f7ff fdf6 	bl	8000c12 <_write>
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001036:	b004      	add	sp, #16
 8001038:	4770      	bx	lr
	...

0800103c <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff f8e7 	bl	8000218 <strlen>
 800104a:	4603      	mov	r3, r0
 800104c:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	6879      	ldr	r1, [r7, #4]
 8001056:	2001      	movs	r0, #1
 8001058:	f7ff fddb 	bl	8000c12 <_write>
 800105c:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 800105e:	2201      	movs	r2, #1
 8001060:	490b      	ldr	r1, [pc, #44]	; (8001090 <puts+0x54>)
 8001062:	2001      	movs	r0, #1
 8001064:	f7ff fdd5 	bl	8000c12 <_write>
 8001068:	4602      	mov	r2, r0
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4413      	add	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	429a      	cmp	r2, r3
 8001078:	d102      	bne.n	8001080 <puts+0x44>
	{
		res = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]
 800107e:	e002      	b.n	8001086 <puts+0x4a>
	}
	else
	{
		res = EOF;
 8001080:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001084:	617b      	str	r3, [r7, #20]
	}

	return res;
 8001086:	697b      	ldr	r3, [r7, #20]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	0800110c 	.word	0x0800110c

08001094 <__libc_init_array>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4e0d      	ldr	r6, [pc, #52]	; (80010cc <__libc_init_array+0x38>)
 8001098:	4c0d      	ldr	r4, [pc, #52]	; (80010d0 <__libc_init_array+0x3c>)
 800109a:	1ba4      	subs	r4, r4, r6
 800109c:	10a4      	asrs	r4, r4, #2
 800109e:	2500      	movs	r5, #0
 80010a0:	42a5      	cmp	r5, r4
 80010a2:	d109      	bne.n	80010b8 <__libc_init_array+0x24>
 80010a4:	4e0b      	ldr	r6, [pc, #44]	; (80010d4 <__libc_init_array+0x40>)
 80010a6:	4c0c      	ldr	r4, [pc, #48]	; (80010d8 <__libc_init_array+0x44>)
 80010a8:	f000 f818 	bl	80010dc <_init>
 80010ac:	1ba4      	subs	r4, r4, r6
 80010ae:	10a4      	asrs	r4, r4, #2
 80010b0:	2500      	movs	r5, #0
 80010b2:	42a5      	cmp	r5, r4
 80010b4:	d105      	bne.n	80010c2 <__libc_init_array+0x2e>
 80010b6:	bd70      	pop	{r4, r5, r6, pc}
 80010b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010bc:	4798      	blx	r3
 80010be:	3501      	adds	r5, #1
 80010c0:	e7ee      	b.n	80010a0 <__libc_init_array+0xc>
 80010c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010c6:	4798      	blx	r3
 80010c8:	3501      	adds	r5, #1
 80010ca:	e7f2      	b.n	80010b2 <__libc_init_array+0x1e>
 80010cc:	08001110 	.word	0x08001110
 80010d0:	08001110 	.word	0x08001110
 80010d4:	08001110 	.word	0x08001110
 80010d8:	08001114 	.word	0x08001114

080010dc <_init>:
 80010dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010de:	bf00      	nop
 80010e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010e2:	bc08      	pop	{r3}
 80010e4:	469e      	mov	lr, r3
 80010e6:	4770      	bx	lr

080010e8 <_fini>:
 80010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ea:	bf00      	nop
 80010ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010ee:	bc08      	pop	{r3}
 80010f0:	469e      	mov	lr, r3
 80010f2:	4770      	bx	lr
