ARM GAS  /tmp/ccu9o5u4.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB64:
  25              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2017 STMicroelectronics International N.V. 
  14:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  15:Src/stm32f1xx_hal_msp.c ****   *
  16:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Src/stm32f1xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/stm32f1xx_hal_msp.c ****   *
  19:Src/stm32f1xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Src/stm32f1xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/stm32f1xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Src/stm32f1xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Src/stm32f1xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Src/stm32f1xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Src/stm32f1xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Src/stm32f1xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/stm32f1xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/stm32f1xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Src/stm32f1xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
  32:Src/stm32f1xx_hal_msp.c ****   *    this license. 
  33:Src/stm32f1xx_hal_msp.c ****   *
ARM GAS  /tmp/ccu9o5u4.s 			page 2


  34:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Src/stm32f1xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/stm32f1xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Src/stm32f1xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/stm32f1xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Src/stm32f1xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Src/stm32f1xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Src/stm32f1xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/stm32f1xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/stm32f1xx_hal_msp.c ****   *
  47:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  48:Src/stm32f1xx_hal_msp.c ****   */
  49:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  51:Src/stm32f1xx_hal_msp.c **** 
  52:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  53:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  56:Src/stm32f1xx_hal_msp.c **** /**
  57:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  58:Src/stm32f1xx_hal_msp.c ****   */
  59:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  60:Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 60 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LBB2:
  61:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  64:Src/stm32f1xx_hal_msp.c **** 
  65:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  31              		.loc 1 65 0
  32 0000 204B     		ldr	r3, .L2
  33              	.LBE2:
  60:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  34              		.loc 1 60 0
  35 0002 07B5     		push	{r0, r1, r2, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 14, -4
  39              	.LBB3:
  40              		.loc 1 65 0
  41 0004 9A69     		ldr	r2, [r3, #24]
  42              	.LBE3:
  66:Src/stm32f1xx_hal_msp.c **** 
  67:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  43              		.loc 1 67 0
  44 0006 0320     		movs	r0, #3
  45              	.LBB4:
  65:Src/stm32f1xx_hal_msp.c **** 
  46              		.loc 1 65 0
ARM GAS  /tmp/ccu9o5u4.s 			page 3


  47 0008 42F00102 		orr	r2, r2, #1
  48 000c 9A61     		str	r2, [r3, #24]
  49 000e 9B69     		ldr	r3, [r3, #24]
  50 0010 03F00103 		and	r3, r3, #1
  51 0014 0193     		str	r3, [sp, #4]
  52 0016 019B     		ldr	r3, [sp, #4]
  53              	.LBE4:
  54              		.loc 1 67 0
  55 0018 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  56              	.LVL0:
  68:Src/stm32f1xx_hal_msp.c **** 
  69:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  70:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  71:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  57              		.loc 1 71 0
  58 001c 0022     		movs	r2, #0
  59 001e 6FF00B00 		mvn	r0, #11
  60 0022 1146     		mov	r1, r2
  61 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  62              	.LVL1:
  72:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  73:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  63              		.loc 1 73 0
  64 0028 0022     		movs	r2, #0
  65 002a 6FF00A00 		mvn	r0, #10
  66 002e 1146     		mov	r1, r2
  67 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  68              	.LVL2:
  74:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  75:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  69              		.loc 1 75 0
  70 0034 0022     		movs	r2, #0
  71 0036 6FF00900 		mvn	r0, #9
  72 003a 1146     		mov	r1, r2
  73 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL3:
  76:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  77:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  75              		.loc 1 77 0
  76 0040 0022     		movs	r2, #0
  77 0042 6FF00400 		mvn	r0, #4
  78 0046 1146     		mov	r1, r2
  79 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL4:
  78:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  79:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  81              		.loc 1 79 0
  82 004c 0022     		movs	r2, #0
  83 004e 6FF00300 		mvn	r0, #3
  84 0052 1146     		mov	r1, r2
  85 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  86              	.LVL5:
  80:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  81:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  87              		.loc 1 81 0
  88 0058 0022     		movs	r2, #0
  89 005a 0F21     		movs	r1, #15
ARM GAS  /tmp/ccu9o5u4.s 			page 4


  90 005c 6FF00100 		mvn	r0, #1
  91 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL6:
  82:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  83:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
  93              		.loc 1 83 0
  94 0064 0022     		movs	r2, #0
  95 0066 0F21     		movs	r1, #15
  96 0068 4FF0FF30 		mov	r0, #-1
  97 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  98              	.LVL7:
  84:Src/stm32f1xx_hal_msp.c **** 
  85:Src/stm32f1xx_hal_msp.c ****     /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  86:Src/stm32f1xx_hal_msp.c ****     */
  87:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  99              		.loc 1 87 0
 100 0070 054A     		ldr	r2, .L2+4
 101 0072 5368     		ldr	r3, [r2, #4]
 102 0074 23F0E063 		bic	r3, r3, #117440512
 103 0078 43F00073 		orr	r3, r3, #33554432
 104 007c 5360     		str	r3, [r2, #4]
  88:Src/stm32f1xx_hal_msp.c **** 
  89:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Src/stm32f1xx_hal_msp.c **** 
  91:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Src/stm32f1xx_hal_msp.c **** }
 105              		.loc 1 92 0
 106 007e 03B0     		add	sp, sp, #12
 107              	.LCFI1:
 108              		.cfi_def_cfa_offset 4
 109              		@ sp needed
 110 0080 5DF804FB 		ldr	pc, [sp], #4
 111              	.L3:
 112              		.align	2
 113              	.L2:
 114 0084 00100240 		.word	1073876992
 115 0088 00000140 		.word	1073807360
 116              		.cfi_endproc
 117              	.LFE64:
 119              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 120              		.align	1
 121              		.global	HAL_CRC_MspInit
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu softvfp
 127              	HAL_CRC_MspInit:
 128              	.LFB65:
  93:Src/stm32f1xx_hal_msp.c **** 
  94:Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  95:Src/stm32f1xx_hal_msp.c **** {
 129              		.loc 1 95 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 8
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134              	.LVL8:
ARM GAS  /tmp/ccu9o5u4.s 			page 5


  96:Src/stm32f1xx_hal_msp.c **** 
  97:Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 135              		.loc 1 97 0
 136 0000 0268     		ldr	r2, [r0]
 137 0002 084B     		ldr	r3, .L6
  95:Src/stm32f1xx_hal_msp.c **** 
 138              		.loc 1 95 0
 139 0004 82B0     		sub	sp, sp, #8
 140              	.LCFI2:
 141              		.cfi_def_cfa_offset 8
 142              		.loc 1 97 0
 143 0006 9A42     		cmp	r2, r3
 144 0008 0AD1     		bne	.L4
 145              	.LBB5:
  98:Src/stm32f1xx_hal_msp.c ****   {
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 100:Src/stm32f1xx_hal_msp.c **** 
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 102:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 103:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 146              		.loc 1 103 0
 147 000a A3F50053 		sub	r3, r3, #8192
 148 000e 5A69     		ldr	r2, [r3, #20]
 149 0010 42F04002 		orr	r2, r2, #64
 150 0014 5A61     		str	r2, [r3, #20]
 151 0016 5B69     		ldr	r3, [r3, #20]
 152 0018 03F04003 		and	r3, r3, #64
 153 001c 0193     		str	r3, [sp, #4]
 154 001e 019B     		ldr	r3, [sp, #4]
 155              	.L4:
 156              	.LBE5:
 104:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 105:Src/stm32f1xx_hal_msp.c **** 
 106:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 107:Src/stm32f1xx_hal_msp.c ****   }
 108:Src/stm32f1xx_hal_msp.c **** 
 109:Src/stm32f1xx_hal_msp.c **** }
 157              		.loc 1 109 0
 158 0020 02B0     		add	sp, sp, #8
 159              	.LCFI3:
 160              		.cfi_def_cfa_offset 0
 161              		@ sp needed
 162 0022 7047     		bx	lr
 163              	.L7:
 164              		.align	2
 165              	.L6:
 166 0024 00300240 		.word	1073885184
 167              		.cfi_endproc
 168              	.LFE65:
 170              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 171              		.align	1
 172              		.global	HAL_CRC_MspDeInit
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 176              		.fpu softvfp
 178              	HAL_CRC_MspDeInit:
ARM GAS  /tmp/ccu9o5u4.s 			page 6


 179              	.LFB66:
 110:Src/stm32f1xx_hal_msp.c **** 
 111:Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 112:Src/stm32f1xx_hal_msp.c **** {
 180              		.loc 1 112 0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185              	.LVL9:
 113:Src/stm32f1xx_hal_msp.c **** 
 114:Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 186              		.loc 1 114 0
 187 0000 0268     		ldr	r2, [r0]
 188 0002 044B     		ldr	r3, .L10
 189 0004 9A42     		cmp	r2, r3
 115:Src/stm32f1xx_hal_msp.c ****   {
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 119:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 190              		.loc 1 120 0
 191 0006 01BF     		itttt	eq
 192 0008 034A     		ldreq	r2, .L10+4
 193 000a 5369     		ldreq	r3, [r2, #20]
 194 000c 23F04003 		biceq	r3, r3, #64
 195 0010 5361     		streq	r3, [r2, #20]
 196 0012 7047     		bx	lr
 197              	.L11:
 198              		.align	2
 199              	.L10:
 200 0014 00300240 		.word	1073885184
 201 0018 00100240 		.word	1073876992
 202              		.cfi_endproc
 203              	.LFE66:
 205              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_SPI_MspInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu softvfp
 213              	HAL_SPI_MspInit:
 214              	.LFB67:
 121:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 122:Src/stm32f1xx_hal_msp.c **** 
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 124:Src/stm32f1xx_hal_msp.c ****   }
 125:Src/stm32f1xx_hal_msp.c **** 
 126:Src/stm32f1xx_hal_msp.c **** }
 127:Src/stm32f1xx_hal_msp.c **** 
 128:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 129:Src/stm32f1xx_hal_msp.c **** {
 215              		.loc 1 129 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/ccu9o5u4.s 			page 7


 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              	.LVL10:
 220 0000 7FB5     		push	{r0, r1, r2, r3, r4, r5, r6, lr}
 221              	.LCFI4:
 222              		.cfi_def_cfa_offset 32
 223              		.cfi_offset 14, -4
 130:Src/stm32f1xx_hal_msp.c **** 
 131:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 132:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 224              		.loc 1 132 0
 225 0002 0268     		ldr	r2, [r0]
 226 0004 114B     		ldr	r3, .L14
 227 0006 9A42     		cmp	r2, r3
 228 0008 1DD1     		bne	.L12
 229              	.LBB6:
 133:Src/stm32f1xx_hal_msp.c ****   {
 134:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 135:Src/stm32f1xx_hal_msp.c **** 
 136:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 137:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 138:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 230              		.loc 1 138 0
 231 000a 03F56043 		add	r3, r3, #57344
 232 000e 9A69     		ldr	r2, [r3, #24]
 233              	.LBE6:
 139:Src/stm32f1xx_hal_msp.c ****   
 140:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 141:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 142:Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 143:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 144:Src/stm32f1xx_hal_msp.c ****     */
 145:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SI4463_SCK_Pin|SI4463_MOSI_Pin;
 146:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 147:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 148:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 234              		.loc 1 148 0
 235 0010 02A9     		add	r1, sp, #8
 236              	.LBB7:
 138:Src/stm32f1xx_hal_msp.c ****   
 237              		.loc 1 138 0
 238 0012 42F48052 		orr	r2, r2, #4096
 239 0016 9A61     		str	r2, [r3, #24]
 240 0018 9B69     		ldr	r3, [r3, #24]
 241              	.LBE7:
 242              		.loc 1 148 0
 243 001a 0D48     		ldr	r0, .L14+4
 244              	.LVL11:
 245              	.LBB8:
 138:Src/stm32f1xx_hal_msp.c ****   
 246              		.loc 1 138 0
 247 001c 03F48053 		and	r3, r3, #4096
 248 0020 0193     		str	r3, [sp, #4]
 249 0022 019B     		ldr	r3, [sp, #4]
 250              	.LBE8:
 145:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 251              		.loc 1 145 0
 252 0024 A023     		movs	r3, #160
ARM GAS  /tmp/ccu9o5u4.s 			page 8


 253 0026 0293     		str	r3, [sp, #8]
 146:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 254              		.loc 1 146 0
 255 0028 0223     		movs	r3, #2
 256 002a 0393     		str	r3, [sp, #12]
 147:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257              		.loc 1 147 0
 258 002c 0323     		movs	r3, #3
 259 002e 0593     		str	r3, [sp, #20]
 260              		.loc 1 148 0
 261 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL12:
 149:Src/stm32f1xx_hal_msp.c **** 
 150:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SI4463_MISO_Pin;
 263              		.loc 1 150 0
 264 0034 4023     		movs	r3, #64
 265 0036 0293     		str	r3, [sp, #8]
 151:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 266              		.loc 1 151 0
 267 0038 0023     		movs	r3, #0
 152:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SI4463_MISO_GPIO_Port, &GPIO_InitStruct);
 268              		.loc 1 153 0
 269 003a 02A9     		add	r1, sp, #8
 270 003c 0448     		ldr	r0, .L14+4
 151:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 271              		.loc 1 151 0
 272 003e 0393     		str	r3, [sp, #12]
 152:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 152 0
 274 0040 0493     		str	r3, [sp, #16]
 275              		.loc 1 153 0
 276 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 277              	.LVL13:
 278              	.L12:
 154:Src/stm32f1xx_hal_msp.c **** 
 155:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 156:Src/stm32f1xx_hal_msp.c **** 
 157:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 158:Src/stm32f1xx_hal_msp.c ****   }
 159:Src/stm32f1xx_hal_msp.c **** 
 160:Src/stm32f1xx_hal_msp.c **** }
 279              		.loc 1 160 0
 280 0046 07B0     		add	sp, sp, #28
 281              	.LCFI5:
 282              		.cfi_def_cfa_offset 4
 283              		@ sp needed
 284 0048 5DF804FB 		ldr	pc, [sp], #4
 285              	.L15:
 286              		.align	2
 287              	.L14:
 288 004c 00300140 		.word	1073819648
 289 0050 00080140 		.word	1073809408
 290              		.cfi_endproc
 291              	.LFE67:
 293              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 294              		.align	1
ARM GAS  /tmp/ccu9o5u4.s 			page 9


 295              		.global	HAL_SPI_MspDeInit
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 299              		.fpu softvfp
 301              	HAL_SPI_MspDeInit:
 302              	.LFB68:
 161:Src/stm32f1xx_hal_msp.c **** 
 162:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 163:Src/stm32f1xx_hal_msp.c **** {
 303              		.loc 1 163 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308              	.LVL14:
 164:Src/stm32f1xx_hal_msp.c **** 
 165:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 309              		.loc 1 165 0
 310 0000 0268     		ldr	r2, [r0]
 311 0002 064B     		ldr	r3, .L18
 312 0004 9A42     		cmp	r2, r3
 313 0006 08D1     		bne	.L16
 166:Src/stm32f1xx_hal_msp.c ****   {
 167:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 168:Src/stm32f1xx_hal_msp.c **** 
 169:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 170:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 171:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 314              		.loc 1 171 0
 315 0008 054A     		ldr	r2, .L18+4
 172:Src/stm32f1xx_hal_msp.c ****   
 173:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 174:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 175:Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 176:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 177:Src/stm32f1xx_hal_msp.c ****     */
 178:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SI4463_SCK_Pin|SI4463_MISO_Pin|SI4463_MOSI_Pin);
 316              		.loc 1 178 0
 317 000a E021     		movs	r1, #224
 171:Src/stm32f1xx_hal_msp.c ****   
 318              		.loc 1 171 0
 319 000c 9369     		ldr	r3, [r2, #24]
 320              		.loc 1 178 0
 321 000e 0548     		ldr	r0, .L18+8
 322              	.LVL15:
 171:Src/stm32f1xx_hal_msp.c ****   
 323              		.loc 1 171 0
 324 0010 23F48053 		bic	r3, r3, #4096
 325 0014 9361     		str	r3, [r2, #24]
 326              		.loc 1 178 0
 327 0016 FFF7FEBF 		b	HAL_GPIO_DeInit
 328              	.LVL16:
 329              	.L16:
 330 001a 7047     		bx	lr
 331              	.L19:
 332              		.align	2
ARM GAS  /tmp/ccu9o5u4.s 			page 10


 333              	.L18:
 334 001c 00300140 		.word	1073819648
 335 0020 00100240 		.word	1073876992
 336 0024 00080140 		.word	1073809408
 337              		.cfi_endproc
 338              	.LFE68:
 340              		.text
 341              	.Letext0:
 342              		.file 2 "/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/machine/_default_types.h"
 343              		.file 3 "/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/_stdint.h"
 344              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 345              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 346              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 347              		.file 7 "/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/lock.h"
 348              		.file 8 "/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/_types.h"
 349              		.file 9 "/opt/gcc-arm-none-eabi-6-2017-q1-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 350              		.file 10 "/opt/gcc-arm-none-eabi-6-2017-q1-update/arm-none-eabi/include/sys/reent.h"
 351              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 352              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 353              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 354              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_crc.h"
 355              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 356              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccu9o5u4.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccu9o5u4.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccu9o5u4.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccu9o5u4.s:114    .text.HAL_MspInit:0000000000000084 $d
     /tmp/ccu9o5u4.s:120    .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccu9o5u4.s:127    .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccu9o5u4.s:166    .text.HAL_CRC_MspInit:0000000000000024 $d
     /tmp/ccu9o5u4.s:171    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccu9o5u4.s:178    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccu9o5u4.s:200    .text.HAL_CRC_MspDeInit:0000000000000014 $d
     /tmp/ccu9o5u4.s:206    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccu9o5u4.s:213    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccu9o5u4.s:288    .text.HAL_SPI_MspInit:000000000000004c $d
     /tmp/ccu9o5u4.s:294    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccu9o5u4.s:301    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccu9o5u4.s:334    .text.HAL_SPI_MspDeInit:000000000000001c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
