Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 10:09:23 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-16  Warning           Large setup violation                                             3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10527)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8679)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (3376)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10527)
----------------------------
 There are 3499 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3499 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3499 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8679)
---------------------------------------------------
 There are 8679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3376)
---------------------------------
 There are 3376 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.427       -4.992                      9                 3412        0.010        0.000                      0                 3412        0.000        0.000                       0                  3388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         13.575        0.000                      0                 1668        0.209        0.000                      0                 1668       12.968        0.000                       0                  3274  
  vga_hd_vga_clock              1.609        0.000                      0                   74        0.225        0.000                      0                   74        2.867        0.000                       0                    65  
  vga_sd_vga_clock             34.552        0.000                      0                   54        0.251        0.000                      0                   54       19.702        0.000                       0                    45  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       40.522        0.000                      0                 1668        0.209        0.000                      0                 1668       26.436        0.000                       0                  3274  
  vga_hd_vga_clock_1            8.345        0.000                      0                   74        0.225        0.000                      0                   74        6.234        0.000                       0                    65  
  vga_sd_vga_clock_1           74.970        0.000                      0                   54        0.251        0.000                      0                   54       39.904        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock          0.050        0.000                      0                 1620        0.623        0.000                      0                 1620  
vga_sd_vga_clock        tile_clock_vga_clock          6.199        0.000                      0                 1620        0.694        0.000                      0                 1620  
tile_clock_vga_clock_1  tile_clock_vga_clock         13.575        0.000                      0                 1668        0.010        0.000                      0                 1668  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.784        0.000                      0                 1620        0.623        0.000                      0                 1620  
vga_sd_vga_clock_1      tile_clock_vga_clock         19.681        0.000                      0                 1620        0.708        0.000                      0                 1620  
tile_clock_vga_clock    vga_hd_vga_clock             -1.427       -4.992                      9                   11        0.285        0.000                      0                   11  
tile_clock_vga_clock_1  vga_hd_vga_clock             -1.416       -4.887                      9                   11        0.297        0.000                      0                   11  
vga_hd_vga_clock_1      vga_hd_vga_clock              1.609        0.000                      0                   74        0.071        0.000                      0                   74  
tile_clock_vga_clock    vga_sd_vga_clock              3.675        0.000                      0                   11        0.742        0.000                      0                   11  
tile_clock_vga_clock_1  vga_sd_vga_clock              3.675        0.000                      0                   11        0.742        0.000                      0                   11  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.552        0.000                      0                   54        0.038        0.000                      0                   54  
tile_clock_vga_clock    tile_clock_vga_clock_1       13.575        0.000                      0                 1668        0.010        0.000                      0                 1668  
vga_hd_vga_clock        tile_clock_vga_clock_1        0.062        0.000                      0                 1620        0.635        0.000                      0                 1620  
vga_sd_vga_clock        tile_clock_vga_clock_1        6.199        0.000                      0                 1620        0.694        0.000                      0                 1620  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.796        0.000                      0                 1620        0.635        0.000                      0                 1620  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       19.681        0.000                      0                 1620        0.708        0.000                      0                 1620  
tile_clock_vga_clock    vga_hd_vga_clock_1            5.307        0.000                      0                   11        0.285        0.000                      0                   11  
vga_hd_vga_clock        vga_hd_vga_clock_1            1.609        0.000                      0                   74        0.071        0.000                      0                   74  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            5.318        0.000                      0                   11        0.297        0.000                      0                   11  
tile_clock_vga_clock    vga_sd_vga_clock_1           17.157        0.000                      0                   11        0.756        0.000                      0                   11  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.552        0.000                      0                   54        0.038        0.000                      0                   54  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           17.157        0.000                      0                   11        0.756        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.575ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 1.734ns (13.170%)  route 11.432ns (86.830%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 25.360 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.539    -0.973    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  snek/part_number_reg[1]_rep/Q
                         net (fo=102, routed)         5.572     5.056    snek/part_number_reg[1]_rep_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.180 r  snek/found_hit_i_483/O
                         net (fo=1, routed)           0.000     5.180    snek/found_hit_i_483_n_0
    SLICE_X55Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.418 r  snek/found_hit_reg_i_247/O
                         net (fo=1, routed)           0.000     5.418    snek/found_hit_reg_i_247_n_0
    SLICE_X55Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     5.522 r  snek/found_hit_reg_i_97/O
                         net (fo=1, routed)           1.713     7.234    snek/found_hit_reg_i_97_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.316     7.550 r  snek/found_hit_i_32/O
                         net (fo=1, routed)           1.173     8.724    snek/found_hit_i_32_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  snek/found_hit_i_8/O
                         net (fo=1, routed)           0.713     9.561    snek/found_hit_i_8_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.685 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.221    10.906    snek/found_hit_i_3_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.030 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.039    12.069    snek/found_hit_i_2_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.124    12.193 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    12.193    snek/found_hit_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    25.360    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.577    25.937    
                         clock uncertainty           -0.199    25.738    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    25.767    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.767    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                 13.575    

Slack (MET) :             23.250ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.064ns (30.238%)  route 2.455ns (69.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 25.358 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158     0.635    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153     0.788 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432     1.220    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331     1.551 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.865     2.416    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.540 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     2.540    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    25.358    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.599    25.957    
                         clock uncertainty           -0.199    25.758    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    25.789    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         25.789    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                 23.250    

Slack (MET) :             23.253ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.064ns (30.281%)  route 2.450ns (69.719%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 25.358 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158     0.635    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153     0.788 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432     1.220    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331     1.551 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.860     2.411    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.535 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     2.535    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    25.358    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.599    25.957    
                         clock uncertainty           -0.199    25.758    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.029    25.787    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.787    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 23.253    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.299ns (38.368%)  route 2.087ns (61.632%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 25.358 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/part_number_reg[3]/Q
                         net (fo=89, routed)          1.202     0.744    snek/part_number_reg_n_0_[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     0.868 r  snek/FSM_onehot_nstate[2]_i_10/O
                         net (fo=1, routed)           0.000     0.868    snek/FSM_onehot_nstate[2]_i_10_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.401 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.885     2.286    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124     2.410 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.410    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    25.358    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.577    25.935    
                         clock uncertainty           -0.199    25.736    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    25.767    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.767    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[3]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             24.130ns  (required time - arrival time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.419ns (17.117%)  route 2.029ns (82.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.538    -0.974    snek/genblk1[94].part/hs/tile_clock
    SLICE_X49Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.555 r  snek/genblk1[94].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           2.029     1.474    snek/genblk1[94].part/hs/sync_reg[0]_188[0]
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[94].part/hs/tile_clock
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.491    26.044    
                         clock uncertainty           -0.199    25.846    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.242    25.604    snek/genblk1[94].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         25.604    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                 24.130    

Slack (MET) :             24.130ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.642ns (29.701%)  route 1.520ns (70.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 25.363 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.849     1.183    snek/part_number[7]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.423    25.363    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.577    25.940    
                         clock uncertainty           -0.199    25.741    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    25.312    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 24.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 snek/genblk1[28].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[28].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[28].part/vs/tile_clock
    SLICE_X45Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[28].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.154    -0.324    snek/genblk1[28].part/vs/sync_reg_n_0_[0][5]
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[28].part/vs/tile_clock
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.070    -0.533    snek/genblk1[28].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[61].part/vs/tile_clock
    SLICE_X15Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[61].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.153    -0.329    snek/genblk1[61].part/vs/sync_reg_n_0_[0][5]
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[61].part/vs/tile_clock
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.070    -0.539    snek/genblk1[61].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 snek/genblk1[88].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[88].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[88].part/vs/tile_clock
    SLICE_X36Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[88].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.155    -0.324    snek/genblk1[88].part/vs/sync_reg_n_0_[0][4]
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[88].part/vs/tile_clock
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.066    -0.538    snek/genblk1[88].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 snek/genblk1[31].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.626%)  route 0.098ns (43.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[31].part/vs/tile_clock
    SLICE_X45Y63         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  snek/genblk1[31].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.098    -0.397    snek/genblk1[31].part/vs/sync_reg_n_0_[0][4]
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/genblk1[31].part/vs/tile_clock
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)        -0.007    -0.614    snek/genblk1[31].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.636%)  route 0.511ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.548    -0.633    snek/genblk1[94].part/hs/tile_clock
    SLICE_X43Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  snek/genblk1[94].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.511     0.018    snek/genblk1[94].part/hs/sync_reg[0]_188[3]
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.917    -0.772    snek/genblk1[94].part/hs/tile_clock
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.503    -0.269    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.070    -0.199    snek/genblk1[94].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[65].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[65].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.763%)  route 0.159ns (49.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[65].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[65].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.159    -0.302    snek/genblk1[65].part/vs/sync_reg_n_0_[0][3]
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[65].part/vs/tile_clock
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.275    -0.591    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.070    -0.521    snek/genblk1[65].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[1].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[1].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  snek/genblk1[1].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.340    snek/genblk1[1].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.060    -0.560    snek/genblk1[1].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[66].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[66].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[66].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.116    -0.345    snek/genblk1[66].part/vs/sync_reg_n_0_[0][5]
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.060    -0.565    snek/genblk1[66].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[32].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.589    -0.592    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  snek/genblk1[32].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.116    -0.312    snek/genblk1[32].part/hs/sync_reg[0]_64[3]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.060    -0.532    snek/genblk1[32].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[97].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[97].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  snek/genblk1[97].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.346    snek/genblk1[97].part/hs/sync_reg[0]_194[6]
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.060    -0.566    snek/genblk1[97].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         26.936      24.781     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         26.936      25.687     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X62Y13     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y15     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y15     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y15     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y16     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y16     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y16     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y13     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y13     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X62Y13     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y15     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y16     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.882%)  route 4.301ns (88.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176     3.470    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.594 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     6.720    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.856     8.540    
                         clock uncertainty           -0.153     8.387    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058     8.329    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.580ns (12.177%)  route 4.183ns (87.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176     3.470    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.594 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     6.602    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.856     8.540    
                         clock uncertainty           -0.153     8.387    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061     8.326    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.890ns (21.520%)  route 3.246ns (78.480%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.855     5.970    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X39Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 7.676 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     5.827    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.676    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.871     8.546    
                         clock uncertainty           -0.153     8.393    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.188    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 7.676 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     5.827    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.676    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.871     8.546    
                         clock uncertainty           -0.153     8.393    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.188    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.725     5.839    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.894     8.568    
                         clock uncertainty           -0.153     8.415    
    SLICE_X38Y70         FDCE (Setup_fdce_C_CE)      -0.169     8.246    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.472 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.359    food/rng/value_reg_n_0_[17]
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.098    -0.261 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    food/rng/value[16]_i_1_n_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.255    -0.605    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.120    -0.485    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.010%)  route 0.179ns (55.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.179    -0.300    food/rng/Q[12]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.066    -0.540    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     0.533 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.161     0.695    graphics/hd/sen_h_count[1]_11[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  graphics/hd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    graphics/hd/h_count[0]
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.466    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.096     0.369    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.121     0.490    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.239    -0.241    food/rng/Q[8]
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X38Y39         FDPE (Hold_fdpe_C_D)         0.089    -0.496    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.035%)  route 0.187ns (56.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.554     0.367    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.508 r  graphics/hd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.187     0.695    graphics/hd/v_sync_state_reg_n_0
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.463    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/C
                         clock pessimism             -0.095     0.367    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.072     0.439    graphics/hd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.619    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.302    food/rng/Q[6]
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.831    -0.859    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X32Y40         FDPE (Hold_fdpe_C_D)         0.060    -0.559    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.354%)  route 0.192ns (57.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.192    -0.288    food/rng/Q[10]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.070    -0.551    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.831%)  route 0.194ns (48.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.164     0.530 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.194     0.725    graphics/hd/sen_h_count[1]_11[11]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.770    graphics/hd/h_sync_state0
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.082     0.381    
    SLICE_X46Y69         FDCE (Hold_fdce_C_D)         0.120     0.501    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.736%)  route 0.138ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.473 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.138    -0.335    food/rng/Q[0]
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y40         FDPE (Hold_fdpe_C_D)        -0.001    -0.605    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.221%)  route 0.184ns (49.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.555     0.368    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.509 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.184     0.694    graphics/hd/v_video_reg_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.739 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.739    graphics/hd/v_video_i_1__0_n_0
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.096     0.368    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.092     0.460    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X34Y39     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X40Y37     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X40Y37     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X40Y39     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X40Y39     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X38Y39     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X38Y39     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X34Y39     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X34Y39     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X34Y39     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X34Y39     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y37     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X40Y39     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.706ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.024%)  route 4.698ns (87.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.054 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723     2.777    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     2.901 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975     6.875    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.798    41.904    
                         clock uncertainty           -0.213    41.691    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    41.582    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.582    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.706    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 41.105 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    41.105    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.798    41.903    
                         clock uncertainty           -0.213    41.690    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    41.485    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 41.105 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    41.105    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.798    41.903    
                         clock uncertainty           -0.213    41.690    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    41.485    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 41.105 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    41.105    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.798    41.903    
                         clock uncertainty           -0.213    41.690    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    41.485    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.889ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.642ns (12.440%)  route 4.519ns (87.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.054 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723     2.777    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     2.901 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796     6.697    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.798    41.904    
                         clock uncertainty           -0.213    41.691    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    41.586    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.586    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 34.889    

Slack (MET) :             34.982ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.417%)  route 3.952ns (79.583%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 41.102 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.663     6.499    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.423    41.102    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.798    41.900    
                         clock uncertainty           -0.213    41.687    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.205    41.482    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 34.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.617%)  route 0.173ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X38Y71         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_fdpe_C_Q)         0.164     0.442 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.173     0.615    graphics/sd/v_sync_state
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.354    graphics/sd/pixel_clock0
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.060     0.294    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.070     0.364    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.443 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.175     0.618    graphics/sd/h_video_reg_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.663 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.663    graphics/sd/h_video_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.075     0.279    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.120     0.399    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.553     0.280    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.444 r  graphics/sd/v_video_reg/Q
                         net (fo=4, routed)           0.175     0.619    graphics/sd/v_video_reg_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.664 r  graphics/sd/v_video_i_1/O
                         net (fo=1, routed)           0.000     0.664    graphics/sd/v_video_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.355    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
                         clock pessimism             -0.075     0.280    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120     0.400    graphics/sd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.289    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.430 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.615    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.660 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.660    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.365    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.076     0.289    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.091     0.380    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.701%)  route 0.233ns (62.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDPE (Prop_fdpe_C_Q)         0.141     0.420 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.233     0.653    graphics/sd/h_sync_state
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.075     0.279    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.075     0.354    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.125%)  route 0.200ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.200     0.643    graphics/sd/Q[0]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.688    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.061     0.293    
    SLICE_X45Y71         FDPE (Hold_fdpe_C_D)         0.092     0.385    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.787%)  route 0.203ns (49.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.203     0.645    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  graphics/sd/h_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.690    graphics/sd/h_count[5]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.061     0.293    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.091     0.384    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.204     0.646    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.691 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.691    graphics/sd/h_count[6]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.061     0.293    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.092     0.385    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.121%)  route 0.187ns (44.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.128     0.406 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.593    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.102     0.695 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    graphics/sd/p_1_in[0]
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.817     0.352    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.074     0.278    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.107     0.385    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.223     0.666    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.711 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    graphics/sd/h_count[4]
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.353    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.074     0.279    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.121     0.400    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X40Y68     graphics/sd/green_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X41Y68     graphics/sd/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       40.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.522ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 1.734ns (13.170%)  route 11.432ns (86.830%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 52.296 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.539    -0.973    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  snek/part_number_reg[1]_rep/Q
                         net (fo=102, routed)         5.572     5.056    snek/part_number_reg[1]_rep_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.180 r  snek/found_hit_i_483/O
                         net (fo=1, routed)           0.000     5.180    snek/found_hit_i_483_n_0
    SLICE_X55Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.418 r  snek/found_hit_reg_i_247/O
                         net (fo=1, routed)           0.000     5.418    snek/found_hit_reg_i_247_n_0
    SLICE_X55Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     5.522 r  snek/found_hit_reg_i_97/O
                         net (fo=1, routed)           1.713     7.234    snek/found_hit_reg_i_97_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.316     7.550 r  snek/found_hit_i_32/O
                         net (fo=1, routed)           1.173     8.724    snek/found_hit_i_32_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  snek/found_hit_i_8/O
                         net (fo=1, routed)           0.713     9.561    snek/found_hit_i_8_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.685 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.221    10.906    snek/found_hit_i_3_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.030 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.039    12.069    snek/found_hit_i_2_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.124    12.193 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    12.193    snek/found_hit_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    52.296    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.577    52.873    
                         clock uncertainty           -0.187    52.686    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    52.715    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.715    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                 40.522    

Slack (MET) :             50.197ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.064ns (30.238%)  route 2.455ns (69.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 52.294 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158     0.635    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153     0.788 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432     1.220    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331     1.551 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.865     2.416    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.540 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     2.540    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    52.294    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.599    52.893    
                         clock uncertainty           -0.187    52.706    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    52.737    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         52.737    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                 50.197    

Slack (MET) :             50.200ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.064ns (30.281%)  route 2.450ns (69.719%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 52.294 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158     0.635    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153     0.788 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432     1.220    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331     1.551 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.860     2.411    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.535 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     2.535    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    52.294    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.599    52.893    
                         clock uncertainty           -0.187    52.706    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.029    52.735    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 50.200    

Slack (MET) :             50.305ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.299ns (38.368%)  route 2.087ns (61.632%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 52.294 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/part_number_reg[3]/Q
                         net (fo=89, routed)          1.202     0.744    snek/part_number_reg_n_0_[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     0.868 r  snek/FSM_onehot_nstate[2]_i_10/O
                         net (fo=1, routed)           0.000     0.868    snek/FSM_onehot_nstate[2]_i_10_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.401 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.885     2.286    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124     2.410 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.410    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    52.294    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.577    52.871    
                         clock uncertainty           -0.187    52.684    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    52.715    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.715    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 50.305    

Slack (MET) :             50.720ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.187    52.687    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.163    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 50.720    

Slack (MET) :             50.720ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.187    52.687    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.163    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 50.720    

Slack (MET) :             50.720ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.187    52.687    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.163    snek/part_number_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 50.720    

Slack (MET) :             50.720ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.187    52.687    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.163    snek/part_number_reg[3]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 50.720    

Slack (MET) :             51.077ns  (required time - arrival time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.419ns (17.117%)  route 2.029ns (82.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.538    -0.974    snek/genblk1[94].part/hs/tile_clock
    SLICE_X49Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.555 r  snek/genblk1[94].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           2.029     1.474    snek/genblk1[94].part/hs/sync_reg[0]_188[0]
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[94].part/hs/tile_clock
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.491    52.980    
                         clock uncertainty           -0.187    52.793    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.242    52.551    snek/genblk1[94].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         52.551    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                 51.077    

Slack (MET) :             51.077ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.642ns (29.701%)  route 1.520ns (70.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 52.299 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.849     1.183    snek/part_number[7]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.423    52.299    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.577    52.876    
                         clock uncertainty           -0.187    52.689    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.260    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.260    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 51.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 snek/genblk1[28].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[28].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[28].part/vs/tile_clock
    SLICE_X45Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[28].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.154    -0.324    snek/genblk1[28].part/vs/sync_reg_n_0_[0][5]
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[28].part/vs/tile_clock
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.070    -0.533    snek/genblk1[28].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[61].part/vs/tile_clock
    SLICE_X15Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[61].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.153    -0.329    snek/genblk1[61].part/vs/sync_reg_n_0_[0][5]
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[61].part/vs/tile_clock
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.070    -0.539    snek/genblk1[61].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 snek/genblk1[88].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[88].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[88].part/vs/tile_clock
    SLICE_X36Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[88].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.155    -0.324    snek/genblk1[88].part/vs/sync_reg_n_0_[0][4]
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[88].part/vs/tile_clock
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.066    -0.538    snek/genblk1[88].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 snek/genblk1[31].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.626%)  route 0.098ns (43.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[31].part/vs/tile_clock
    SLICE_X45Y63         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  snek/genblk1[31].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.098    -0.397    snek/genblk1[31].part/vs/sync_reg_n_0_[0][4]
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/genblk1[31].part/vs/tile_clock
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)        -0.007    -0.614    snek/genblk1[31].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.636%)  route 0.511ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.548    -0.633    snek/genblk1[94].part/hs/tile_clock
    SLICE_X43Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  snek/genblk1[94].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.511     0.018    snek/genblk1[94].part/hs/sync_reg[0]_188[3]
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.917    -0.772    snek/genblk1[94].part/hs/tile_clock
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.503    -0.269    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.070    -0.199    snek/genblk1[94].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 snek/genblk1[65].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[65].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.763%)  route 0.159ns (49.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[65].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[65].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.159    -0.302    snek/genblk1[65].part/vs/sync_reg_n_0_[0][3]
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[65].part/vs/tile_clock
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.275    -0.591    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.070    -0.521    snek/genblk1[65].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[1].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[1].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  snek/genblk1[1].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.340    snek/genblk1[1].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.060    -0.560    snek/genblk1[1].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[66].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[66].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[66].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.116    -0.345    snek/genblk1[66].part/vs/sync_reg_n_0_[0][5]
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.060    -0.565    snek/genblk1[66].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[32].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.589    -0.592    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  snek/genblk1[32].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.116    -0.312    snek/genblk1[32].part/hs/sync_reg[0]_64[3]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.060    -0.532    snek/genblk1[32].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snek/genblk1[97].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[97].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  snek/genblk1[97].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.346    snek/genblk1[97].part/hs/sync_reg[0]_194[6]
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.060    -0.566    snek/genblk1[97].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         53.872      51.717     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         53.872      52.623     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X62Y13     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y15     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y15     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y15     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y16     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y16     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y16     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y13     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y13     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y13     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X62Y13     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y15     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y16     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        8.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.882%)  route 4.301ns (88.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176     3.470    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.594 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     6.720    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.856    15.274    
                         clock uncertainty           -0.151    15.123    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058    15.065    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.580ns (12.177%)  route 4.183ns (87.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176     3.470    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.594 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     6.602    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.856    15.274    
                         clock uncertainty           -0.151    15.123    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061    15.062    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.890ns (21.520%)  route 3.246ns (78.480%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.855     5.970    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.151    15.128    
    SLICE_X39Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.923    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.151    15.128    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.923    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.151    15.128    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.923    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.151    15.128    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.923    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.151    15.128    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.923    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 14.410 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     5.827    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.410    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.871    15.280    
                         clock uncertainty           -0.151    15.129    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    14.924    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 14.410 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     5.827    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.410    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.871    15.280    
                         clock uncertainty           -0.151    15.129    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    14.924    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.725     5.839    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.894    15.302    
                         clock uncertainty           -0.151    15.151    
    SLICE_X38Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.982    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  9.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.472 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.359    food/rng/value_reg_n_0_[17]
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.098    -0.261 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    food/rng/value[16]_i_1_n_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.255    -0.605    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.120    -0.485    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.010%)  route 0.179ns (55.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.179    -0.300    food/rng/Q[12]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.066    -0.540    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     0.533 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.161     0.695    graphics/hd/sen_h_count[1]_11[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  graphics/hd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    graphics/hd/h_count[0]
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.466    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.096     0.369    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.121     0.490    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.239    -0.241    food/rng/Q[8]
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X38Y39         FDPE (Hold_fdpe_C_D)         0.089    -0.496    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.035%)  route 0.187ns (56.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.554     0.367    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.508 r  graphics/hd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.187     0.695    graphics/hd/v_sync_state_reg_n_0
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.463    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/C
                         clock pessimism             -0.095     0.367    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.072     0.439    graphics/hd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.619    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.302    food/rng/Q[6]
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.831    -0.859    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X32Y40         FDPE (Hold_fdpe_C_D)         0.060    -0.559    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.354%)  route 0.192ns (57.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.192    -0.288    food/rng/Q[10]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.070    -0.551    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.831%)  route 0.194ns (48.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.164     0.530 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.194     0.725    graphics/hd/sen_h_count[1]_11[11]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.770    graphics/hd/h_sync_state0
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.082     0.381    
    SLICE_X46Y69         FDCE (Hold_fdce_C_D)         0.120     0.501    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.736%)  route 0.138ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.473 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.138    -0.335    food/rng/Q[0]
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y40         FDPE (Hold_fdpe_C_D)        -0.001    -0.605    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.221%)  route 0.184ns (49.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.555     0.368    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.509 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.184     0.694    graphics/hd/v_video_reg_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.739 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.739    graphics/hd/v_video_i_1__0_n_0
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.096     0.368    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.092     0.460    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X34Y39     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X40Y37     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X40Y37     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X40Y39     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X40Y39     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X38Y39     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X38Y39     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X34Y39     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X34Y39     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X34Y39     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X34Y39     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y37     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       74.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.970ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.199    82.104    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.899    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         81.899    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 74.970    

Slack (MET) :             74.970ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.199    82.104    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.899    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         81.899    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 74.970    

Slack (MET) :             74.970ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.199    82.104    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.899    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         81.899    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 74.970    

Slack (MET) :             74.970ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.199    82.104    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.899    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         81.899    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 74.970    

Slack (MET) :             75.124ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.024%)  route 4.698ns (87.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.054 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723     2.777    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     2.901 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975     6.875    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.798    82.308    
                         clock uncertainty           -0.199    82.109    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    82.000    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.000    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 75.124    

Slack (MET) :             75.240ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 81.509 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    81.509    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.798    82.307    
                         clock uncertainty           -0.199    82.108    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    81.903    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 75.240    

Slack (MET) :             75.240ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 81.509 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    81.509    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.798    82.307    
                         clock uncertainty           -0.199    82.108    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    81.903    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 75.240    

Slack (MET) :             75.240ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 81.509 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    81.509    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.798    82.307    
                         clock uncertainty           -0.199    82.108    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    81.903    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 75.240    

Slack (MET) :             75.307ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.642ns (12.440%)  route 4.519ns (87.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.054 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723     2.777    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     2.901 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796     6.697    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.798    82.308    
                         clock uncertainty           -0.199    82.109    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    82.004    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         82.004    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 75.307    

Slack (MET) :             75.400ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.417%)  route 3.952ns (79.583%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 81.506 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.663     6.499    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.423    81.506    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.798    82.304    
                         clock uncertainty           -0.199    82.105    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.205    81.900    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 75.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.617%)  route 0.173ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X38Y71         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_fdpe_C_Q)         0.164     0.442 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.173     0.615    graphics/sd/v_sync_state
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.354    graphics/sd/pixel_clock0
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.060     0.294    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.070     0.364    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.443 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.175     0.618    graphics/sd/h_video_reg_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.663 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.663    graphics/sd/h_video_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.075     0.279    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.120     0.399    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.553     0.280    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.444 r  graphics/sd/v_video_reg/Q
                         net (fo=4, routed)           0.175     0.619    graphics/sd/v_video_reg_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.664 r  graphics/sd/v_video_i_1/O
                         net (fo=1, routed)           0.000     0.664    graphics/sd/v_video_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.355    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
                         clock pessimism             -0.075     0.280    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120     0.400    graphics/sd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.289    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.430 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.615    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.660 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.660    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.365    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.076     0.289    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.091     0.380    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.701%)  route 0.233ns (62.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDPE (Prop_fdpe_C_Q)         0.141     0.420 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.233     0.653    graphics/sd/h_sync_state
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.075     0.279    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.075     0.354    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.125%)  route 0.200ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.200     0.643    graphics/sd/Q[0]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.688    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.061     0.293    
    SLICE_X45Y71         FDPE (Hold_fdpe_C_D)         0.092     0.385    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.787%)  route 0.203ns (49.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.203     0.645    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  graphics/sd/h_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.690    graphics/sd/h_count[5]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.061     0.293    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.091     0.384    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.204     0.646    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.691 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.691    graphics/sd/h_count[6]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.061     0.293    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.092     0.385    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.121%)  route 0.187ns (44.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.128     0.406 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.593    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.102     0.695 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    graphics/sd/p_1_in[0]
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.817     0.352    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.074     0.278    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.107     0.385    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.223     0.666    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.711 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    graphics/sd/h_count[4]
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.353    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.074     0.279    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.121     0.400    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X40Y68     graphics/sd/green_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X41Y68     graphics/sd/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X41Y68     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X40Y68     graphics/sd/green_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.081ns  (logic 0.609ns (19.766%)  route 2.472ns (80.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 25.387 - 26.936 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 22.037 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    22.037    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    22.493 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    23.144    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    23.297 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.822    25.119    snek/genblk1[17].part/vs/v_count[6]
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.446    25.387    snek/genblk1[17].part/vs/tile_clock
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    25.785    
                         clock uncertainty           -0.319    25.467    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.298    25.169    snek/genblk1[17].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                         -25.119    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.131ns  (logic 0.642ns (20.505%)  route 2.489ns (79.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 22.038 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    22.038    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    22.556 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    23.154    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.278 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.891    25.169    snek/genblk1[75].part/hs/h_count[5]
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    25.381    snek/genblk1[75].part/hs/tile_clock
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.093    25.368    snek/genblk1[75].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -25.169    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.987ns  (logic 0.606ns (20.290%)  route 2.381ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 25.447 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 22.042 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    22.042    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    23.160    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    23.310 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.720    25.029    snek/genblk1[75].part/hs/h_count[2]
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    25.447    snek/genblk1[75].part/hs/tile_clock
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.845    
                         clock uncertainty           -0.319    25.527    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)       -0.263    25.264    snek/genblk1[75].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.264    
                         arrival time                         -25.029    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[20].part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.906ns  (logic 0.668ns (22.988%)  route 2.238ns (77.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 25.390 - 26.936 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 22.036 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    22.036    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518    22.554 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.644    23.198    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.150    23.348 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=101, routed)         1.594    24.942    snek/genblk1[20].part/vs/v_count[7]
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    25.390    snek/genblk1[20].part/vs/tile_clock
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.788    
                         clock uncertainty           -0.319    25.470    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)       -0.275    25.195    snek/genblk1[20].part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -24.942    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.923ns  (logic 0.606ns (20.732%)  route 2.317ns (79.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 22.042 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    22.042    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    23.160    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    23.310 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.656    24.966    snek/genblk1[76].part/hs/h_count[2]
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    25.382    snek/genblk1[76].part/hs/tile_clock
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.780    
                         clock uncertainty           -0.319    25.462    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.233    25.229    snek/genblk1[76].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                         -24.966    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[11].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.728%)  route 2.455ns (79.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 22.038 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    22.038    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    22.556 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    23.154    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.278 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.858    25.136    snek/genblk1[11].part/hs/h_count[5]
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    25.382    snek/genblk1[11].part/hs/tile_clock
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.780    
                         clock uncertainty           -0.319    25.462    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.061    25.401    snek/genblk1[11].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.401    
                         arrival time                         -25.136    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.853ns  (logic 0.609ns (21.343%)  route 2.244ns (78.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 22.037 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    22.037    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    22.493 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    23.144    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    23.297 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.594    24.891    snek/genblk1[14].part/vs/v_count[6]
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/genblk1[14].part/vs/tile_clock
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.455    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.298    25.157    snek/genblk1[14].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -24.891    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        3.063ns  (logic 0.642ns (20.957%)  route 2.421ns (79.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 22.038 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    22.038    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    22.556 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    23.154    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.278 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.824    25.102    snek/genblk1[77].part/hs/h_count[5]
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    25.381    snek/genblk1[77].part/hs/tile_clock
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)       -0.093    25.368    snek/genblk1[77].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -25.102    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[67].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.940ns  (logic 0.606ns (20.612%)  route 2.334ns (79.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 25.444 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 22.042 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    22.042    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    23.160    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    23.310 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.673    24.982    snek/genblk1[67].part/hs/h_count[2]
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    25.444    snek/genblk1[67].part/hs/tile_clock
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.842    
                         clock uncertainty           -0.319    25.524    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.269    25.255    snek/genblk1[67].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.255    
                         arrival time                         -24.982    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.911ns  (logic 0.606ns (20.817%)  route 2.305ns (79.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 25.377 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 22.042 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    19.696    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.820 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    20.400    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    22.042    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    23.160    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    23.310 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    24.954    snek/genblk1[81].part/hs/h_count[2]
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    25.377    snek/genblk1[81].part/hs/tile_clock
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.775    
                         clock uncertainty           -0.319    25.457    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.230    25.227    snek/genblk1[81].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -24.954    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.039%)  route 0.165ns (46.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.165     0.672    graphics/hd/sen_v_count[1]_12[6]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.717 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.717    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.094    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.326%)  route 0.216ns (53.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.216     0.723    graphics/hd/sen_v_count[1]_12[8]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.768    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.094    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[91].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.793%)  route 0.334ns (64.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.211     0.886    snek/genblk1[91].part/vs/v_count[5]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[91].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.072     0.075    snek/genblk1[91].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[23].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.908%)  route 0.347ns (65.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.207     0.902    snek/genblk1[23].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[23].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.070     0.079    snek/genblk1[23].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[44].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.369%)  route 0.325ns (63.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.186     0.881    snek/genblk1[44].part/hs/h_count[4]
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[44].part/hs/tile_clock
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.047     0.054    snek/genblk1[44].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.259     0.934    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/genblk1[41].part/vs/tile_clock
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.086     0.091    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[25].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.361%)  route 0.407ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.268     0.962    snek/genblk1[25].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[25].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.072     0.081    snek/genblk1[25].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[89].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[89].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.319    -0.001    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.053     0.052    snek/genblk1[89].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[82].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[82].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[82].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.319    -0.001    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.050     0.049    snek/genblk1[82].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[37].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.286%)  route 0.409ns (68.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.286     0.961    snek/genblk1[37].part/vs/v_count[5]
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[37].part/vs/tile_clock
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.070     0.074    snek/genblk1[37].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.887    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.935%)  route 3.582ns (86.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.848    46.096    snek/genblk1[82].part/hs/h_count[7]
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.710    
                         clock uncertainty           -0.333    52.376    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)       -0.081    52.295    snek/genblk1[82].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.295    
                         arrival time                         -46.096    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.917%)  route 3.588ns (86.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 52.325 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.854    46.102    snek/genblk1[24].part/hs/h_count[7]
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    52.325    snek/genblk1[24].part/hs/tile_clock
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.723    
                         clock uncertainty           -0.333    52.390    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)       -0.081    52.309    snek/genblk1[24].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.309    
                         arrival time                         -46.102    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[18].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.867%)  route 3.603ns (86.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 52.326 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.869    46.117    snek/genblk1[18].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    52.326    snek/genblk1[18].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.724    
                         clock uncertainty           -0.333    52.391    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.061    52.330    snek/genblk1[18].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.330    
                         arrival time                         -46.117    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[17].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.147ns  (logic 0.580ns (13.987%)  route 3.567ns (86.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 52.326 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.833    46.081    snek/genblk1[17].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    52.326    snek/genblk1[17].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.724    
                         clock uncertainty           -0.333    52.391    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.095    52.296    snek/genblk1[17].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.296    
                         arrival time                         -46.081    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.139ns  (logic 0.580ns (14.013%)  route 3.559ns (85.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 52.325 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.825    46.073    snek/genblk1[20].part/hs/h_count[7]
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    52.325    snek/genblk1[20].part/hs/tile_clock
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.723    
                         clock uncertainty           -0.333    52.390    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.095    52.295    snek/genblk1[20].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.295    
                         arrival time                         -46.073    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.090ns  (logic 0.580ns (14.179%)  route 3.510ns (85.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.777    46.024    snek/genblk1[26].part/hs/h_count[7]
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    52.319    snek/genblk1[26].part/hs/tile_clock
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.718    
                         clock uncertainty           -0.333    52.384    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)       -0.045    52.339    snek/genblk1[26].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -46.024    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.239%)  route 3.493ns (85.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 52.383 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.759    46.007    snek/genblk1[31].part/hs/h_count[7]
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    52.383    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.782    
                         clock uncertainty           -0.333    52.448    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.093    52.355    snek/genblk1[31].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.355    
                         arrival time                         -46.007    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.015ns  (logic 0.580ns (14.444%)  route 3.435ns (85.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 52.325 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.701    45.949    snek/genblk1[19].part/hs/h_count[7]
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    52.325    snek/genblk1[19].part/hs/tile_clock
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.723    
                         clock uncertainty           -0.333    52.390    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.081    52.309    snek/genblk1[19].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.309    
                         arrival time                         -45.949    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.086ns  (logic 0.580ns (14.196%)  route 3.506ns (85.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.772    46.020    snek/genblk1[32].part/hs/h_count[7]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[32].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.333    52.445    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.061    52.384    snek/genblk1[32].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.384    
                         arrival time                         -46.020    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[0].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.225%)  route 3.497ns (85.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.763    46.011    snek/genblk1[0].part/hs/h_count[7]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[0].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.333    52.445    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.047    52.398    snek/genblk1[0].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.398    
                         arrival time                         -46.011    
  -------------------------------------------------------------------
                         slack                                  6.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X40Y72         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.419 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.338     0.757    graphics/hd/sync_reg[0][7]_0[4]
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.802 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.802    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.333     0.017    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.108    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.618%)  route 0.421ns (69.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.549     0.276    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     0.417 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.421     0.838    graphics/hd/sync_reg[0][7]_0[2]
    SLICE_X37Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.883    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.333     0.016    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.108    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.261     0.950    snek/genblk1[93].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[93].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.333     0.019    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.066     0.085    snek/genblk1[93].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[24].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[24].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.053     0.074    snek/genblk1[24].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[19].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[19].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.050     0.071    snek/genblk1[19].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[31].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[31].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.333     0.019    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.078     0.097    snek/genblk1[31].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[88].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.783%)  route 0.535ns (74.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.311     1.000    snek/genblk1[88].part/hs/h_count[3]
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.874    snek/genblk1[88].part/hs/tile_clock
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.333     0.014    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.070     0.084    snek/genblk1[88].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[80].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[80].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.333     0.019    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.070     0.089    snek/genblk1[80].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[20].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.063     0.084    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[16].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[16].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[16].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.059     0.080    snek/genblk1[16].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.937    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.575ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 1.734ns (13.170%)  route 11.432ns (86.830%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 25.360 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.539    -0.973    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  snek/part_number_reg[1]_rep/Q
                         net (fo=102, routed)         5.572     5.056    snek/part_number_reg[1]_rep_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.180 r  snek/found_hit_i_483/O
                         net (fo=1, routed)           0.000     5.180    snek/found_hit_i_483_n_0
    SLICE_X55Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.418 r  snek/found_hit_reg_i_247/O
                         net (fo=1, routed)           0.000     5.418    snek/found_hit_reg_i_247_n_0
    SLICE_X55Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     5.522 r  snek/found_hit_reg_i_97/O
                         net (fo=1, routed)           1.713     7.234    snek/found_hit_reg_i_97_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.316     7.550 r  snek/found_hit_i_32/O
                         net (fo=1, routed)           1.173     8.724    snek/found_hit_i_32_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  snek/found_hit_i_8/O
                         net (fo=1, routed)           0.713     9.561    snek/found_hit_i_8_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.685 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.221    10.906    snek/found_hit_i_3_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.030 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.039    12.069    snek/found_hit_i_2_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.124    12.193 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    12.193    snek/found_hit_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    25.360    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.577    25.937    
                         clock uncertainty           -0.199    25.738    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    25.767    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.767    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                 13.575    

Slack (MET) :             23.250ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.064ns (30.238%)  route 2.455ns (69.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 25.358 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158     0.635    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153     0.788 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432     1.220    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331     1.551 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.865     2.416    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.540 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     2.540    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    25.358    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.599    25.957    
                         clock uncertainty           -0.199    25.758    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    25.789    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         25.789    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                 23.250    

Slack (MET) :             23.253ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.064ns (30.281%)  route 2.450ns (69.719%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 25.358 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158     0.635    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153     0.788 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432     1.220    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331     1.551 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.860     2.411    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.535 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     2.535    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    25.358    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.599    25.957    
                         clock uncertainty           -0.199    25.758    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.029    25.787    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.787    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 23.253    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.299ns (38.368%)  route 2.087ns (61.632%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 25.358 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    -0.976    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  snek/part_number_reg[3]/Q
                         net (fo=89, routed)          1.202     0.744    snek/part_number_reg_n_0_[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     0.868 r  snek/FSM_onehot_nstate[2]_i_10/O
                         net (fo=1, routed)           0.000     0.868    snek/FSM_onehot_nstate[2]_i_10_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.401 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.885     2.286    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124     2.410 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.410    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    25.358    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.577    25.935    
                         clock uncertainty           -0.199    25.736    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    25.767    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.767    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 25.361 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109     1.443    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    25.361    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
                         clock pessimism              0.577    25.938    
                         clock uncertainty           -0.199    25.739    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    25.215    snek/part_number_reg[3]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             24.130ns  (required time - arrival time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.419ns (17.117%)  route 2.029ns (82.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 25.554 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.538    -0.974    snek/genblk1[94].part/hs/tile_clock
    SLICE_X49Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.555 r  snek/genblk1[94].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           2.029     1.474    snek/genblk1[94].part/hs/sync_reg[0]_188[0]
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    25.554    snek/genblk1[94].part/hs/tile_clock
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.491    26.044    
                         clock uncertainty           -0.199    25.846    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.242    25.604    snek/genblk1[94].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         25.604    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                 24.130    

Slack (MET) :             24.130ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.642ns (29.701%)  route 1.520ns (70.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 25.363 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    -0.979    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    -0.461 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671     0.210    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.334 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.849     1.183    snek/part_number[7]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.423    25.363    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.577    25.940    
                         clock uncertainty           -0.199    25.741    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    25.312    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 24.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 snek/genblk1[28].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[28].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[28].part/vs/tile_clock
    SLICE_X45Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[28].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.154    -0.324    snek/genblk1[28].part/vs/sync_reg_n_0_[0][5]
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[28].part/vs/tile_clock
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.199    -0.405    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.070    -0.335    snek/genblk1[28].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[61].part/vs/tile_clock
    SLICE_X15Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[61].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.153    -0.329    snek/genblk1[61].part/vs/sync_reg_n_0_[0][5]
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[61].part/vs/tile_clock
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.199    -0.411    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.070    -0.341    snek/genblk1[61].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 snek/genblk1[88].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[88].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[88].part/vs/tile_clock
    SLICE_X36Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[88].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.155    -0.324    snek/genblk1[88].part/vs/sync_reg_n_0_[0][4]
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[88].part/vs/tile_clock
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.066    -0.340    snek/genblk1[88].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 snek/genblk1[31].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.626%)  route 0.098ns (43.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[31].part/vs/tile_clock
    SLICE_X45Y63         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  snek/genblk1[31].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.098    -0.397    snek/genblk1[31].part/vs/sync_reg_n_0_[0][4]
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/genblk1[31].part/vs/tile_clock
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.199    -0.409    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)        -0.007    -0.416    snek/genblk1[31].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.636%)  route 0.511ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.548    -0.633    snek/genblk1[94].part/hs/tile_clock
    SLICE_X43Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  snek/genblk1[94].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.511     0.018    snek/genblk1[94].part/hs/sync_reg[0]_188[3]
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.917    -0.772    snek/genblk1[94].part/hs/tile_clock
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.503    -0.269    
                         clock uncertainty            0.199    -0.070    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.070    -0.000    snek/genblk1[94].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[65].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[65].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.763%)  route 0.159ns (49.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[65].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[65].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.159    -0.302    snek/genblk1[65].part/vs/sync_reg_n_0_[0][3]
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[65].part/vs/tile_clock
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.275    -0.591    
                         clock uncertainty            0.199    -0.393    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.070    -0.323    snek/genblk1[65].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[1].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[1].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  snek/genblk1[1].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.340    snek/genblk1[1].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.199    -0.422    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.060    -0.362    snek/genblk1[1].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[66].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[66].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[66].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.116    -0.345    snek/genblk1[66].part/vs/sync_reg_n_0_[0][5]
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.199    -0.427    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.060    -0.367    snek/genblk1[66].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[32].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.589    -0.592    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  snek/genblk1[32].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.116    -0.312    snek/genblk1[32].part/hs/sync_reg[0]_64[3]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.060    -0.334    snek/genblk1[32].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[97].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/genblk1[97].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  snek/genblk1[97].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.346    snek/genblk1[97].part/hs/sync_reg[0]_194[6]
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.199    -0.428    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.060    -0.368    snek/genblk1[97].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.081ns  (logic 0.609ns (19.766%)  route 2.472ns (80.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 25.387 - 26.936 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 15.303 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    15.303    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    15.759 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    16.410    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    16.563 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.822    18.385    snek/genblk1[17].part/vs/v_count[6]
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.446    25.387    snek/genblk1[17].part/vs/tile_clock
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    25.785    
                         clock uncertainty           -0.319    25.467    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.298    25.169    snek/genblk1[17].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                         -18.385    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.131ns  (logic 0.642ns (20.505%)  route 2.489ns (79.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 15.304 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    15.304    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    15.822 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    16.420    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    16.544 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.891    18.435    snek/genblk1[75].part/hs/h_count[5]
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    25.381    snek/genblk1[75].part/hs/tile_clock
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.093    25.368    snek/genblk1[75].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -18.435    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.987ns  (logic 0.606ns (20.290%)  route 2.381ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 25.447 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 15.308 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    15.308    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    15.764 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    16.426    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    16.576 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.720    18.295    snek/genblk1[75].part/hs/h_count[2]
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    25.447    snek/genblk1[75].part/hs/tile_clock
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.845    
                         clock uncertainty           -0.319    25.527    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)       -0.263    25.264    snek/genblk1[75].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.264    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[20].part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.906ns  (logic 0.668ns (22.988%)  route 2.238ns (77.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 25.390 - 26.936 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 15.302 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    15.302    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518    15.820 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.644    16.464    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.150    16.614 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=101, routed)         1.594    18.208    snek/genblk1[20].part/vs/v_count[7]
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    25.390    snek/genblk1[20].part/vs/tile_clock
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.788    
                         clock uncertainty           -0.319    25.470    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)       -0.275    25.195    snek/genblk1[20].part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.923ns  (logic 0.606ns (20.732%)  route 2.317ns (79.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 15.308 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    15.308    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    15.764 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    16.426    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    16.576 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.656    18.232    snek/genblk1[76].part/hs/h_count[2]
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    25.382    snek/genblk1[76].part/hs/tile_clock
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.780    
                         clock uncertainty           -0.319    25.462    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.233    25.229    snek/genblk1[76].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[11].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.728%)  route 2.455ns (79.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 15.304 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    15.304    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    15.822 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    16.420    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    16.544 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.858    18.402    snek/genblk1[11].part/hs/h_count[5]
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    25.382    snek/genblk1[11].part/hs/tile_clock
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.780    
                         clock uncertainty           -0.319    25.462    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.061    25.401    snek/genblk1[11].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.401    
                         arrival time                         -18.402    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.853ns  (logic 0.609ns (21.343%)  route 2.244ns (78.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 15.303 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    15.303    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    15.759 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    16.410    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    16.563 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.594    18.157    snek/genblk1[14].part/vs/v_count[6]
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/genblk1[14].part/vs/tile_clock
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.455    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.298    25.157    snek/genblk1[14].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        3.063ns  (logic 0.642ns (20.957%)  route 2.421ns (79.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 15.304 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    15.304    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    15.822 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    16.420    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    16.544 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.824    18.368    snek/genblk1[77].part/hs/h_count[5]
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    25.381    snek/genblk1[77].part/hs/tile_clock
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)       -0.093    25.368    snek/genblk1[77].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[67].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.940ns  (logic 0.606ns (20.612%)  route 2.334ns (79.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 25.444 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 15.308 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    15.308    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    15.764 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    16.426    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    16.576 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.673    18.248    snek/genblk1[67].part/hs/h_count[2]
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    25.444    snek/genblk1[67].part/hs/tile_clock
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.842    
                         clock uncertainty           -0.319    25.524    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.269    25.255    snek/genblk1[67].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.255    
                         arrival time                         -18.248    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.911ns  (logic 0.606ns (20.817%)  route 2.305ns (79.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 25.377 - 26.936 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 15.308 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    12.962    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.086 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    13.666    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    15.308    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    15.764 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    16.426    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    16.576 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    18.220    snek/genblk1[81].part/hs/h_count[2]
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    25.377    snek/genblk1[81].part/hs/tile_clock
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.775    
                         clock uncertainty           -0.319    25.457    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.230    25.227    snek/genblk1[81].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -18.220    
  -------------------------------------------------------------------
                         slack                                  7.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.039%)  route 0.165ns (46.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.165     0.672    graphics/hd/sen_v_count[1]_12[6]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.717 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.717    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.094    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.326%)  route 0.216ns (53.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.216     0.723    graphics/hd/sen_v_count[1]_12[8]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.768    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.094    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[91].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.793%)  route 0.334ns (64.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.211     0.886    snek/genblk1[91].part/vs/v_count[5]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[91].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.072     0.075    snek/genblk1[91].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[23].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.908%)  route 0.347ns (65.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.207     0.902    snek/genblk1[23].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[23].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.070     0.079    snek/genblk1[23].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[44].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.369%)  route 0.325ns (63.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.186     0.881    snek/genblk1[44].part/hs/h_count[4]
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[44].part/hs/tile_clock
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.047     0.054    snek/genblk1[44].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.259     0.934    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/genblk1[41].part/vs/tile_clock
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.086     0.091    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[25].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.361%)  route 0.407ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.268     0.962    snek/genblk1[25].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[25].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.319     0.009    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.072     0.081    snek/genblk1[25].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[89].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[89].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.319    -0.001    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.053     0.052    snek/genblk1[89].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[82].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[82].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[82].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.319    -0.001    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.050     0.049    snek/genblk1[82].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[37].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.286%)  route 0.409ns (68.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.286     0.961    snek/genblk1[37].part/vs/v_count[5]
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[37].part/vs/tile_clock
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.319     0.004    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.070     0.074    snek/genblk1[37].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.887    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       19.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.681ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.935%)  route 3.582ns (86.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.848     5.692    snek/genblk1[82].part/hs/h_count[7]
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    25.375    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.454    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)       -0.081    25.373    snek/genblk1[82].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.373    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                 19.681    

Slack (MET) :             19.689ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.917%)  route 3.588ns (86.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 25.389 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.854     5.698    snek/genblk1[24].part/hs/h_count[7]
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    25.389    snek/genblk1[24].part/hs/tile_clock
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.787    
                         clock uncertainty           -0.319    25.468    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)       -0.081    25.387    snek/genblk1[24].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                 19.689    

Slack (MET) :             19.695ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[18].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.867%)  route 3.603ns (86.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 25.390 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.869     5.713    snek/genblk1[18].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    25.390    snek/genblk1[18].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.788    
                         clock uncertainty           -0.319    25.469    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.061    25.408    snek/genblk1[18].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.408    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 19.695    

Slack (MET) :             19.697ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[17].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.580ns (13.987%)  route 3.567ns (86.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 25.390 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.833     5.677    snek/genblk1[17].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    25.390    snek/genblk1[17].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.788    
                         clock uncertainty           -0.319    25.469    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.095    25.374    snek/genblk1[17].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.374    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 19.697    

Slack (MET) :             19.704ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.580ns (14.013%)  route 3.559ns (85.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 25.389 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.825     5.669    snek/genblk1[20].part/hs/h_count[7]
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    25.389    snek/genblk1[20].part/hs/tile_clock
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.787    
                         clock uncertainty           -0.319    25.468    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.095    25.373    snek/genblk1[20].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.373    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                 19.704    

Slack (MET) :             19.797ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.580ns (14.179%)  route 3.510ns (85.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.777     5.620    snek/genblk1[26].part/hs/h_count[7]
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    25.383    snek/genblk1[26].part/hs/tile_clock
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.462    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)       -0.045    25.417    snek/genblk1[26].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                 19.797    

Slack (MET) :             19.830ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.239%)  route 3.493ns (85.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 25.447 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.759     5.603    snek/genblk1[31].part/hs/h_count[7]
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    25.447    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.845    
                         clock uncertainty           -0.319    25.526    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.093    25.433    snek/genblk1[31].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.433    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                 19.830    

Slack (MET) :             19.842ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.580ns (14.444%)  route 3.435ns (85.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 25.389 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.701     5.545    snek/genblk1[19].part/hs/h_count[7]
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    25.389    snek/genblk1[19].part/hs/tile_clock
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.787    
                         clock uncertainty           -0.319    25.468    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.081    25.387    snek/genblk1[19].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                 19.842    

Slack (MET) :             19.847ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.580ns (14.196%)  route 3.506ns (85.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 25.444 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.772     5.616    snek/genblk1[32].part/hs/h_count[7]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    25.444    snek/genblk1[32].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.842    
                         clock uncertainty           -0.319    25.523    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.061    25.462    snek/genblk1[32].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.462    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 19.847    

Slack (MET) :             19.869ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[0].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.225%)  route 3.497ns (85.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 25.444 - 26.936 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535     1.530    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456     1.986 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734     3.720    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.763     5.607    snek/genblk1[0].part/hs/h_count[7]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    25.444    snek/genblk1[0].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.842    
                         clock uncertainty           -0.319    25.523    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.047    25.476    snek/genblk1[0].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.476    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                 19.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X40Y72         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.419 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.338     0.757    graphics/hd/sync_reg[0][7]_0[4]
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.802 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.802    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.094    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.618%)  route 0.421ns (69.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.549     0.276    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     0.417 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.421     0.838    graphics/hd/sync_reg[0][7]_0[2]
    SLICE_X37Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.883    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.094    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.261     0.950    snek/genblk1[93].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[93].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.066     0.071    snek/genblk1[93].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[24].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[24].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.053     0.060    snek/genblk1[24].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[19].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[19].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.050     0.057    snek/genblk1[19].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[31].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[31].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.078     0.083    snek/genblk1[31].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[88].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.783%)  route 0.535ns (74.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.311     1.000    snek/genblk1[88].part/hs/h_count[3]
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.874    snek/genblk1[88].part/hs/tile_clock
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.319     0.000    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.070     0.070    snek/genblk1[88].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[80].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[80].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.070     0.075    snek/genblk1[80].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[20].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.063     0.070    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[16].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[16].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[16].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.059     0.066    snek/genblk1[16].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.951    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            9  Failing Endpoints,  Worst Slack       -1.427ns,  Total Violation       -4.992ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.427ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.064ns  (logic 2.671ns (26.539%)  route 7.393ns (73.461%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.125     9.172    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.319     7.757    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.013     7.744    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -1.427    

Slack (VIOLATED) :        -1.420ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 2.671ns (26.627%)  route 7.360ns (73.373%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 7.679 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.092     9.138    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.679    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398     8.077    
                         clock uncertainty           -0.319     7.758    
    SLICE_X45Y68         FDCE (Setup_fdce_C_D)       -0.040     7.718    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -1.420    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 2.671ns (26.937%)  route 7.245ns (73.063%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 7.677 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.977     9.023    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426     7.677    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.075    
                         clock uncertainty           -0.319     7.756    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.081     7.675    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.547ns (28.609%)  route 6.356ns (71.391%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 7.677 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.239     8.010    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426     7.677    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.075    
                         clock uncertainty           -0.319     7.756    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.061     7.695    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.828ns (9.405%)  route 7.976ns (90.595%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     7.844    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.083    
                         clock uncertainty           -0.319     7.764    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058     7.706    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.319     7.757    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.053     7.704    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.319     7.757    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.030     7.727    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.547ns (29.269%)  route 6.155ns (70.731%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.038     7.809    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.319     7.757    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.045     7.712    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.828ns (9.533%)  route 7.857ns (90.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     7.726    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398     8.083    
                         clock uncertainty           -0.319     7.764    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061     7.703    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.828ns (10.787%)  route 6.848ns (89.213%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.998     6.716    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398     8.083    
                         clock uncertainty           -0.319     7.764    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.081     7.683    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.480ns (20.629%)  route 1.847ns (79.371%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.405     1.698    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.076     1.413    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.053     1.390    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.050     1.387    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.480ns (20.282%)  route 1.887ns (79.718%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.445     1.738    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.319     1.336    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.070     1.406    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.231ns (9.572%)  route 2.182ns (90.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.878     1.796    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.319     1.344    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.414    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.231ns (9.554%)  route 2.187ns (90.446%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.882     1.800    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.319     1.344    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.066     1.410    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.276ns (10.983%)  route 2.237ns (89.017%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.431     1.893    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.319     1.336    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.066     1.402    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.276ns (10.914%)  route 2.253ns (89.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.446     1.909    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.020    
                         clock uncertainty            0.319     1.338    
    SLICE_X45Y68         FDCE (Hold_fdce_C_D)         0.078     1.416    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.276ns (10.744%)  route 2.293ns (89.256%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.486     1.949    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.064     1.401    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.231ns (8.220%)  route 2.579ns (91.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.275     2.193    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.319     1.344    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.414    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            9  Failing Endpoints,  Worst Slack       -1.416ns,  Total Violation       -4.887ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.416ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.064ns  (logic 2.671ns (26.539%)  route 7.393ns (73.461%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.125     9.172    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.307     7.769    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.013     7.756    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -1.416    

Slack (VIOLATED) :        -1.409ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 2.671ns (26.627%)  route 7.360ns (73.373%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 7.679 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.092     9.138    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428     7.679    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398     8.077    
                         clock uncertainty           -0.307     7.770    
    SLICE_X45Y68         FDCE (Setup_fdce_C_D)       -0.040     7.730    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -1.409    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 2.671ns (26.937%)  route 7.245ns (73.063%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 7.677 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.977     9.023    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426     7.677    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.075    
                         clock uncertainty           -0.307     7.768    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.081     7.687    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.547ns (28.609%)  route 6.356ns (71.391%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 7.677 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.239     8.010    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426     7.677    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.075    
                         clock uncertainty           -0.307     7.768    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.061     7.707    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.828ns (9.405%)  route 7.976ns (90.595%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     7.844    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.083    
                         clock uncertainty           -0.307     7.776    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058     7.718    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.307     7.769    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.053     7.716    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.307     7.769    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.030     7.739    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.739    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.547ns (29.269%)  route 6.155ns (70.731%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 7.678 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.038     7.809    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427     7.678    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398     8.076    
                         clock uncertainty           -0.307     7.769    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.045     7.724    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.828ns (9.533%)  route 7.857ns (90.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     7.726    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398     8.083    
                         clock uncertainty           -0.307     7.776    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061     7.715    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.828ns (10.787%)  route 6.848ns (89.213%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.998     6.716    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398     8.083    
                         clock uncertainty           -0.307     7.776    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.081     7.695    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.480ns (20.629%)  route 1.847ns (79.371%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.405     1.698    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.076     1.402    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.053     1.379    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.050     1.376    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.480ns (20.282%)  route 1.887ns (79.718%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.445     1.738    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.307     1.325    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.070     1.395    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.231ns (9.572%)  route 2.182ns (90.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.878     1.796    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.307     1.333    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.403    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.231ns (9.554%)  route 2.187ns (90.446%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.882     1.800    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.307     1.333    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.066     1.399    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.276ns (10.983%)  route 2.237ns (89.017%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.431     1.893    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.307     1.325    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.066     1.391    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.276ns (10.914%)  route 2.253ns (89.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.446     1.909    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.020    
                         clock uncertainty            0.307     1.327    
    SLICE_X45Y68         FDCE (Hold_fdce_C_D)         0.078     1.405    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.276ns (10.744%)  route 2.293ns (89.256%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.486     1.949    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.064     1.390    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.231ns (8.220%)  route 2.579ns (91.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.275     2.193    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.307     1.333    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.403    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.882%)  route 4.301ns (88.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176     3.470    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.594 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     6.720    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.856     8.540    
                         clock uncertainty           -0.153     8.387    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058     8.329    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.580ns (12.177%)  route 4.183ns (87.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 7.685 - 6.734 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     2.294 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176     3.470    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124     3.594 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     6.602    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434     7.685    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.856     8.540    
                         clock uncertainty           -0.153     8.387    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061     8.326    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.890ns (21.520%)  route 3.246ns (78.480%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.855     5.970    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X39Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853     5.968    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.871     8.545    
                         clock uncertainty           -0.153     8.392    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.187    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 7.676 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     5.827    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.676    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.871     8.546    
                         clock uncertainty           -0.153     8.393    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.188    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 7.676 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712     5.827    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425     7.676    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.871     8.546    
                         clock uncertainty           -0.153     8.393    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205     8.188    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 7.675 - 6.734 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     1.834    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     2.352 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121     3.474    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.598 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938     4.535    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124     4.659 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331     4.991    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.725     5.839    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800     5.539    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.639 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521     6.160    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.251 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424     7.675    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.894     8.568    
                         clock uncertainty           -0.153     8.415    
    SLICE_X38Y70         FDCE (Setup_fdce_C_CE)      -0.169     8.246    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.472 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.359    food/rng/value_reg_n_0_[17]
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.098    -0.261 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    food/rng/value[16]_i_1_n_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.255    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.120    -0.332    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.010%)  route 0.179ns (55.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.179    -0.300    food/rng/Q[12]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.153    -0.453    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.066    -0.387    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     0.533 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.161     0.695    graphics/hd/sen_h_count[1]_11[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  graphics/hd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    graphics/hd/h_count[0]
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.466    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.096     0.369    
                         clock uncertainty            0.153     0.523    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.121     0.644    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.239    -0.241    food/rng/Q[8]
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.153    -0.432    
    SLICE_X38Y39         FDPE (Hold_fdpe_C_D)         0.089    -0.343    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.035%)  route 0.187ns (56.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.554     0.367    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.508 r  graphics/hd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.187     0.695    graphics/hd/v_sync_state_reg_n_0
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.463    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/C
                         clock pessimism             -0.095     0.367    
                         clock uncertainty            0.153     0.521    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.072     0.593    graphics/hd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.619    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.302    food/rng/Q[6]
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.831    -0.859    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.153    -0.466    
    SLICE_X32Y40         FDPE (Hold_fdpe_C_D)         0.060    -0.406    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.354%)  route 0.192ns (57.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.192    -0.288    food/rng/Q[10]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.153    -0.468    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.070    -0.398    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.831%)  route 0.194ns (48.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.164     0.530 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.194     0.725    graphics/hd/sen_h_count[1]_11[11]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.770    graphics/hd/h_sync_state0
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.082     0.381    
                         clock uncertainty            0.153     0.535    
    SLICE_X46Y69         FDCE (Hold_fdce_C_D)         0.120     0.655    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.736%)  route 0.138ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.473 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.138    -0.335    food/rng/Q[0]
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.153    -0.451    
    SLICE_X34Y40         FDPE (Hold_fdpe_C_D)        -0.001    -0.452    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.221%)  route 0.184ns (49.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.555     0.368    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.509 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.184     0.694    graphics/hd/v_video_reg_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.739 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.739    graphics/hd/v_video_i_1__0_n_0
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.096     0.368    
                         clock uncertainty            0.153     0.522    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.092     0.614    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.344ns  (logic 2.547ns (22.453%)  route 8.797ns (77.547%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    33.083    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.412 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975    37.387    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    41.062    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.062    
                         arrival time                         -37.387    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        11.165ns  (logic 2.547ns (22.812%)  route 8.618ns (77.188%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    33.083    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.412 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796    37.208    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    41.066    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -37.208    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.882ns  (logic 2.699ns (24.802%)  route 8.183ns (75.198%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    33.169    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.498 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    34.447    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    34.599 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.326    36.925    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.263    40.908    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         40.908    
                         arrival time                         -36.925    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    33.169    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.498 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    34.447    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    34.599 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137    36.736    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.283    40.888    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                         -36.736    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    33.169    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.498 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    34.447    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    34.599 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137    36.736    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.269    40.902    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         40.902    
                         arrival time                         -36.736    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.702ns  (logic 2.547ns (23.798%)  route 8.155ns (76.202%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    33.083    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.412 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.333    36.745    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    41.066    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -36.745    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.681ns  (logic 2.547ns (23.846%)  route 8.134ns (76.154%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 26.043 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    26.043    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    26.462 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    27.346    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    27.645 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    28.838    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.962 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    30.040    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.164 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    30.886    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    31.010 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    31.010    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.411 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    31.411    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    31.525    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.639 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.639    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.753 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.753    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.867 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.867    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.981 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.981    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.138 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    33.083    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    33.412 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.312    36.724    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.504    
                         clock uncertainty           -0.333    41.171    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.058    41.113    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                         -36.724    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.669ns  (logic 0.828ns (8.563%)  route 8.841ns (91.437%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 41.113 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 25.976 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    25.976    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    26.432 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    27.976    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    28.100 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    29.491    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.615 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    32.269    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.393 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.253    35.645    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.113    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398    41.511    
                         clock uncertainty           -0.333    41.178    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028    41.150    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.150    
                         arrival time                         -35.645    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.662ns  (logic 0.828ns (8.569%)  route 8.834ns (91.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 41.113 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 25.976 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    25.976    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    26.432 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    27.976    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    28.100 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    29.491    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.615 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    32.269    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.393 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.246    35.639    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.113    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.511    
                         clock uncertainty           -0.333    41.178    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028    41.150    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.150    
                         arrival time                         -35.639    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.480ns  (logic 0.828ns (8.734%)  route 8.652ns (91.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 41.113 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 25.976 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    25.976    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    26.432 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    27.976    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    28.100 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    29.491    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.615 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    32.269    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.393 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.064    35.456    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    41.113    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398    41.511    
                         clock uncertainty           -0.333    41.178    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.045    41.133    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -35.456    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.231ns (8.643%)  route 2.442ns (91.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.196     2.053    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.059     1.310    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.231ns (8.418%)  route 2.513ns (91.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.268     2.124    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.052     1.303    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.231ns (8.237%)  route 2.573ns (91.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.328     2.184    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.314    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.231ns (8.204%)  route 2.585ns (91.796%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.339     2.195    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.314    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.252    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.004     1.248    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.275ns (9.630%)  route 2.581ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.919     2.235    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.252    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.480ns (14.764%)  route 2.771ns (85.236%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.437     2.623    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.059     1.303    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.480ns (14.605%)  route 2.807ns (85.395%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.473     2.658    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.072     1.316    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.480ns (13.870%)  route 2.981ns (86.130%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.647     2.833    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.061     1.305    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  1.527    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.344ns  (logic 2.547ns (22.453%)  route 8.797ns (77.547%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945   113.891    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.220 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975   118.195    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109   121.870    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                        121.870    
                         arrival time                        -118.195    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        11.165ns  (logic 2.547ns (22.812%)  route 8.618ns (77.188%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945   113.891    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.220 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796   118.016    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105   121.874    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                        121.874    
                         arrival time                        -118.016    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.882ns  (logic 2.699ns (24.802%)  route 8.183ns (75.198%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031   113.977    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.306 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949   115.256    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152   115.408 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.326   117.733    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.263   121.716    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        121.716    
                         arrival time                        -117.733    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031   113.977    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.306 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949   115.256    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152   115.408 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137   117.544    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.283   121.696    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                        121.696    
                         arrival time                        -117.544    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031   113.977    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.306 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949   115.256    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152   115.408 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137   117.544    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.269   121.710    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                        121.710    
                         arrival time                        -117.544    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.702ns  (logic 2.547ns (23.798%)  route 8.155ns (76.202%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945   113.891    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.220 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.333   117.554    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105   121.874    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                        121.874    
                         arrival time                        -117.554    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.681ns  (logic 2.547ns (23.846%)  route 8.134ns (76.154%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 121.914 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 106.851 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619   106.851    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419   107.270 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884   108.154    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299   108.453 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193   109.646    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124   109.770 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078   110.848    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124   110.972 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722   111.694    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124   111.818 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000   111.818    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.219 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   112.219    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.333 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   112.333    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.447 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   112.447    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.561 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   112.561    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.675 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   112.675    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.789 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   112.789    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.946 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945   113.891    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329   114.220 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.312   117.532    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427   121.914    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.312    
                         clock uncertainty           -0.333   121.979    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.058   121.921    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        121.921    
                         arrival time                        -117.532    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.669ns  (logic 0.828ns (8.563%)  route 8.841ns (91.437%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 121.921 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 106.784 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552   106.784    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456   107.240 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544   108.784    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124   108.908 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391   110.299    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124   110.423 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653   113.077    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124   113.201 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.253   116.453    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434   121.921    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398   122.319    
                         clock uncertainty           -0.333   121.986    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028   121.958    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                        121.958    
                         arrival time                        -116.453    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.662ns  (logic 0.828ns (8.569%)  route 8.834ns (91.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 121.921 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 106.784 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552   106.784    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456   107.240 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544   108.784    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124   108.908 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391   110.299    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124   110.423 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653   113.077    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124   113.201 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.246   116.447    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434   121.921    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.319    
                         clock uncertainty           -0.333   121.986    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028   121.958    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        121.958    
                         arrival time                        -116.447    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.480ns  (logic 0.828ns (8.734%)  route 8.652ns (91.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 121.921 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 106.784 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552   106.784    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456   107.240 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544   108.784    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124   108.908 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391   110.299    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124   110.423 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653   113.077    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124   113.201 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.064   116.264    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570   119.786    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   119.886 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510   120.396    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.488 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434   121.921    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398   122.319    
                         clock uncertainty           -0.333   121.986    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.045   121.941    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                        121.941    
                         arrival time                        -116.264    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.231ns (8.643%)  route 2.442ns (91.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.196     2.053    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.059     1.310    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.231ns (8.418%)  route 2.513ns (91.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.268     2.124    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.052     1.303    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.231ns (8.237%)  route 2.573ns (91.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.328     2.184    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.314    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.231ns (8.204%)  route 2.585ns (91.796%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.339     2.195    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.333     1.251    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.314    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.252    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.004     1.248    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.275ns (9.630%)  route 2.581ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.919     2.235    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.252    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.480ns (14.764%)  route 2.771ns (85.236%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.437     2.623    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.059     1.303    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.480ns (14.605%)  route 2.807ns (85.395%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.473     2.658    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.072     1.316    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.480ns (13.870%)  route 2.981ns (86.130%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.647     2.833    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.333     1.244    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.061     1.305    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  1.527    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 41.101 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092     6.929    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    41.101    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.798    41.899    
                         clock uncertainty           -0.213    41.686    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    41.481    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.706ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.024%)  route 4.698ns (87.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.054 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723     2.777    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     2.901 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975     6.875    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.798    41.904    
                         clock uncertainty           -0.213    41.691    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    41.582    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.582    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 34.706    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 41.105 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    41.105    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.798    41.903    
                         clock uncertainty           -0.213    41.690    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    41.485    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 41.105 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    41.105    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.798    41.903    
                         clock uncertainty           -0.213    41.690    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    41.485    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 41.105 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826     6.662    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    41.105    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.798    41.903    
                         clock uncertainty           -0.213    41.690    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    41.485    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.889ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.642ns (12.440%)  route 4.519ns (87.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 41.106 - 40.404 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     2.054 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723     2.777    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124     2.901 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796     6.697    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    41.106    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.798    41.904    
                         clock uncertainty           -0.213    41.691    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    41.586    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.586    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 34.889    

Slack (MET) :             34.982ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.417%)  route 3.952ns (79.583%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 41.102 - 40.404 ) 
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538     1.533    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518     2.051 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021     3.072    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768     3.964    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.088 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890     4.978    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611     5.713    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     5.837 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.663     6.499    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    38.978    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.078 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    39.588    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.679 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.423    41.102    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.798    41.900    
                         clock uncertainty           -0.213    41.687    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.205    41.482    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 34.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.617%)  route 0.173ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X38Y71         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_fdpe_C_Q)         0.164     0.442 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.173     0.615    graphics/sd/v_sync_state
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.354    graphics/sd/pixel_clock0
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.060     0.294    
                         clock uncertainty            0.213     0.507    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.070     0.577    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.443 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.175     0.618    graphics/sd/h_video_reg_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.663 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.663    graphics/sd/h_video_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.075     0.279    
                         clock uncertainty            0.213     0.492    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.120     0.612    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.553     0.280    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.444 r  graphics/sd/v_video_reg/Q
                         net (fo=4, routed)           0.175     0.619    graphics/sd/v_video_reg_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.664 r  graphics/sd/v_video_i_1/O
                         net (fo=1, routed)           0.000     0.664    graphics/sd/v_video_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.355    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
                         clock pessimism             -0.075     0.280    
                         clock uncertainty            0.213     0.493    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120     0.613    graphics/sd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.289    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.430 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.615    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.660 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.660    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.365    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.076     0.289    
                         clock uncertainty            0.213     0.502    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.091     0.593    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.701%)  route 0.233ns (62.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDPE (Prop_fdpe_C_Q)         0.141     0.420 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.233     0.653    graphics/sd/h_sync_state
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.075     0.279    
                         clock uncertainty            0.213     0.492    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.075     0.567    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.125%)  route 0.200ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.200     0.643    graphics/sd/Q[0]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.688    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.061     0.293    
                         clock uncertainty            0.213     0.506    
    SLICE_X45Y71         FDPE (Hold_fdpe_C_D)         0.092     0.598    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.787%)  route 0.203ns (49.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.203     0.645    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  graphics/sd/h_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.690    graphics/sd/h_count[5]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.061     0.293    
                         clock uncertainty            0.213     0.506    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.091     0.597    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.204     0.646    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.691 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.691    graphics/sd/h_count[6]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.061     0.293    
                         clock uncertainty            0.213     0.506    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.092     0.598    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.121%)  route 0.187ns (44.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.128     0.406 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.593    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.102     0.695 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    graphics/sd/p_1_in[0]
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.817     0.352    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.074     0.278    
                         clock uncertainty            0.213     0.491    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.107     0.598    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.223     0.666    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.711 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    graphics/sd/h_count[4]
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.353    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.074     0.279    
                         clock uncertainty            0.213     0.492    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.121     0.613    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       13.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.575ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        13.166ns  (logic 1.734ns (13.170%)  route 11.432ns (86.830%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 52.296 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 25.963 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.539    25.963    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456    26.419 r  snek/part_number_reg[1]_rep/Q
                         net (fo=102, routed)         5.572    31.992    snek/part_number_reg[1]_rep_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.116 r  snek/found_hit_i_483/O
                         net (fo=1, routed)           0.000    32.116    snek/found_hit_i_483_n_0
    SLICE_X55Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    32.354 r  snek/found_hit_reg_i_247/O
                         net (fo=1, routed)           0.000    32.354    snek/found_hit_reg_i_247_n_0
    SLICE_X55Y48         MUXF8 (Prop_muxf8_I0_O)      0.104    32.458 r  snek/found_hit_reg_i_97/O
                         net (fo=1, routed)           1.713    34.171    snek/found_hit_reg_i_97_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.316    34.487 r  snek/found_hit_i_32/O
                         net (fo=1, routed)           1.173    35.660    snek/found_hit_i_32_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    35.784 r  snek/found_hit_i_8/O
                         net (fo=1, routed)           0.713    36.497    snek/found_hit_i_8_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124    36.621 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.221    37.842    snek/found_hit_i_3_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.124    37.966 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.039    39.005    snek/found_hit_i_2_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.124    39.129 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    39.129    snek/found_hit_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    52.296    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.577    52.873    
                         clock uncertainty           -0.199    52.674    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.029    52.703    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.703    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                 13.575    

Slack (MET) :             23.250ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.519ns  (logic 1.064ns (30.238%)  route 2.455ns (69.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 52.294 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    26.413 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158    27.571    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153    27.724 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432    28.156    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331    28.487 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.865    29.352    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    29.476 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000    29.476    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    52.294    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C
                         clock pessimism              0.599    52.893    
                         clock uncertainty           -0.199    52.694    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    52.725    snek/FSM_onehot_nstate_reg[2]
  -------------------------------------------------------------------
                         required time                         52.725    
                         arrival time                         -29.476    
  -------------------------------------------------------------------
                         slack                                 23.250    

Slack (MET) :             23.253ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.514ns  (logic 1.064ns (30.281%)  route 2.450ns (69.719%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 52.294 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456    26.413 r  snek/part_number_reg[0]/Q
                         net (fo=15, routed)          1.158    27.571    snek/part_number_reg_n_0_[0]
    SLICE_X38Y72         LUT4 (Prop_lut4_I2_O)        0.153    27.724 r  snek/FSM_onehot_nstate[2]_i_12/O
                         net (fo=1, routed)           0.432    28.156    snek/FSM_onehot_nstate[2]_i_12_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.331    28.487 r  snek/FSM_onehot_nstate[2]_i_3/O
                         net (fo=4, routed)           0.860    29.347    snek/found_hit1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    29.471 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    29.471    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    52.294    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C
                         clock pessimism              0.599    52.893    
                         clock uncertainty           -0.199    52.694    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.029    52.723    snek/FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.723    
                         arrival time                         -29.471    
  -------------------------------------------------------------------
                         slack                                 23.253    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.386ns  (logic 1.299ns (38.368%)  route 2.087ns (61.632%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 52.294 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 25.960 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.536    25.960    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518    26.478 r  snek/part_number_reg[3]/Q
                         net (fo=89, routed)          1.202    27.680    snek/part_number_reg_n_0_[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124    27.804 r  snek/FSM_onehot_nstate[2]_i_10/O
                         net (fo=1, routed)           0.000    27.804    snek/FSM_onehot_nstate[2]_i_10_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.337 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.885    29.222    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124    29.346 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    29.346    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.418    52.294    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C
                         clock pessimism              0.577    52.871    
                         clock uncertainty           -0.199    52.672    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.031    52.703    snek/FSM_onehot_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.703    
                         arrival time                         -29.346    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    26.475 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671    27.146    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.270 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109    28.379    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.199    52.675    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.151    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.151    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    26.475 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671    27.146    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.270 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109    28.379    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.199    52.675    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.151    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.151    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    26.475 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671    27.146    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.270 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109    28.379    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[2]_rep/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.199    52.675    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.151    snek/part_number_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         52.151    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             23.773ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.422ns  (logic 0.642ns (26.511%)  route 1.780ns (73.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 52.297 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    26.475 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671    27.146    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.270 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          1.109    28.379    snek/part_number[7]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.421    52.297    snek/tile_clock
    SLICE_X38Y72         FDRE                                         r  snek/part_number_reg[3]/C
                         clock pessimism              0.577    52.874    
                         clock uncertainty           -0.199    52.675    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.524    52.151    snek/part_number_reg[3]
  -------------------------------------------------------------------
                         required time                         52.151    
                         arrival time                         -28.379    
  -------------------------------------------------------------------
                         slack                                 23.773    

Slack (MET) :             24.130ns  (required time - arrival time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.448ns  (logic 0.419ns (17.117%)  route 2.029ns (82.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 52.490 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 25.962 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.538    25.962    snek/genblk1[94].part/hs/tile_clock
    SLICE_X49Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.419    26.381 r  snek/genblk1[94].part/hs/sync_reg[0][0]/Q
                         net (fo=1, routed)           2.029    28.410    snek/genblk1[94].part/hs/sync_reg[0]_188[0]
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.613    52.490    snek/genblk1[94].part/hs/tile_clock
    SLICE_X51Y100        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][0]/C
                         clock pessimism              0.491    52.980    
                         clock uncertainty           -0.199    52.782    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.242    52.540    snek/genblk1[94].part/hs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         52.540    
                         arrival time                         -28.410    
  -------------------------------------------------------------------
                         slack                                 24.130    

Slack (MET) :             24.130ns  (required time - arrival time)
  Source:                 snek/FSM_onehot_pstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.162ns  (logic 0.642ns (29.701%)  route 1.520ns (70.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 52.299 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 25.957 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.533    25.957    snek/tile_clock
    SLICE_X38Y74         FDCE                                         r  snek/FSM_onehot_pstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.518    26.475 f  snek/FSM_onehot_pstate_reg[2]/Q
                         net (fo=10, routed)          0.671    27.146    snek/FSM_onehot_pstate_reg_n_0_[2]
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.270 r  snek/part_number[7]_i_1/O
                         net (fo=12, routed)          0.849    28.119    snek/part_number[7]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.423    52.299    snek/tile_clock
    SLICE_X36Y71         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.577    52.876    
                         clock uncertainty           -0.199    52.677    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    52.248    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.248    
                         arrival time                         -28.119    
  -------------------------------------------------------------------
                         slack                                 24.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 snek/genblk1[28].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[28].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.562    -0.619    snek/genblk1[28].part/vs/tile_clock
    SLICE_X45Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  snek/genblk1[28].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.154    -0.324    snek/genblk1[28].part/vs/sync_reg_n_0_[0][5]
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.831    -0.858    snek/genblk1[28].part/vs/tile_clock
    SLICE_X47Y55         FDRE                                         r  snek/genblk1[28].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.199    -0.405    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.070    -0.335    snek/genblk1[28].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 snek/genblk1[61].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[61].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[61].part/vs/tile_clock
    SLICE_X15Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  snek/genblk1[61].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.153    -0.329    snek/genblk1[61].part/vs/sync_reg_n_0_[0][5]
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.825    -0.864    snek/genblk1[61].part/vs/tile_clock
    SLICE_X13Y82         FDRE                                         r  snek/genblk1[61].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.199    -0.411    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.070    -0.341    snek/genblk1[61].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 snek/genblk1[88].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[88].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[88].part/vs/tile_clock
    SLICE_X36Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  snek/genblk1[88].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.155    -0.324    snek/genblk1[88].part/vs/sync_reg_n_0_[0][4]
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[88].part/vs/tile_clock
    SLICE_X39Y94         FDRE                                         r  snek/genblk1[88].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.066    -0.340    snek/genblk1[88].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 snek/genblk1[31].part/vs/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[31].part/vs/sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.626%)  route 0.098ns (43.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.558    -0.623    snek/genblk1[31].part/vs/tile_clock
    SLICE_X45Y63         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  snek/genblk1[31].part/vs/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.098    -0.397    snek/genblk1[31].part/vs/sync_reg_n_0_[0][4]
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.827    -0.862    snek/genblk1[31].part/vs/tile_clock
    SLICE_X47Y62         FDRE                                         r  snek/genblk1[31].part/vs/sync_reg[1][4]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.199    -0.409    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)        -0.007    -0.416    snek/genblk1[31].part/vs/sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 snek/genblk1[94].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[94].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.636%)  route 0.511ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.548    -0.633    snek/genblk1[94].part/hs/tile_clock
    SLICE_X43Y75         FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  snek/genblk1[94].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.511     0.018    snek/genblk1[94].part/hs/sync_reg[0]_188[3]
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.917    -0.772    snek/genblk1[94].part/hs/tile_clock
    SLICE_X41Y102        FDRE                                         r  snek/genblk1[94].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.503    -0.269    
                         clock uncertainty            0.199    -0.070    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.070    -0.000    snek/genblk1[94].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 snek/genblk1[65].part/vs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[65].part/vs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.763%)  route 0.159ns (49.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[65].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[65].part/vs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.159    -0.302    snek/genblk1[65].part/vs/sync_reg_n_0_[0][3]
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.823    -0.866    snek/genblk1[65].part/vs/tile_clock
    SLICE_X31Y84         FDRE                                         r  snek/genblk1[65].part/vs/sync_reg[1][3]/C
                         clock pessimism              0.275    -0.591    
                         clock uncertainty            0.199    -0.393    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.070    -0.323    snek/genblk1[65].part/vs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[1].part/vs/sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[1].part/vs/sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  snek/genblk1[1].part/vs/sync_reg[0][7]/Q
                         net (fo=1, routed)           0.116    -0.340    snek/genblk1[1].part/vs/sync_reg_n_0_[0][7]
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.829    -0.860    snek/genblk1[1].part/vs/tile_clock
    SLICE_X38Y55         FDRE                                         r  snek/genblk1[1].part/vs/sync_reg[1][7]/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.199    -0.422    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.060    -0.362    snek/genblk1[1].part/vs/sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[66].part/vs/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[66].part/vs/sync_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.556    -0.625    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  snek/genblk1[66].part/vs/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.116    -0.345    snek/genblk1[66].part/vs/sync_reg_n_0_[0][5]
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[66].part/vs/tile_clock
    SLICE_X34Y84         FDRE                                         r  snek/genblk1[66].part/vs/sync_reg[1][5]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.199    -0.427    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.060    -0.367    snek/genblk1[66].part/vs/sync_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[32].part/hs/sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.589    -0.592    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  snek/genblk1[32].part/hs/sync_reg[0][3]/Q
                         net (fo=1, routed)           0.116    -0.312    snek/genblk1[32].part/hs/sync_reg[0]_64[3]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.858    -0.832    snek/genblk1[32].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[1][3]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.060    -0.334    snek/genblk1[32].part/hs/sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 snek/genblk1[97].part/hs/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/genblk1[97].part/hs/sync_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.555    -0.626    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  snek/genblk1[97].part/hs/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.346    snek/genblk1[97].part/hs/sync_reg[0]_194[6]
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[97].part/hs/tile_clock
    SLICE_X42Y82         FDRE                                         r  snek/genblk1[97].part/hs/sync_reg[1][6]/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.199    -0.428    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.060    -0.368    snek/genblk1[97].part/hs/sync_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.081ns  (logic 0.609ns (19.766%)  route 2.472ns (80.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 52.323 - 53.872 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 48.973 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    48.973    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    49.429 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    50.080    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    50.233 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.822    52.055    snek/genblk1[17].part/vs/v_count[6]
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.446    52.323    snek/genblk1[17].part/vs/tile_clock
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    52.721    
                         clock uncertainty           -0.307    52.414    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.298    52.116    snek/genblk1[17].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         52.116    
                         arrival time                         -52.055    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.131ns  (logic 0.642ns (20.505%)  route 2.489ns (79.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 48.974 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    48.974    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    49.492 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    50.090    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    50.214 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.891    52.105    snek/genblk1[75].part/hs/h_count[5]
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    52.317    snek/genblk1[75].part/hs/tile_clock
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.716    
                         clock uncertainty           -0.307    52.408    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.093    52.315    snek/genblk1[75].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.315    
                         arrival time                         -52.105    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.987ns  (logic 0.606ns (20.290%)  route 2.381ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 52.383 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 48.978 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    48.978    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    49.434 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    50.096    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    50.246 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.720    51.965    snek/genblk1[75].part/hs/h_count[2]
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    52.383    snek/genblk1[75].part/hs/tile_clock
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.782    
                         clock uncertainty           -0.307    52.474    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)       -0.263    52.211    snek/genblk1[75].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.211    
                         arrival time                         -51.965    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[20].part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.906ns  (logic 0.668ns (22.988%)  route 2.238ns (77.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 52.326 - 53.872 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 48.972 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    48.972    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518    49.490 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.644    50.134    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.150    50.284 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=101, routed)         1.594    51.878    snek/genblk1[20].part/vs/v_count[7]
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    52.326    snek/genblk1[20].part/vs/tile_clock
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.724    
                         clock uncertainty           -0.307    52.417    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)       -0.275    52.142    snek/genblk1[20].part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -51.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.923ns  (logic 0.606ns (20.732%)  route 2.317ns (79.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 48.978 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    48.978    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    49.434 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    50.096    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    50.246 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.656    51.902    snek/genblk1[76].part/hs/h_count[2]
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    52.318    snek/genblk1[76].part/hs/tile_clock
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.409    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.233    52.176    snek/genblk1[76].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.176    
                         arrival time                         -51.902    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[11].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.728%)  route 2.455ns (79.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 48.974 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    48.974    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    49.492 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    50.090    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    50.214 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.858    52.072    snek/genblk1[11].part/hs/h_count[5]
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    52.318    snek/genblk1[11].part/hs/tile_clock
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.409    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.061    52.348    snek/genblk1[11].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.348    
                         arrival time                         -52.072    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.853ns  (logic 0.609ns (21.343%)  route 2.244ns (78.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 48.973 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    48.973    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    49.429 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    50.080    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    50.233 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.594    51.827    snek/genblk1[14].part/vs/v_count[6]
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/genblk1[14].part/vs/tile_clock
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    52.710    
                         clock uncertainty           -0.307    52.402    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.298    52.104    snek/genblk1[14].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         52.104    
                         arrival time                         -51.827    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        3.063ns  (logic 0.642ns (20.957%)  route 2.421ns (79.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 48.974 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    48.974    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    49.492 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    50.090    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    50.214 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.824    52.038    snek/genblk1[77].part/hs/h_count[5]
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    52.317    snek/genblk1[77].part/hs/tile_clock
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.716    
                         clock uncertainty           -0.307    52.408    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)       -0.093    52.315    snek/genblk1[77].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.315    
                         arrival time                         -52.038    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[67].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.940ns  (logic 0.606ns (20.612%)  route 2.334ns (79.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 48.978 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    48.978    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    49.434 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    50.096    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    50.246 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.673    51.918    snek/genblk1[67].part/hs/h_count[2]
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[67].part/hs/tile_clock
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.307    52.471    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.269    52.202    snek/genblk1[67].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.202    
                         arrival time                         -51.918    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.911ns  (logic 0.606ns (20.817%)  route 2.305ns (79.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 52.313 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 48.978 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    46.632    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    46.756 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    47.336    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.432 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    48.978    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    49.434 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    50.096    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    50.246 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    51.890    snek/genblk1[81].part/hs/h_count[2]
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    52.313    snek/genblk1[81].part/hs/tile_clock
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.712    
                         clock uncertainty           -0.307    52.404    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.230    52.174    snek/genblk1[81].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.174    
                         arrival time                         -51.890    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.039%)  route 0.165ns (46.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.165     0.672    graphics/hd/sen_v_count[1]_12[6]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.717 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.717    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.307    -0.010    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.082    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.326%)  route 0.216ns (53.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.216     0.723    graphics/hd/sen_v_count[1]_12[8]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.768    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.082    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[91].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.793%)  route 0.334ns (64.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.211     0.886    snek/genblk1[91].part/vs/v_count[5]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[91].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.072     0.063    snek/genblk1[91].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[23].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.908%)  route 0.347ns (65.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.207     0.902    snek/genblk1[23].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[23].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.307    -0.003    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.070     0.067    snek/genblk1[23].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[44].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.369%)  route 0.325ns (63.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.186     0.881    snek/genblk1[44].part/hs/h_count[4]
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[44].part/hs/tile_clock
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.307    -0.005    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.047     0.042    snek/genblk1[44].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.259     0.934    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/genblk1[41].part/vs/tile_clock
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.307    -0.007    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.086     0.079    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[25].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.361%)  route 0.407ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.268     0.962    snek/genblk1[25].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[25].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.307    -0.003    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.072     0.069    snek/genblk1[25].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[89].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[89].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.307    -0.013    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.053     0.040    snek/genblk1[89].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[82].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[82].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[82].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.307    -0.013    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.050     0.037    snek/genblk1[82].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/genblk1[37].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.286%)  route 0.409ns (68.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.286     0.961    snek/genblk1[37].part/vs/v_count[5]
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[37].part/vs/tile_clock
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.307    -0.008    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.070     0.062    snek/genblk1[37].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.898    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.935%)  route 3.582ns (86.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.848    46.096    snek/genblk1[82].part/hs/h_count[7]
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.710    
                         clock uncertainty           -0.333    52.376    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)       -0.081    52.295    snek/genblk1[82].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.295    
                         arrival time                         -46.096    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.917%)  route 3.588ns (86.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 52.325 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.854    46.102    snek/genblk1[24].part/hs/h_count[7]
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    52.325    snek/genblk1[24].part/hs/tile_clock
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.723    
                         clock uncertainty           -0.333    52.390    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)       -0.081    52.309    snek/genblk1[24].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.309    
                         arrival time                         -46.102    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[18].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.867%)  route 3.603ns (86.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 52.326 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.869    46.117    snek/genblk1[18].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    52.326    snek/genblk1[18].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.724    
                         clock uncertainty           -0.333    52.391    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.061    52.330    snek/genblk1[18].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.330    
                         arrival time                         -46.117    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[17].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.147ns  (logic 0.580ns (13.987%)  route 3.567ns (86.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 52.326 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.833    46.081    snek/genblk1[17].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    52.326    snek/genblk1[17].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.724    
                         clock uncertainty           -0.333    52.391    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.095    52.296    snek/genblk1[17].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.296    
                         arrival time                         -46.081    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.139ns  (logic 0.580ns (14.013%)  route 3.559ns (85.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 52.325 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.825    46.073    snek/genblk1[20].part/hs/h_count[7]
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    52.325    snek/genblk1[20].part/hs/tile_clock
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.723    
                         clock uncertainty           -0.333    52.390    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.095    52.295    snek/genblk1[20].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.295    
                         arrival time                         -46.073    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.090ns  (logic 0.580ns (14.179%)  route 3.510ns (85.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.777    46.024    snek/genblk1[26].part/hs/h_count[7]
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443    52.319    snek/genblk1[26].part/hs/tile_clock
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.718    
                         clock uncertainty           -0.333    52.384    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)       -0.045    52.339    snek/genblk1[26].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -46.024    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.239%)  route 3.493ns (85.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 52.383 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.759    46.007    snek/genblk1[31].part/hs/h_count[7]
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    52.383    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.782    
                         clock uncertainty           -0.333    52.448    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.093    52.355    snek/genblk1[31].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.355    
                         arrival time                         -46.007    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.015ns  (logic 0.580ns (14.444%)  route 3.435ns (85.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 52.325 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.701    45.949    snek/genblk1[19].part/hs/h_count[7]
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448    52.325    snek/genblk1[19].part/hs/tile_clock
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.723    
                         clock uncertainty           -0.333    52.390    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.081    52.309    snek/genblk1[19].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.309    
                         arrival time                         -45.949    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.086ns  (logic 0.580ns (14.196%)  route 3.506ns (85.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.772    46.020    snek/genblk1[32].part/hs/h_count[7]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[32].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.333    52.445    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.061    52.384    snek/genblk1[32].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.384    
                         arrival time                         -46.020    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[0].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.225%)  route 3.497ns (85.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 41.934 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    41.934    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    42.390 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    44.124    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    44.248 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.763    46.011    snek/genblk1[0].part/hs/h_count[7]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[0].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.333    52.445    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.047    52.398    snek/genblk1[0].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.398    
                         arrival time                         -46.011    
  -------------------------------------------------------------------
                         slack                                  6.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X40Y72         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.419 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.338     0.757    graphics/hd/sync_reg[0][7]_0[4]
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.802 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.802    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.333     0.017    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.108    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.618%)  route 0.421ns (69.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.549     0.276    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     0.417 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.421     0.838    graphics/hd/sync_reg[0][7]_0[2]
    SLICE_X37Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.883    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.333     0.016    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.108    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.261     0.950    snek/genblk1[93].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[93].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.333     0.019    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.066     0.085    snek/genblk1[93].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[24].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[24].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.053     0.074    snek/genblk1[24].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[19].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[19].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.050     0.071    snek/genblk1[19].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[31].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[31].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.333     0.019    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.078     0.097    snek/genblk1[31].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[88].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.783%)  route 0.535ns (74.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.311     1.000    snek/genblk1[88].part/hs/h_count[3]
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.874    snek/genblk1[88].part/hs/tile_clock
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.333     0.014    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.070     0.084    snek/genblk1[88].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[80].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[80].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.333     0.019    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.070     0.089    snek/genblk1[80].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[20].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.063     0.084    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/genblk1[16].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[16].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[16].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.333     0.021    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.059     0.080    snek/genblk1[16].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.937    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[17].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.081ns  (logic 0.609ns (19.766%)  route 2.472ns (80.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 52.323 - 53.872 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 42.239 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    42.239    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    42.695 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    43.346    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    43.499 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.822    45.321    snek/genblk1[17].part/vs/v_count[6]
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.446    52.323    snek/genblk1[17].part/vs/tile_clock
    SLICE_X39Y47         FDRE                                         r  snek/genblk1[17].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    52.721    
                         clock uncertainty           -0.307    52.414    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.298    52.116    snek/genblk1[17].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         52.116    
                         arrival time                         -45.321    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.131ns  (logic 0.642ns (20.505%)  route 2.489ns (79.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 42.240 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    42.240    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    42.758 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    43.356    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    43.480 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.891    45.371    snek/genblk1[75].part/hs/h_count[5]
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    52.317    snek/genblk1[75].part/hs/tile_clock
    SLICE_X49Y93         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.716    
                         clock uncertainty           -0.307    52.408    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.093    52.315    snek/genblk1[75].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.315    
                         arrival time                         -45.371    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[75].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.987ns  (logic 0.606ns (20.290%)  route 2.381ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 52.383 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 42.244 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    42.244    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    42.700 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    43.362    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    43.512 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.720    45.231    snek/genblk1[75].part/hs/h_count[2]
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507    52.383    snek/genblk1[75].part/hs/tile_clock
    SLICE_X58Y92         FDRE                                         r  snek/genblk1[75].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.782    
                         clock uncertainty           -0.307    52.474    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)       -0.263    52.211    snek/genblk1[75].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.211    
                         arrival time                         -45.231    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[20].part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.906ns  (logic 0.668ns (22.988%)  route 2.238ns (77.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 52.326 - 53.872 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 42.238 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540    42.238    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518    42.756 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.644    43.400    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.150    43.550 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=101, routed)         1.594    45.144    snek/genblk1[20].part/vs/v_count[7]
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449    52.326    snek/genblk1[20].part/vs/tile_clock
    SLICE_X44Y47         FDRE                                         r  snek/genblk1[20].part/vs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.724    
                         clock uncertainty           -0.307    52.417    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)       -0.275    52.142    snek/genblk1[20].part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -45.144    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[76].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.923ns  (logic 0.606ns (20.732%)  route 2.317ns (79.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 42.244 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    42.244    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    42.700 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    43.362    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    43.512 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.656    45.168    snek/genblk1[76].part/hs/h_count[2]
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    52.318    snek/genblk1[76].part/hs/tile_clock
    SLICE_X56Y92         FDRE                                         r  snek/genblk1[76].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.409    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.233    52.176    snek/genblk1[76].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.176    
                         arrival time                         -45.168    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[11].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.097ns  (logic 0.642ns (20.728%)  route 2.455ns (79.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 42.240 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    42.240    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    42.758 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    43.356    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    43.480 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.858    45.338    snek/genblk1[11].part/hs/h_count[5]
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.442    52.318    snek/genblk1[11].part/hs/tile_clock
    SLICE_X55Y55         FDRE                                         r  snek/genblk1[11].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.409    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.061    52.348    snek/genblk1[11].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.348    
                         arrival time                         -45.338    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[14].part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.853ns  (logic 0.609ns (21.343%)  route 2.244ns (78.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 42.239 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.541    42.239    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456    42.695 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.650    43.346    graphics/hd/sen_v_count[1]_12[10]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.153    43.499 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=101, routed)         1.594    45.093    snek/genblk1[14].part/vs/v_count[6]
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435    52.311    snek/genblk1[14].part/vs/tile_clock
    SLICE_X35Y52         FDRE                                         r  snek/genblk1[14].part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    52.710    
                         clock uncertainty           -0.307    52.402    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.298    52.104    snek/genblk1[14].part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         52.104    
                         arrival time                         -45.093    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[77].part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        3.063ns  (logic 0.642ns (20.957%)  route 2.421ns (79.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 42.240 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542    42.240    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.518    42.758 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.597    43.356    graphics/hd/sen_h_count[1]_11[9]
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124    43.480 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=101, routed)         1.824    45.304    snek/genblk1[77].part/hs/h_count[5]
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.441    52.317    snek/genblk1[77].part/hs/tile_clock
    SLICE_X48Y94         FDRE                                         r  snek/genblk1[77].part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.716    
                         clock uncertainty           -0.307    52.408    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)       -0.093    52.315    snek/genblk1[77].part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.315    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[67].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.940ns  (logic 0.606ns (20.612%)  route 2.334ns (79.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 52.380 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 42.244 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    42.244    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    42.700 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    43.362    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    43.512 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.673    45.184    snek/genblk1[67].part/hs/h_count[2]
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504    52.380    snek/genblk1[67].part/hs/tile_clock
    SLICE_X58Y87         FDRE                                         r  snek/genblk1[67].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.779    
                         clock uncertainty           -0.307    52.471    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.269    52.202    snek/genblk1[67].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.202    
                         arrival time                         -45.184    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[81].part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.911ns  (logic 0.606ns (20.817%)  route 2.305ns (79.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 52.313 - 53.872 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 42.244 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    39.898    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    40.022 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.546    42.244    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456    42.700 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           0.661    43.362    graphics/hd/sen_h_count[1]_11[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.150    43.512 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=101, routed)         1.644    45.156    snek/genblk1[81].part/hs/h_count[2]
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.437    52.313    snek/genblk1[81].part/hs/tile_clock
    SLICE_X42Y94         FDRE                                         r  snek/genblk1[81].part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.712    
                         clock uncertainty           -0.307    52.404    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.230    52.174    snek/genblk1[81].part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.174    
                         arrival time                         -45.156    
  -------------------------------------------------------------------
                         slack                                  7.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.039%)  route 0.165ns (46.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.165     0.672    graphics/hd/sen_v_count[1]_12[6]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.717 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.717    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.307    -0.010    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.082    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.326%)  route 0.216ns (53.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.216     0.723    graphics/hd/sen_v_count[1]_12[8]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.768    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.082    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[91].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.793%)  route 0.334ns (64.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.211     0.886    snek/genblk1[91].part/vs/v_count[5]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[91].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[91].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.307    -0.009    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.072     0.063    snek/genblk1[91].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[23].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.908%)  route 0.347ns (65.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.207     0.902    snek/genblk1[23].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[23].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[23].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.307    -0.003    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.070     0.067    snek/genblk1[23].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[44].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.369%)  route 0.325ns (63.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.186     0.881    snek/genblk1[44].part/hs/h_count[4]
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[44].part/hs/tile_clock
    SLICE_X51Y71         FDRE                                         r  snek/genblk1[44].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.307    -0.005    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.047     0.042    snek/genblk1[44].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[41].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.259     0.934    snek/genblk1[41].part/vs/v_count[5]
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.869    snek/genblk1[41].part/vs/tile_clock
    SLICE_X38Y68         FDRE                                         r  snek/genblk1[41].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.307    -0.007    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.086     0.079    snek/genblk1[41].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[25].part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.361%)  route 0.407ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X48Y69         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.141     0.510 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.140     0.650    graphics/hd/sen_h_count[1]_11[8]
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=101, routed)         0.268     0.962    snek/genblk1[25].part/hs/h_count[4]
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.824    -0.865    snek/genblk1[25].part/hs/tile_clock
    SLICE_X49Y68         FDRE                                         r  snek/genblk1[25].part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.307    -0.003    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.072     0.069    snek/genblk1[25].part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[89].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[89].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.307    -0.013    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.053     0.040    snek/genblk1[89].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[82].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.683%)  route 0.383ns (67.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.260     0.935    snek/genblk1[82].part/vs/v_count[5]
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/genblk1[82].part/vs/tile_clock
    SLICE_X38Y73         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.307    -0.013    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.050     0.037    snek/genblk1[82].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/genblk1[37].part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.286%)  route 0.409ns (68.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     0.507 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.123     0.630    graphics/hd/sen_v_count[1]_12[9]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=101, routed)         0.286     0.961    snek/genblk1[37].part/vs/v_count[5]
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.819    -0.870    snek/genblk1[37].part/vs/tile_clock
    SLICE_X33Y69         FDRE                                         r  snek/genblk1[37].part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.307    -0.008    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.070     0.062    snek/genblk1[37].part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.898    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.681ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[82].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.162ns  (logic 0.580ns (13.935%)  route 3.582ns (86.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 106.183 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.848    86.500    snek/genblk1[82].part/hs/h_count[7]
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.435   106.183    snek/genblk1[82].part/hs/tile_clock
    SLICE_X39Y96         FDRE                                         r  snek/genblk1[82].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.582    
                         clock uncertainty           -0.319   106.262    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)       -0.081   106.181    snek/genblk1[82].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.181    
                         arrival time                         -86.500    
  -------------------------------------------------------------------
                         slack                                 19.681    

Slack (MET) :             19.689ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.917%)  route 3.588ns (86.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 106.197 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.854    86.506    snek/genblk1[24].part/hs/h_count[7]
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448   106.197    snek/genblk1[24].part/hs/tile_clock
    SLICE_X45Y44         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.595    
                         clock uncertainty           -0.319   106.276    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)       -0.081   106.195    snek/genblk1[24].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.195    
                         arrival time                         -86.506    
  -------------------------------------------------------------------
                         slack                                 19.689    

Slack (MET) :             19.695ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[18].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.867%)  route 3.603ns (86.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 106.198 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.869    86.521    snek/genblk1[18].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449   106.198    snek/genblk1[18].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[18].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.596    
                         clock uncertainty           -0.319   106.277    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.061   106.216    snek/genblk1[18].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.216    
                         arrival time                         -86.521    
  -------------------------------------------------------------------
                         slack                                 19.695    

Slack (MET) :             19.697ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[17].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.147ns  (logic 0.580ns (13.987%)  route 3.567ns (86.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 106.198 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.833    86.485    snek/genblk1[17].part/hs/h_count[7]
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.449   106.198    snek/genblk1[17].part/hs/tile_clock
    SLICE_X47Y49         FDRE                                         r  snek/genblk1[17].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.596    
                         clock uncertainty           -0.319   106.277    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.095   106.182    snek/genblk1[17].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.182    
                         arrival time                         -86.485    
  -------------------------------------------------------------------
                         slack                                 19.697    

Slack (MET) :             19.704ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.139ns  (logic 0.580ns (14.013%)  route 3.559ns (85.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 106.197 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.825    86.477    snek/genblk1[20].part/hs/h_count[7]
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448   106.197    snek/genblk1[20].part/hs/tile_clock
    SLICE_X44Y44         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.595    
                         clock uncertainty           -0.319   106.276    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.095   106.181    snek/genblk1[20].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.181    
                         arrival time                         -86.477    
  -------------------------------------------------------------------
                         slack                                 19.704    

Slack (MET) :             19.797ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[26].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.090ns  (logic 0.580ns (14.179%)  route 3.510ns (85.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 106.191 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.777    86.428    snek/genblk1[26].part/hs/h_count[7]
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.443   106.191    snek/genblk1[26].part/hs/tile_clock
    SLICE_X52Y51         FDRE                                         r  snek/genblk1[26].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.590    
                         clock uncertainty           -0.319   106.270    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)       -0.045   106.225    snek/genblk1[26].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.225    
                         arrival time                         -86.428    
  -------------------------------------------------------------------
                         slack                                 19.797    

Slack (MET) :             19.830ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.239%)  route 3.493ns (85.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 106.255 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.759    86.411    snek/genblk1[31].part/hs/h_count[7]
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.507   106.255    snek/genblk1[31].part/hs/tile_clock
    SLICE_X61Y58         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.654    
                         clock uncertainty           -0.319   106.334    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.093   106.241    snek/genblk1[31].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.241    
                         arrival time                         -86.411    
  -------------------------------------------------------------------
                         slack                                 19.830    

Slack (MET) :             19.842ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.015ns  (logic 0.580ns (14.444%)  route 3.435ns (85.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 106.197 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.701    86.353    snek/genblk1[19].part/hs/h_count[7]
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.448   106.197    snek/genblk1[19].part/hs/tile_clock
    SLICE_X44Y46         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.595    
                         clock uncertainty           -0.319   106.276    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.081   106.195    snek/genblk1[19].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.195    
                         arrival time                         -86.353    
  -------------------------------------------------------------------
                         slack                                 19.842    

Slack (MET) :             19.847ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[32].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.086ns  (logic 0.580ns (14.196%)  route 3.506ns (85.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 106.252 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.772    86.424    snek/genblk1[32].part/hs/h_count[7]
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504   106.252    snek/genblk1[32].part/hs/tile_clock
    SLICE_X61Y62         FDRE                                         r  snek/genblk1[32].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.651    
                         clock uncertainty           -0.319   106.331    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.061   106.270    snek/genblk1[32].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.270    
                         arrival time                         -86.424    
  -------------------------------------------------------------------
                         slack                                 19.847    

Slack (MET) :             19.869ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[0].part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.225%)  route 3.497ns (85.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 106.252 - 107.744 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 82.338 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    80.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.141 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    80.707    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    80.803 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.535    82.338    graphics/sd/pixel_clock0
    SLICE_X44Y74         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.456    82.794 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=17, routed)          1.734    84.528    graphics/hd/sync_reg[0][7][7]
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    84.652 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=101, routed)         1.763    86.415    snek/genblk1[0].part/hs/h_count[7]
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.504   106.252    snek/genblk1[0].part/hs/tile_clock
    SLICE_X60Y62         FDRE                                         r  snek/genblk1[0].part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.651    
                         clock uncertainty           -0.319   106.331    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)       -0.047   106.284    snek/genblk1[0].part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.284    
                         arrival time                         -86.415    
  -------------------------------------------------------------------
                         slack                                 19.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X40Y72         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.419 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.338     0.757    graphics/hd/sync_reg[0][7]_0[4]
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.802 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     0.802    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.319     0.003    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     0.094    snek/genblk1[89].part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.618%)  route 0.421ns (69.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.549     0.276    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     0.417 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           0.421     0.838    graphics/hd/sync_reg[0][7]_0[2]
    SLICE_X37Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.883 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     0.883    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.319     0.002    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.094    snek/genblk1[70].part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[93].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.261     0.950    snek/genblk1[93].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[93].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[93].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.066     0.071    snek/genblk1[93].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[24].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[24].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[24].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[24].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.053     0.060    snek/genblk1[24].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[19].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.268     0.957    snek/genblk1[19].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[19].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[19].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.050     0.057    snek/genblk1[19].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[31].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[31].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[31].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[31].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.078     0.083    snek/genblk1[31].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[88].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.783%)  route 0.535ns (74.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.311     1.000    snek/genblk1[88].part/hs/h_count[3]
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.816    -0.874    snek/genblk1[88].part/hs/tile_clock
    SLICE_X47Y74         FDRE                                         r  snek/genblk1[88].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.319     0.000    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.070     0.070    snek/genblk1[88].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[80].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.422%)  route 0.546ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.322     1.010    snek/genblk1[80].part/hs/h_count[3]
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.821    -0.869    snek/genblk1[80].part/hs/tile_clock
    SLICE_X45Y70         FDRE                                         r  snek/genblk1[80].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.319     0.005    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.070     0.075    snek/genblk1[80].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[20].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[20].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[20].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[20].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.063     0.070    snek/genblk1[20].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/genblk1[16].part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.191%)  route 0.552ns (74.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.420 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.224     0.644    graphics/hd/sync_reg[0][7][3]
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=101, routed)         0.328     1.017    snek/genblk1[16].part/hs/h_count[3]
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.822    -0.867    snek/genblk1[16].part/hs/tile_clock
    SLICE_X46Y68         FDRE                                         r  snek/genblk1[16].part/hs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.319     0.007    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.059     0.066    snek/genblk1[16].part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.951    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.064ns  (logic 2.671ns (26.539%)  route 7.393ns (73.461%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.125     9.172    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.319    14.491    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.013    14.478    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 2.671ns (26.627%)  route 7.360ns (73.373%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 14.413 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.092     9.138    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.413    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398    14.811    
                         clock uncertainty           -0.319    14.492    
    SLICE_X45Y68         FDCE (Setup_fdce_C_D)       -0.040    14.452    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 2.671ns (26.937%)  route 7.245ns (73.063%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 14.411 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.977     9.023    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426    14.411    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    14.809    
                         clock uncertainty           -0.319    14.490    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.081    14.409    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.547ns (28.609%)  route 6.356ns (71.391%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 14.411 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.239     8.010    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426    14.411    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    14.809    
                         clock uncertainty           -0.319    14.490    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.061    14.429    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.828ns (9.405%)  route 7.976ns (90.595%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     7.844    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    14.817    
                         clock uncertainty           -0.319    14.498    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058    14.440    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.319    14.491    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.053    14.438    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.319    14.491    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.030    14.461    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.547ns (29.269%)  route 6.155ns (70.731%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.038     7.809    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.319    14.491    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.045    14.446    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.828ns (9.533%)  route 7.857ns (90.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     7.726    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398    14.817    
                         clock uncertainty           -0.319    14.498    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061    14.437    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.828ns (10.787%)  route 6.848ns (89.213%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.998     6.716    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398    14.817    
                         clock uncertainty           -0.319    14.498    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.081    14.417    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.480ns (20.629%)  route 1.847ns (79.371%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.405     1.698    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.076     1.413    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.053     1.390    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.050     1.387    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.480ns (20.282%)  route 1.887ns (79.718%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.445     1.738    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.319     1.336    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.070     1.406    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.231ns (9.572%)  route 2.182ns (90.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.878     1.796    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.319     1.344    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.414    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.231ns (9.554%)  route 2.187ns (90.446%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.882     1.800    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.319     1.344    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.066     1.410    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.276ns (10.983%)  route 2.237ns (89.017%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.431     1.893    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.319     1.336    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.066     1.402    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.276ns (10.914%)  route 2.253ns (89.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.446     1.909    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.020    
                         clock uncertainty            0.319     1.338    
    SLICE_X45Y68         FDCE (Hold_fdce_C_D)         0.078     1.416    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.276ns (10.744%)  route 2.293ns (89.256%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.486     1.949    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.319     1.337    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.064     1.401    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.231ns (8.220%)  route 2.579ns (91.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.275     2.193    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.319     1.344    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.414    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.882%)  route 4.301ns (88.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 8.572 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     8.572    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     9.028 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176    10.204    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.328 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126    13.454    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.856    15.274    
                         clock uncertainty           -0.153    15.121    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058    15.063    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.763ns  (logic 0.580ns (12.177%)  route 4.183ns (87.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 8.572 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     8.572    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     9.028 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           1.176    10.204    food/part/hs/v_video_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.328 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008    13.336    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.856    15.274    
                         clock uncertainty           -0.153    15.121    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061    15.060    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.136ns  (logic 0.890ns (21.520%)  route 3.246ns (78.480%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.855    12.704    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X39Y69         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.153    15.126    
    SLICE_X39Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.921    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853    12.702    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.153    15.126    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.921    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853    12.702    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.153    15.126    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.921    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853    12.702    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.153    15.126    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.921    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.853    12.702    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X37Y69         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.871    15.279    
                         clock uncertainty           -0.153    15.126    
    SLICE_X37Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.921    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 14.410 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712    12.561    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.410    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.871    15.280    
                         clock uncertainty           -0.153    15.127    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    14.922    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.291%)  route 3.103ns (77.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 14.410 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.712    12.561    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.425    14.410    graphics/hd/pixel_clock01_out
    SLICE_X37Y68         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.871    15.280    
                         clock uncertainty           -0.153    15.127    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    14.922    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 14.409 - 13.468 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 8.568 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.894ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006     6.228    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.352 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     6.932    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.028 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.540     8.568    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.518     9.086 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=4, routed)           1.121    10.208    graphics/hd/sen_v_count[1]_12[11]
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  graphics/hd/v_video_i_2/O
                         net (fo=2, routed)           0.938    11.269    graphics/hd/v_video_i_2_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.393 r  graphics/hd/v_count[11]_i_3__0/O
                         net (fo=13, routed)          0.331    11.725    graphics/hd/v_count[11]_i_3__0_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  graphics/hd/v_count[11]_i_1__0/O
                         net (fo=12, routed)          0.725    12.573    graphics/hd/v_count[11]_i_1__0_n_0
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.424    14.409    graphics/hd/pixel_clock01_out
    SLICE_X38Y70         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.894    15.302    
                         clock uncertainty           -0.153    15.149    
    SLICE_X38Y70         FDCE (Setup_fdce_C_CE)      -0.169    14.980    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 food/rng/value_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.472 r  food/rng/value_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.359    food/rng/value_reg_n_0_[17]
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.098    -0.261 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    food/rng/value[16]_i_1_n_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.255    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.120    -0.332    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.010%)  route 0.179ns (55.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.179    -0.300    food/rng/Q[12]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.153    -0.453    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.066    -0.387    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.369ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.556     0.369    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     0.533 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.161     0.695    graphics/hd/sen_h_count[1]_11[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  graphics/hd/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    graphics/hd/h_count[0]
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.823     0.466    graphics/hd/pixel_clock01_out
    SLICE_X46Y67         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.096     0.369    
                         clock uncertainty            0.153     0.523    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.121     0.644    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.561    -0.620    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.239    -0.241    food/rng/Q[8]
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.153    -0.432    
    SLICE_X38Y39         FDPE (Hold_fdpe_C_D)         0.089    -0.343    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_state_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.035%)  route 0.187ns (56.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.554     0.367    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.508 r  graphics/hd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.187     0.695    graphics/hd/v_sync_state_reg_n_0
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.820     0.463    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/C
                         clock pessimism             -0.095     0.367    
                         clock uncertainty            0.153     0.521    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.072     0.593    graphics/hd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.562    -0.619    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.302    food/rng/Q[6]
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.831    -0.859    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.153    -0.466    
    SLICE_X32Y40         FDPE (Hold_fdpe_C_D)         0.060    -0.406    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.354%)  route 0.192ns (57.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.192    -0.288    food/rng/Q[10]
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.153    -0.468    
    SLICE_X40Y37         FDPE (Hold_fdpe_C_D)         0.070    -0.398    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.831%)  route 0.194ns (48.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.553     0.366    graphics/hd/pixel_clock01_out
    SLICE_X46Y70         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.164     0.530 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.194     0.725    graphics/hd/sen_h_count[1]_11[11]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.770    graphics/hd/h_sync_state0
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism             -0.082     0.381    
                         clock uncertainty            0.153     0.535    
    SLICE_X46Y69         FDCE (Hold_fdce_C_D)         0.120     0.655    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.736%)  route 0.138ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.473 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.138    -0.335    food/rng/Q[0]
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.830    -0.860    food/rng/value_reg[19]_0
    SLICE_X34Y40         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.153    -0.451    
    SLICE_X34Y40         FDPE (Hold_fdpe_C_D)        -0.001    -0.452    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 graphics/hd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.221%)  route 0.184ns (49.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.711    -0.470    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.555     0.368    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.509 r  graphics/hd/v_video_reg/Q
                         net (fo=4, routed)           0.184     0.694    graphics/hd/v_video_reg_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.739 r  graphics/hd/v_video_i_1__0/O
                         net (fo=1, routed)           0.000     0.739    graphics/hd/v_video_i_1__0_n_0
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X44Y68         FDRE                                         r  graphics/hd/v_video_reg/C
                         clock pessimism             -0.096     0.368    
                         clock uncertainty            0.153     0.522    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.092     0.614    graphics/hd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.064ns  (logic 2.671ns (26.539%)  route 7.393ns (73.461%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.125     9.172    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.307    14.503    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.013    14.490    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 2.671ns (26.627%)  route 7.360ns (73.373%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 14.413 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           1.092     9.138    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.428    14.413    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.398    14.811    
                         clock uncertainty           -0.307    14.504    
    SLICE_X45Y68         FDCE (Setup_fdce_C_D)       -0.040    14.464    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 2.671ns (26.937%)  route 7.245ns (73.063%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 14.411 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031     6.233    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329     6.562 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           1.360     7.922    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.124     8.046 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.977     9.023    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426    14.411    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    14.809    
                         clock uncertainty           -0.307    14.502    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.081    14.421    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.547ns (28.609%)  route 6.356ns (71.391%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.943ns = ( 14.411 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.239     8.010    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.426    14.411    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    14.809    
                         clock uncertainty           -0.307    14.502    
    SLICE_X43Y69         FDCE (Setup_fdce_C_D)       -0.061    14.441    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.828ns (9.405%)  route 7.976ns (90.595%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.126     7.844    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    14.817    
                         clock uncertainty           -0.307    14.510    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.058    14.452    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.307    14.503    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.053    14.450    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.547ns (29.205%)  route 6.174ns (70.795%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.057     7.828    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.307    14.503    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.030    14.473    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.547ns (29.269%)  route 6.155ns (70.731%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns = ( 14.412 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    -0.893    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884     0.410    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299     0.709 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193     1.902    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.026 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078     3.104    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722     3.950    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124     4.074 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000     4.074    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.475 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.475    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.589 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.589    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.703 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.703    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.817 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.817    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.931    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.045    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.202 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.240     6.442    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.329     6.771 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           1.038     7.809    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.427    14.412    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.398    14.810    
                         clock uncertainty           -0.307    14.503    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)       -0.045    14.458    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.828ns (9.533%)  route 7.857ns (90.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           3.008     7.726    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.398    14.817    
                         clock uncertainty           -0.307    14.510    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.061    14.449    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.828ns (10.787%)  route 6.848ns (89.213%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.951ns = ( 14.419 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    -0.960    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544     1.040    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.164 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391     2.555    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.679 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           1.915     4.594    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.718 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.998     6.716    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.800    12.273    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    12.373 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.521    12.894    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.985 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.434    14.419    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.398    14.817    
                         clock uncertainty           -0.307    14.510    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)       -0.081    14.429    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.480ns (20.629%)  route 1.847ns (79.371%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.405     1.698    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.076     1.402    graphics/hd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.053     1.379    graphics/hd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.480ns (20.594%)  route 1.851ns (79.406%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.702    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.050     1.376    graphics/hd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.480ns (20.282%)  route 1.887ns (79.718%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.179    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.293 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.445     1.738    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.307     1.325    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.070     1.395    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.231ns (9.572%)  route 2.182ns (90.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.878     1.796    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.307     1.333    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.403    graphics/hd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.231ns (9.554%)  route 2.187ns (90.446%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.882     1.800    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.307     1.333    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.066     1.399    graphics/hd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.276ns (10.983%)  route 2.237ns (89.017%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.463ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.431     1.893    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.018    
                         clock uncertainty            0.307     1.325    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.066     1.391    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.276ns (10.914%)  route 2.253ns (89.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.446     1.909    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
                         clock pessimism              0.555     1.020    
                         clock uncertainty            0.307     1.327    
    SLICE_X45Y68         FDCE (Hold_fdce_C_D)         0.078     1.405    graphics/hd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.276ns (10.744%)  route 2.293ns (89.256%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.417    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.462 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.486     1.949    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
                         clock pessimism              0.555     1.019    
                         clock uncertainty            0.307     1.326    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.064     1.390    graphics/hd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.231ns (8.220%)  route 2.579ns (91.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.564    -0.617    food/part/vs/tile_clock
    SLICE_X39Y49         FDRE                                         r  food/part/vs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  food/part/vs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.521     0.045    food/part/vs/sync_reg_n_0_[1][1]
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.090 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           0.784     0.873    food/part/hs/red_out_reg[2]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.918 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.275     2.193    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
                         clock pessimism              0.555     1.026    
                         clock uncertainty            0.307     1.333    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.070     1.403    graphics/hd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       17.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.157ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.344ns  (logic 2.547ns (22.453%)  route 8.797ns (77.547%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975    64.323    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    81.480    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.480    
                         arrival time                         -64.323    
  -------------------------------------------------------------------
                         slack                                 17.157    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        11.165ns  (logic 2.547ns (22.812%)  route 8.618ns (77.188%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796    64.144    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    81.484    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.484    
                         arrival time                         -64.144    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.465ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.882ns  (logic 2.699ns (24.802%)  route 8.183ns (75.198%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    60.105    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.434 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    61.383    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    61.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.326    63.861    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.263    81.326    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.326    
                         arrival time                         -63.861    
  -------------------------------------------------------------------
                         slack                                 17.465    

Slack (MET) :             17.634ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    60.105    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.434 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    61.383    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    61.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137    63.672    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.283    81.306    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.306    
                         arrival time                         -63.672    
  -------------------------------------------------------------------
                         slack                                 17.634    

Slack (MET) :             17.648ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    60.105    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.434 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    61.383    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    61.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137    63.672    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.269    81.320    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.320    
                         arrival time                         -63.672    
  -------------------------------------------------------------------
                         slack                                 17.648    

Slack (MET) :             17.803ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.702ns  (logic 2.547ns (23.798%)  route 8.155ns (76.202%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.333    63.682    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    81.484    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.484    
                         arrival time                         -63.682    
  -------------------------------------------------------------------
                         slack                                 17.803    

Slack (MET) :             17.871ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.681ns  (logic 2.547ns (23.846%)  route 8.134ns (76.154%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.312    63.660    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.058    81.531    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.531    
                         arrival time                         -63.660    
  -------------------------------------------------------------------
                         slack                                 17.871    

Slack (MET) :             18.987ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.669ns  (logic 0.828ns (8.563%)  route 8.841ns (91.437%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 81.517 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 52.912 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    52.912    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    53.368 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    54.912    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.036 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    56.427    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    56.551 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    59.205    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    59.329 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.253    62.581    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.517    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398    81.915    
                         clock uncertainty           -0.319    81.596    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028    81.568    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.568    
                         arrival time                         -62.581    
  -------------------------------------------------------------------
                         slack                                 18.987    

Slack (MET) :             18.994ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.662ns  (logic 0.828ns (8.569%)  route 8.834ns (91.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 81.517 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 52.912 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    52.912    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    53.368 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    54.912    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.036 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    56.427    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    56.551 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    59.205    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    59.329 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.246    62.575    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.517    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    81.915    
                         clock uncertainty           -0.319    81.596    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028    81.568    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.568    
                         arrival time                         -62.575    
  -------------------------------------------------------------------
                         slack                                 18.994    

Slack (MET) :             19.159ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.480ns  (logic 0.828ns (8.734%)  route 8.652ns (91.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 81.517 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 52.912 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    52.912    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    53.368 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    54.912    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.036 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    56.427    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    56.551 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    59.205    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    59.329 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.064    62.392    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.517    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398    81.915    
                         clock uncertainty           -0.319    81.596    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.045    81.551    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.551    
                         arrival time                         -62.392    
  -------------------------------------------------------------------
                         slack                                 19.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.231ns (8.643%)  route 2.442ns (91.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.196     2.053    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.059     1.296    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.231ns (8.418%)  route 2.513ns (91.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.268     2.124    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.052     1.289    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.231ns (8.237%)  route 2.573ns (91.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.328     2.184    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.300    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.231ns (8.204%)  route 2.585ns (91.796%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.339     2.195    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.300    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.238    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.004     1.234    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.275ns (9.630%)  route 2.581ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.919     2.235    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.238    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.480ns (14.764%)  route 2.771ns (85.236%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.437     2.623    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.059     1.289    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.480ns (14.605%)  route 2.807ns (85.395%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.473     2.658    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.072     1.303    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.480ns (13.870%)  route 2.981ns (86.130%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.647     2.833    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.061     1.291    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  1.541    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092    47.333    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.213    82.090    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.885    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -47.333    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092    47.333    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.213    82.090    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.885    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -47.333    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092    47.333    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.213    82.090    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.885    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -47.333    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.552ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.396ns  (logic 1.014ns (18.792%)  route 4.382ns (81.208%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 81.505 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          1.092    47.333    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.422    81.505    graphics/sd/pixel_clock0
    SLICE_X40Y73         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.798    82.303    
                         clock uncertainty           -0.213    82.090    
    SLICE_X40Y73         FDCE (Setup_fdce_C_CE)      -0.205    81.885    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -47.333    
  -------------------------------------------------------------------
                         slack                                 34.552    

Slack (MET) :             34.706ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.024%)  route 4.698ns (87.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    1.536ns = ( 41.940 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541    41.940    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518    42.458 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723    43.181    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124    43.305 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975    47.279    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.798    82.308    
                         clock uncertainty           -0.213    82.095    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    81.986    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -47.279    
  -------------------------------------------------------------------
                         slack                                 34.706    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 81.509 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826    47.066    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    81.509    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[2]/C
                         clock pessimism              0.798    82.307    
                         clock uncertainty           -0.213    82.094    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    81.889    graphics/sd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -47.066    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 81.509 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826    47.066    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    81.509    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism              0.798    82.307    
                         clock uncertainty           -0.213    82.094    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    81.889    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -47.066    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.129ns  (logic 1.014ns (19.768%)  route 4.115ns (80.232%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 81.509 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.826    47.066    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.426    81.509    graphics/sd/pixel_clock0
    SLICE_X41Y70         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.798    82.307    
                         clock uncertainty           -0.213    82.094    
    SLICE_X41Y70         FDCE (Setup_fdce_C_CE)      -0.205    81.889    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -47.066    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.889ns  (required time - arrival time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.161ns  (logic 0.642ns (12.440%)  route 4.519ns (87.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    1.536ns = ( 41.940 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541    41.940    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518    42.458 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.723    43.181    graphics/sd/h_video_reg_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.124    43.305 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796    47.101    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.798    82.308    
                         clock uncertainty           -0.213    82.095    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    81.990    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.990    
                         arrival time                         -47.101    
  -------------------------------------------------------------------
                         slack                                 34.889    

Slack (MET) :             34.982ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.417%)  route 3.952ns (79.583%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 81.506 - 80.808 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.937 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.798ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    39.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    39.737 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    40.303    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.399 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.538    41.937    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.518    42.455 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           1.021    43.476    graphics/sd/Q[0]
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    43.600 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=2, routed)           0.768    44.368    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124    44.492 f  graphics/sd/v_count[11]_i_7/O
                         net (fo=1, routed)           0.890    45.382    graphics/sd/v_count[11]_i_7_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    45.506 r  graphics/sd/v_count[11]_i_3/O
                         net (fo=13, routed)          0.611    46.117    graphics/sd/v_count[11]_i_3_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    46.241 r  graphics/sd/v_count[11]_i_1/O
                         net (fo=12, routed)          0.663    46.903    graphics/sd/v_count[11]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.423    81.506    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.798    82.304    
                         clock uncertainty           -0.213    82.091    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.205    81.886    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -46.903    
  -------------------------------------------------------------------
                         slack                                 34.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.617%)  route 0.173ns (51.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X38Y71         FDPE                                         r  graphics/sd/v_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_fdpe_C_Q)         0.164     0.442 r  graphics/sd/v_sync_state_reg/Q
                         net (fo=2, routed)           0.173     0.615    graphics/sd/v_sync_state
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.819     0.354    graphics/sd/pixel_clock0
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/C
                         clock pessimism             -0.060     0.294    
                         clock uncertainty            0.213     0.507    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.070     0.577    graphics/sd/v_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphics/sd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     0.443 r  graphics/sd/h_video_reg/Q
                         net (fo=4, routed)           0.175     0.618    graphics/sd/h_video_reg_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.663 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.663    graphics/sd/h_video_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X46Y71         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.075     0.279    
                         clock uncertainty            0.213     0.492    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.120     0.612    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.553     0.280    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     0.444 r  graphics/sd/v_video_reg/Q
                         net (fo=4, routed)           0.175     0.619    graphics/sd/v_video_reg_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.664 r  graphics/sd/v_video_i_1/O
                         net (fo=1, routed)           0.000     0.664    graphics/sd/v_video_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.821     0.355    graphics/sd/pixel_clock0
    SLICE_X42Y69         FDRE                                         r  graphics/sd/v_video_reg/C
                         clock pessimism             -0.075     0.280    
                         clock uncertainty            0.213     0.493    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120     0.613    graphics/sd/v_video_reg
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.562     0.289    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.430 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.615    graphics/sd/sen_v_sync[0]_4
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.660 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.660    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.830     0.365    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.076     0.289    
                         clock uncertainty            0.213     0.502    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.091     0.593    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 graphics/sd/h_sync_state_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_line_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.701%)  route 0.233ns (62.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDPE (Prop_fdpe_C_Q)         0.141     0.420 r  graphics/sd/h_sync_state_reg/Q
                         net (fo=1, routed)           0.233     0.653    graphics/sd/h_sync_state
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/C
                         clock pessimism             -0.075     0.279    
                         clock uncertainty            0.213     0.492    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.075     0.567    graphics/sd/h_sync_line_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.125%)  route 0.200ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.200     0.643    graphics/sd/Q[0]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.688    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.061     0.293    
                         clock uncertainty            0.213     0.506    
    SLICE_X45Y71         FDPE (Hold_fdpe_C_D)         0.092     0.598    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.787%)  route 0.203ns (49.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.203     0.645    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  graphics/sd/h_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.690    graphics/sd/h_count[5]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.061     0.293    
                         clock uncertainty            0.213     0.506    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.091     0.597    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.204     0.646    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.691 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.691    graphics/sd/h_count[6]
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.820     0.354    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.061     0.293    
                         clock uncertainty            0.213     0.506    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.092     0.598    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.121%)  route 0.187ns (44.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.551     0.278    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.128     0.406 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.593    graphics/sd/sen_v_count[0]_7[0]
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.102     0.695 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    graphics/sd/p_1_in[0]
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.817     0.352    graphics/sd/pixel_clock0
    SLICE_X39Y71         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.074     0.278    
                         clock uncertainty            0.213     0.491    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.107     0.598    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.552     0.279    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.443 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.223     0.666    graphics/sd/sen_h_count[0]_6[3]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.711 r  graphics/sd/h_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    graphics/sd/h_count[4]
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.818     0.353    graphics/sd/pixel_clock0
    SLICE_X46Y72         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.074     0.279    
                         clock uncertainty            0.213     0.492    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.121     0.613    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       17.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.157ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.344ns  (logic 2.547ns (22.453%)  route 8.797ns (77.547%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.975    64.323    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.109    81.480    graphics/sd/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.480    
                         arrival time                         -64.323    
  -------------------------------------------------------------------
                         slack                                 17.157    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        11.165ns  (logic 2.547ns (22.812%)  route 8.618ns (77.188%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.796    64.144    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    81.484    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.484    
                         arrival time                         -64.144    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.465ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.882ns  (logic 2.699ns (24.802%)  route 8.183ns (75.198%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    60.105    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.434 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    61.383    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    61.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.326    63.861    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.263    81.326    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.326    
                         arrival time                         -63.861    
  -------------------------------------------------------------------
                         slack                                 17.465    

Slack (MET) :             17.634ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    60.105    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.434 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    61.383    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    61.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137    63.672    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.283    81.306    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.306    
                         arrival time                         -63.672    
  -------------------------------------------------------------------
                         slack                                 17.634    

Slack (MET) :             17.648ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.693ns  (logic 2.699ns (25.241%)  route 7.994ns (74.759%))
  Logic Levels:           13  (CARRY4=7 LUT4=3 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           1.031    60.105    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.434 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.949    61.383    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.152    61.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           2.137    63.672    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.269    81.320    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         81.320    
                         arrival time                         -63.672    
  -------------------------------------------------------------------
                         slack                                 17.648    

Slack (MET) :             17.803ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.702ns  (logic 2.547ns (23.798%)  route 8.155ns (76.202%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.333    63.682    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    81.484    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.484    
                         arrival time                         -63.682    
  -------------------------------------------------------------------
                         slack                                 17.803    

Slack (MET) :             17.871ns  (required time - arrival time)
  Source:                 snek/genblk1[35].part/hs/sync_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.681ns  (logic 2.547ns (23.846%)  route 8.134ns (76.154%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 81.510 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 52.979 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.619    52.979    snek/genblk1[35].part/hs/tile_clock
    SLICE_X63Y65         FDRE                                         r  snek/genblk1[35].part/hs/sync_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.419    53.398 r  snek/genblk1[35].part/hs/sync_reg[1][1]/Q
                         net (fo=1, routed)           0.884    54.282    snek/genblk1[35].part/hs/sync_reg[1]_71[1]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.299    54.581 f  snek/genblk1[35].part/hs/green_out[3]_i_557/O
                         net (fo=1, routed)           1.193    55.774    snek/genblk1[35].part/hs/green_out[3]_i_557_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.898 f  snek/genblk1[35].part/hs/green_out[3]_i_445/O
                         net (fo=1, routed)           1.078    56.976    snek/genblk1[34].part/vs/h_match
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    57.100 r  snek/genblk1[34].part/vs/green_out[3]_i_350/O
                         net (fo=1, routed)           0.722    57.822    snek/genblk1[33].part/vs/green_out_reg[3]_i_183
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    57.946 r  snek/genblk1[33].part/vs/green_out[3]_i_265/O
                         net (fo=1, routed)           0.000    57.946    snek/genblk1[33].part_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.347 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    58.347    snek/green_out_reg[3]_i_183_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.461 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    58.461    snek/green_out_reg[3]_i_102_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.575 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.575    snek/green_out_reg[3]_i_45_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.689    snek/green_out_reg[3]_i_16_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.803    snek/green_out_reg[3]_i_6_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.917    snek/green_out_reg[3]_i_3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.074 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.945    60.019    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.329    60.348 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           3.312    63.660    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427    81.510    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    81.908    
                         clock uncertainty           -0.319    81.589    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)       -0.058    81.531    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.531    
                         arrival time                         -63.660    
  -------------------------------------------------------------------
                         slack                                 17.871    

Slack (MET) :             18.987ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.669ns  (logic 0.828ns (8.563%)  route 8.841ns (91.437%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 81.517 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 52.912 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    52.912    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    53.368 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    54.912    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.036 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    56.427    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    56.551 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    59.205    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    59.329 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.253    62.581    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.517    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.398    81.915    
                         clock uncertainty           -0.319    81.596    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028    81.568    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.568    
                         arrival time                         -62.581    
  -------------------------------------------------------------------
                         slack                                 18.987    

Slack (MET) :             18.994ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.662ns  (logic 0.828ns (8.569%)  route 8.834ns (91.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 81.517 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 52.912 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    52.912    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    53.368 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    54.912    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.036 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    56.427    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    56.551 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    59.205    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    59.329 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.246    62.575    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.517    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    81.915    
                         clock uncertainty           -0.319    81.596    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.028    81.568    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.568    
                         arrival time                         -62.575    
  -------------------------------------------------------------------
                         slack                                 18.994    

Slack (MET) :             19.159ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.480ns  (logic 0.828ns (8.734%)  route 8.652ns (91.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 81.517 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 52.912 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.552    52.912    food/part/vs/tile_clock
    SLICE_X37Y58         FDRE                                         r  food/part/vs/sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456    53.368 r  food/part/vs/sync_reg[1][6]/Q
                         net (fo=1, routed)           1.544    54.912    food/part/vs/sync_reg_n_0_[1][6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.036 r  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.391    56.427    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.124    56.551 r  food/part/vs/red_out[3]_i_3/O
                         net (fo=3, routed)           2.653    59.205    food/part/hs/red_out_reg[2]
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    59.329 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           3.064    62.392    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    79.382    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.482 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    79.992    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.083 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434    81.517    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.398    81.915    
                         clock uncertainty           -0.319    81.596    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)       -0.045    81.551    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         81.551    
                         arrival time                         -62.392    
  -------------------------------------------------------------------
                         slack                                 19.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.231ns (8.643%)  route 2.442ns (91.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.196     2.053    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.059     1.296    graphics/sd/red_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.231ns (8.418%)  route 2.513ns (91.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.268     2.124    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.052     1.289    graphics/sd/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.231ns (8.237%)  route 2.573ns (91.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.328     2.184    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.300    graphics/sd/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.231ns (8.204%)  route 2.585ns (91.796%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X35Y51         FDRE                                         r  food/part/vs/sync_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][2]/Q
                         net (fo=1, routed)           0.559     0.080    food/part/hs/red_out[3]_i_4_1[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.125 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.811    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.339     2.195    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     0.918    
                         clock uncertainty            0.319     1.237    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.063     1.300    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.238    graphics/sd/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.275ns (9.838%)  route 2.520ns (90.162%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.175    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.004     1.234    graphics/sd/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.275ns (9.630%)  route 2.581ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.561    -0.620    food/part/vs/tile_clock
    SLICE_X40Y53         FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=1, routed)           0.608     0.129    food/part/hs/red_out[3]_i_4_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  food/part/hs/red_out[3]_i_4/O
                         net (fo=3, routed)           0.726     0.899    food/part/hs/red_out[3]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.944 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.273    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.317 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.919     2.235    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.008     1.238    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.480ns (14.764%)  route 2.771ns (85.236%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.437     2.623    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.059     1.289    graphics/sd/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.480ns (14.605%)  route 2.807ns (85.395%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.473     2.658    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.072     1.303    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 snek/genblk1[99].part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.480ns (13.870%)  route 2.981ns (86.130%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.553    -0.628    snek/genblk1[99].part/hs/tile_clock
    SLICE_X40Y80         FDRE                                         r  snek/genblk1[99].part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  snek/genblk1[99].part/hs/sync_reg[1][7]/Q
                         net (fo=1, routed)           0.442    -0.046    snek/genblk1[99].part/hs/sync_reg[1]_199[7]
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 f  snek/genblk1[99].part/hs/green_out[3]_i_11/O
                         net (fo=1, routed)           0.544     0.543    snek/genblk1[99].part/hs/h_match
    SLICE_X40Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.588 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.588    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.723 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     1.071    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.185 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.647     2.833    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
                         clock pessimism              0.555     0.911    
                         clock uncertainty            0.319     1.230    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.061     1.291    graphics/sd/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  1.541    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8689 Endpoints
Min Delay          8689 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.480ns  (logic 1.577ns (6.441%)  route 22.903ns (93.559%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.521    24.480    score/value[15]_i_1_n_0
    SLICE_X58Y18         FDPE                                         r  score/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.472ns  (logic 1.577ns (6.443%)  route 22.895ns (93.557%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.512    24.472    score/value[15]_i_1_n_0
    SLICE_X59Y19         FDCE                                         r  score/value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.472ns  (logic 1.577ns (6.443%)  route 22.895ns (93.557%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.512    24.472    score/value[15]_i_1_n_0
    SLICE_X59Y19         FDCE                                         r  score/value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.472ns  (logic 1.577ns (6.443%)  route 22.895ns (93.557%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.512    24.472    score/value[15]_i_1_n_0
    SLICE_X59Y19         FDCE                                         r  score/value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.470ns  (logic 1.577ns (6.444%)  route 22.893ns (93.556%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.511    24.470    score/value[15]_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  score/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.470ns  (logic 1.577ns (6.444%)  route 22.893ns (93.556%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.511    24.470    score/value[15]_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  score/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.470ns  (logic 1.577ns (6.444%)  route 22.893ns (93.556%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.511    24.470    score/value[15]_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  score/value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.463ns  (logic 1.577ns (6.446%)  route 22.886ns (93.554%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.504    24.463    score/value[15]_i_1_n_0
    SLICE_X59Y21         FDCE                                         r  score/value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.463ns  (logic 1.577ns (6.446%)  route 22.886ns (93.554%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.504    24.463    score/value[15]_i_1_n_0
    SLICE_X59Y21         FDCE                                         r  score/value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.463ns  (logic 1.577ns (6.446%)  route 22.886ns (93.554%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.383    23.836    score/SW_IBUF[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.960 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.504    24.463    score/value[15]_i_1_n_0
    SLICE_X59Y21         FDCE                                         r  score/value_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[37].on_bits_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[37].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE                         0.000     0.000 r  snek/genblk1[37].on_bits_reg[37]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[37].on_bits_reg[37]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[37].part/on
    SLICE_X41Y67         FDCE                                         r  snek/genblk1[37].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[40].on_bits_reg[40]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[40].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE                         0.000     0.000 r  snek/genblk1[40].on_bits_reg[40]/C
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[40].on_bits_reg[40]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[40].part/on
    SLICE_X41Y66         FDCE                                         r  snek/genblk1[40].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[41].on_bits_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[41].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE                         0.000     0.000 r  snek/genblk1[41].on_bits_reg[41]/C
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[41].on_bits_reg[41]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[41].part/on
    SLICE_X41Y66         FDCE                                         r  snek/genblk1[41].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[55].on_bits_reg[55]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[55].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE                         0.000     0.000 r  snek/genblk1[55].on_bits_reg[55]/C
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[55].on_bits_reg[55]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[55].part/on
    SLICE_X41Y78         FDCE                                         r  snek/genblk1[55].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[56].on_bits_reg[56]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[56].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE                         0.000     0.000 r  snek/genblk1[56].on_bits_reg[56]/C
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[56].on_bits_reg[56]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[56].part/on
    SLICE_X41Y78         FDCE                                         r  snek/genblk1[56].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[60].on_bits_reg[60]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[60].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE                         0.000     0.000 r  snek/genblk1[60].on_bits_reg[60]/C
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[60].on_bits_reg[60]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[60].part/on
    SLICE_X43Y67         FDCE                                         r  snek/genblk1[60].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[61].on_bits_reg[61]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[61].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE                         0.000     0.000 r  snek/genblk1[61].on_bits_reg[61]/C
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[61].on_bits_reg[61]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[61].part/on
    SLICE_X41Y76         FDCE                                         r  snek/genblk1[61].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[62].on_bits_reg[62]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[62].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE                         0.000     0.000 r  snek/genblk1[62].on_bits_reg[62]/C
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[62].on_bits_reg[62]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[62].part/on
    SLICE_X41Y76         FDCE                                         r  snek/genblk1[62].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[67].on_bits_reg[67]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[67].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDCE                         0.000     0.000 r  snek/genblk1[67].on_bits_reg[67]/C
    SLICE_X41Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[67].on_bits_reg[67]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[67].part/on
    SLICE_X41Y87         FDCE                                         r  snek/genblk1[67].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[75].on_bits_reg[75]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[75].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  snek/genblk1[75].on_bits_reg[75]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[75].on_bits_reg[75]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[75].part/on
    SLICE_X43Y68         FDCE                                         r  snek/genblk1[75].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.580ns (29.073%)  route 1.415ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.535    -0.977    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.439    -0.082    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.124     0.042 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.976     1.018    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.580ns (29.073%)  route 1.415ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.535    -0.977    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.439    -0.082    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.124     0.042 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.976     1.018    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.658ns  (logic 0.467ns (28.166%)  route 1.191ns (71.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    -1.576    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.369    -0.840    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.100    -0.740 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.822     0.082    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.658ns  (logic 0.467ns (28.166%)  route 1.191ns (71.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    -1.576    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.369    -0.840    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.100    -0.740 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.822     0.082    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.580ns (29.073%)  route 1.415ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.535    -0.977    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.439    -0.082    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.124     0.042 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.976     1.018    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.580ns (29.073%)  route 1.415ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.535    -0.977    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.439    -0.082    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.124     0.042 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.976     1.018    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.658ns  (logic 0.467ns (28.166%)  route 1.191ns (71.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    -1.576    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.369    -0.840    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.100    -0.740 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.822     0.082    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.658ns  (logic 0.467ns (28.166%)  route 1.191ns (71.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.420    -1.576    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.369    -0.840    snek/found_hit_reg_n_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.100    -0.740 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.822     0.082    snek/snake_dead0
    SLICE_X31Y62         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.509ns (49.967%)  route 4.515ns (50.033%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     2.315 r  graphics/hd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.949     3.264    graphics/hd/sen_blue_out[1]_15[1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.326     3.590 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.566     7.157    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.705    10.862 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.862    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 4.500ns (50.034%)  route 4.493ns (49.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.478     2.315 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.751     3.067    graphics/hd/sen_h_sync_line[1]_2
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.321     3.388 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.742     7.130    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.701    10.830 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.830    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.284ns (49.612%)  route 4.351ns (50.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     2.315 r  graphics/hd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.993     3.309    graphics/hd/sen_green_out[1]_14[1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.301     3.610 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.358     6.968    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.473 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.473    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.558ns  (logic 4.099ns (47.895%)  route 4.459ns (52.105%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     1.836    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     2.292 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.797     3.090    graphics/hd/sen_blue_out[1]_15[2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.214 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.662     6.876    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.394 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.394    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.397ns (51.698%)  route 4.108ns (48.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     2.355 r  graphics/hd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.707     3.062    graphics/hd/sen_green_out[1]_14[0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.150     3.212 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.401     6.613    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.729    10.342 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.342    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.213ns (49.617%)  route 4.278ns (50.383%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.419     2.257 r  graphics/hd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.873     3.130    graphics/hd/sen_blue_out[1]_15[0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.299     3.429 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.405     6.835    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.330 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.330    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.083ns (48.250%)  route 4.379ns (51.750%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     1.836    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     2.292 r  graphics/hd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.776     3.068    graphics/hd/sen_v_sync_line[1]_3
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.124     3.192 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.604     6.796    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.299 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.299    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 4.329ns (52.829%)  route 3.866ns (47.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.551     1.845    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     2.301 r  graphics/hd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.656     2.958    graphics/hd/sen_red_out[1]_13[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.152     3.110 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.209     6.319    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    10.040 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.040    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.104ns (50.597%)  route 4.007ns (49.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.551     1.845    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     2.301 r  graphics/hd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.620     2.922    graphics/hd/sen_red_out[1]_13[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     6.432    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.956 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.956    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.404ns (54.688%)  route 3.649ns (45.312%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     2.355 r  graphics/hd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.789     3.145    graphics/hd/sen_green_out[1]_14[2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.154     3.299 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.860     6.159    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732     9.891 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.891    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.630ns  (logic 0.367ns (58.259%)  route 0.263ns (41.741%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.263    -0.922    food/rng_sync/D[10]
    SLICE_X41Y37         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.418ns (64.682%)  route 0.228ns (35.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.134 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.228    -0.906    food/rng_sync/D[14]
    SLICE_X39Y39         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.367ns (55.951%)  route 0.289ns (44.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.289    -0.896    food/rng_sync/D[4]
    SLICE_X33Y41         FDRE                                         r  food/rng_sync/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.780ns  (logic 0.367ns (47.040%)  route 0.413ns (52.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[11]/Q
                         net (fo=2, routed)           0.413    -0.772    food/rng_sync/D[11]
    SLICE_X41Y37         FDRE                                         r  food/rng_sync/sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.418ns (53.438%)  route 0.364ns (46.562%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.134 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.364    -0.770    food/rng_sync/D[15]
    SLICE_X39Y39         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.804ns  (logic 0.367ns (45.640%)  route 0.437ns (54.360%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.437    -0.748    food/rng_sync/D[9]
    SLICE_X41Y38         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.418ns (50.166%)  route 0.415ns (49.834%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.135 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.415    -0.720    food/rng_sync/D[2]
    SLICE_X32Y38         FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.839ns  (logic 0.418ns (49.815%)  route 0.421ns (50.185%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.135 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.421    -0.714    food/rng_sync/D[1]
    SLICE_X32Y38         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.858ns  (logic 0.367ns (42.768%)  route 0.491ns (57.232%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.491    -0.694    food/rng_sync/D[3]
    SLICE_X31Y39         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.864ns  (logic 0.367ns (42.468%)  route 0.497ns (57.532%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.445    -1.550    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.367    -1.183 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.497    -0.686    food/rng_sync/D[13]
    SLICE_X40Y40         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.509ns (49.967%)  route 4.515ns (50.033%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     2.315 r  graphics/hd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.949     3.264    graphics/hd/sen_blue_out[1]_15[1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.326     3.590 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.566     7.157    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.705    10.862 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.862    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 4.500ns (50.034%)  route 4.493ns (49.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X46Y69         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.478     2.315 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.751     3.067    graphics/hd/sen_h_sync_line[1]_2
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.321     3.388 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.742     7.130    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.701    10.830 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.830    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.284ns (49.612%)  route 4.351ns (50.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     2.315 r  graphics/hd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.993     3.309    graphics/hd/sen_green_out[1]_14[1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.301     3.610 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.358     6.968    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.473 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.473    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.558ns  (logic 4.099ns (47.895%)  route 4.459ns (52.105%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     1.836    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     2.292 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.797     3.090    graphics/hd/sen_blue_out[1]_15[2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.214 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.662     6.876    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.394 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.394    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.397ns (51.698%)  route 4.108ns (48.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     2.355 r  graphics/hd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.707     3.062    graphics/hd/sen_green_out[1]_14[0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.150     3.212 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.401     6.613    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.729    10.342 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.342    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.213ns (49.617%)  route 4.278ns (50.383%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.544     1.838    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.419     2.257 r  graphics/hd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.873     3.130    graphics/hd/sen_blue_out[1]_15[0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.299     3.429 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.405     6.835    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.330 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.330    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.083ns (48.250%)  route 4.379ns (51.750%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.542     1.836    graphics/hd/pixel_clock01_out
    SLICE_X39Y68         FDCE                                         r  graphics/hd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     2.292 r  graphics/hd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.776     3.068    graphics/hd/sen_v_sync_line[1]_3
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.124     3.192 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.604     6.796    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.299 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.299    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 4.329ns (52.829%)  route 3.866ns (47.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.551     1.845    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     2.301 r  graphics/hd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.656     2.958    graphics/hd/sen_red_out[1]_13[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.152     3.110 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.209     6.319    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    10.040 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.040    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.104ns (50.597%)  route 4.007ns (49.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.551     1.845    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456     2.301 r  graphics/hd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.620     2.922    graphics/hd/sen_red_out[1]_13[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     6.432    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.956 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.956    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.404ns (54.688%)  route 3.649ns (45.312%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.006    -0.506    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.382 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          1.543     1.837    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     2.355 r  graphics/hd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.789     3.145    graphics/hd/sen_green_out[1]_14[2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.154     3.299 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.860     6.159    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.732     9.891 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.891    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.630ns  (logic 0.367ns (58.259%)  route 0.263ns (41.741%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.263    -0.922    food/rng_sync/D[10]
    SLICE_X41Y37         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.418ns (64.682%)  route 0.228ns (35.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.134 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.228    -0.906    food/rng_sync/D[14]
    SLICE_X39Y39         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.367ns (55.951%)  route 0.289ns (44.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[4]/Q
                         net (fo=2, routed)           0.289    -0.896    food/rng_sync/D[4]
    SLICE_X33Y41         FDRE                                         r  food/rng_sync/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.780ns  (logic 0.367ns (47.040%)  route 0.413ns (52.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[11]/Q
                         net (fo=2, routed)           0.413    -0.772    food/rng_sync/D[11]
    SLICE_X41Y37         FDRE                                         r  food/rng_sync/sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.418ns (53.438%)  route 0.364ns (46.562%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.134 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.364    -0.770    food/rng_sync/D[15]
    SLICE_X39Y39         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.804ns  (logic 0.367ns (45.640%)  route 0.437ns (54.360%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.437    -0.748    food/rng_sync/D[9]
    SLICE_X41Y38         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.418ns (50.166%)  route 0.415ns (49.834%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.135 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.415    -0.720    food/rng_sync/D[2]
    SLICE_X32Y38         FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.839ns  (logic 0.418ns (49.815%)  route 0.421ns (50.185%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X34Y39         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.418    -1.135 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.421    -0.714    food/rng_sync/D[1]
    SLICE_X32Y38         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.858ns  (logic 0.367ns (42.768%)  route 0.491ns (57.232%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.491    -0.694    food/rng_sync/D[3]
    SLICE_X31Y39         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.864ns  (logic 0.367ns (42.468%)  route 0.497ns (57.532%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.445    -1.550    food/rng/value_reg[19]_0
    SLICE_X40Y39         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.367    -1.183 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.497    -0.686    food/rng_sync/D[13]
    SLICE_X40Y40         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.083ns (46.485%)  route 4.701ns (53.515%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.456     1.992 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           1.097     3.089    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.213 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.604     6.817    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.320 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.320    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.411ns (50.349%)  route 4.349ns (49.651%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.419     1.955 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.607     2.562    graphics/hd/sen_h_sync_line[0]_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.291     2.853 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.742     6.595    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.701    10.296 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.296    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.391ns (51.047%)  route 4.211ns (48.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     1.546    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           1.002     3.066    graphics/hd/Q[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.152     3.218 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.209     6.427    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    10.148 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.148    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.099ns (48.519%)  route 4.349ns (51.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.687     2.681    graphics/hd/VGA_BLUE[2][2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.805 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.662     6.467    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     9.986 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.986    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.380ns (52.501%)  route 3.963ns (47.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     1.546    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.801     2.865    graphics/hd/Q[3]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.152     3.017 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.162     6.179    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.710     9.890 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.890    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.166ns (49.947%)  route 4.175ns (50.053%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     1.546    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.788     2.852    graphics/hd/Q[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     6.363    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.887 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.887    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.279ns (51.583%)  route 4.017ns (48.417%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.450     2.444    graphics/hd/VGA_BLUE[2][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.118     2.562 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.566     6.129    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.705     9.834 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.834    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 4.085ns (50.529%)  route 4.000ns (49.471%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.642     2.636    graphics/hd/VGA_GREEN[3][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.760 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.358     6.118    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.623 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.623    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.110ns (51.258%)  route 3.909ns (48.742%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.796     2.790    graphics/hd/VGA_GREEN[3][3]
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.914 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.113     6.027    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.557 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.557    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.075ns (51.109%)  route 3.898ns (48.891%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.493     2.487    graphics/hd/VGA_BLUE[2][0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.611 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.405     6.016    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.512 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.512    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.481ns (60.134%)  route 0.982ns (39.866%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.139     0.561    graphics/hd/VGA_GREEN[3][2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.606 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.843     1.449    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.295     2.744 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.744    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.434ns (56.077%)  route 1.123ns (43.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.180     0.630    graphics/hd/Q[0]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.675 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.943     1.618    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.842 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.842    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.417ns (53.343%)  route 1.240ns (46.657%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.263     0.685    graphics/hd/VGA_GREEN[3][3]
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.730 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.977     1.706    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.938 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.938    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.383ns (51.588%)  route 1.297ns (48.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.578    graphics/hd/VGA_BLUE[2][0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.623 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.141     1.764    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.961 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.961    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.479ns (54.864%)  route 1.217ns (45.136%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.508    graphics/hd/VGA_GREEN[3][0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.049     0.557 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.130     1.687    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.289     2.976 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.976    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.393ns (51.245%)  route 1.325ns (48.755%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.215     0.637    graphics/hd/VGA_GREEN[3][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.682 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.110     1.792    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.998 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.998    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.480ns (53.403%)  route 1.291ns (46.597%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.264     0.714    graphics/hd/Q[3]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.759 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.027     1.786    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.271     3.057 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.057    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.456ns (52.015%)  route 1.343ns (47.985%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.142     0.564    graphics/hd/VGA_BLUE[2][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.048     0.612 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.200     1.813    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.267     3.079 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.079    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.434ns (49.896%)  route 1.440ns (50.104%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.263     0.713    graphics/hd/Q[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.758 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.177     1.935    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.159 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.159    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.490ns (51.505%)  route 1.403ns (48.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.325     0.775    graphics/hd/Q[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.044     0.819 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.078     1.897    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.282     3.179 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.179    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.083ns (46.485%)  route 4.701ns (53.515%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X36Y69         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.456     1.992 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           1.097     3.089    graphics/hd/sen_v_sync_line[0]_1
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.213 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.604     6.817    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.320 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.320    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.411ns (50.349%)  route 4.349ns (49.651%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.541     1.536    graphics/sd/pixel_clock0
    SLICE_X45Y71         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.419     1.955 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.607     2.562    graphics/hd/sen_h_sync_line[0]_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.291     2.853 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.742     6.595    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.701    10.296 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.296    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.391ns (51.047%)  route 4.211ns (48.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     1.546    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           1.002     3.066    graphics/hd/Q[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.152     3.218 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.209     6.427    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    10.148 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.148    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.099ns (48.519%)  route 4.349ns (51.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.687     2.681    graphics/hd/VGA_BLUE[2][2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.805 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.662     6.467    VGA_BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     9.986 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.986    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.380ns (52.501%)  route 3.963ns (47.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     1.546    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.801     2.865    graphics/hd/Q[3]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.152     3.017 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.162     6.179    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.710     9.890 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.890    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.166ns (49.947%)  route 4.175ns (50.053%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.551     1.546    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     2.064 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.788     2.852    graphics/hd/Q[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.124     2.976 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.387     6.363    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.887 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.887    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.279ns (51.583%)  route 4.017ns (48.417%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.450     2.444    graphics/hd/VGA_BLUE[2][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.118     2.562 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.566     6.129    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.705     9.834 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.834    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 4.085ns (50.529%)  route 4.000ns (49.471%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.642     2.636    graphics/hd/VGA_GREEN[3][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.760 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.358     6.118    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.623 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.623    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.110ns (51.258%)  route 3.909ns (48.742%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.796     2.790    graphics/hd/VGA_GREEN[3][3]
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.914 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.113     6.027    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.557 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.557    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.075ns (51.109%)  route 3.898ns (48.891%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.721    -0.791    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.667 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.566    -0.101    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.005 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.543     1.538    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     1.994 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.493     2.487    graphics/hd/VGA_BLUE[2][0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.124     2.611 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.405     6.016    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.512 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.512    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.481ns (60.134%)  route 0.982ns (39.866%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[2]/Q
                         net (fo=1, routed)           0.139     0.561    graphics/hd/VGA_GREEN[3][2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.606 r  graphics/hd/VGA_GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.843     1.449    VGA_GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.295     2.744 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.744    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.434ns (56.077%)  route 1.123ns (43.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[0]/Q
                         net (fo=1, routed)           0.180     0.630    graphics/hd/Q[0]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.675 r  graphics/hd/VGA_RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.943     1.618    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.842 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.842    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.417ns (53.343%)  route 1.240ns (46.657%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.263     0.685    graphics/hd/VGA_GREEN[3][3]
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.730 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.977     1.706    VGA_GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.938 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.938    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.383ns (51.588%)  route 1.297ns (48.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.578    graphics/hd/VGA_BLUE[2][0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.623 r  graphics/hd/VGA_BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.141     1.764    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.961 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.961    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.479ns (54.864%)  route 1.217ns (45.136%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.508    graphics/hd/VGA_GREEN[3][0]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.049     0.557 r  graphics/hd/VGA_GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.130     1.687    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.289     2.976 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.976    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.393ns (51.245%)  route 1.325ns (48.755%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/green_out_reg[1]/Q
                         net (fo=1, routed)           0.215     0.637    graphics/hd/VGA_GREEN[3][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.682 r  graphics/hd/VGA_GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.110     1.792    VGA_GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.998 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.998    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.480ns (53.403%)  route 1.291ns (46.597%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.264     0.714    graphics/hd/Q[3]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.759 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.027     1.786    VGA_RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.271     3.057 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.057    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.456ns (52.015%)  route 1.343ns (47.985%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.554     0.281    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.422 r  graphics/sd/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.142     0.564    graphics/hd/VGA_BLUE[2][1]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.048     0.612 r  graphics/hd/VGA_BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.200     1.813    VGA_BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.267     3.079 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.079    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.434ns (49.896%)  route 1.440ns (50.104%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[2]/Q
                         net (fo=1, routed)           0.263     0.713    graphics/hd/Q[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.758 r  graphics/hd/VGA_RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.177     1.935    VGA_RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.159 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.159    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.490ns (51.505%)  route 1.403ns (48.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623    -0.558    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.214    -0.299    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.273 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.559     0.286    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.450 r  graphics/sd/red_out_reg[1]/Q
                         net (fo=1, routed)           0.325     0.775    graphics/hd/Q[1]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.044     0.819 r  graphics/hd/VGA_RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.078     1.897    VGA_RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.282     3.179 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.179    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay          1639 Endpoints
Min Delay          1639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.415ns  (logic 1.453ns (5.951%)  route 22.962ns (94.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.962    24.415    display/SW_IBUF[0]
    SLICE_X62Y13         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X62Y13         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[8]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.111ns  (logic 1.453ns (6.026%)  route 22.658ns (93.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.658    24.111    display/SW_IBUF[0]
    SLICE_X63Y15         FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X63Y15         FDCE                                         r  display/clock_divide_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/length_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.325ns (38.609%)  route 0.517ns (61.391%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE                         0.000     0.000 r  snek/length_reg[6]/C
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[6]/Q
                         net (fo=87, routed)          0.296     0.437    snek/length[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.485 r  snek/FSM_onehot_nstate[2]_i_4/O
                         net (fo=1, routed)           0.000     0.485    snek/FSM_onehot_nstate[2]_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.576 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.221     0.797    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.842 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.813    -0.876    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C

Slack:                    inf
  Source:                 snek/length_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.325ns (38.564%)  route 0.518ns (61.436%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE                         0.000     0.000 r  snek/length_reg[6]/C
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[6]/Q
                         net (fo=87, routed)          0.296     0.437    snek/length[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.485 r  snek/FSM_onehot_nstate[2]_i_4/O
                         net (fo=1, routed)           0.000     0.485    snek/FSM_onehot_nstate[2]_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.576 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.222     0.798    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.843 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.843    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.813    -0.876    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.325ns (35.030%)  route 0.603ns (64.970%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE                         0.000     0.000 r  snek/length_reg[6]/C
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[6]/Q
                         net (fo=87, routed)          0.296     0.437    snek/length[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.485 r  snek/FSM_onehot_nstate[2]_i_4/O
                         net (fo=1, routed)           0.000     0.485    snek/FSM_onehot_nstate[2]_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.576 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.307     0.883    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.928 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.928    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.813    -0.876    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].rows_reg[99][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.446ns (34.405%)  route 0.850ns (65.595%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE                         0.000     0.000 r  snek/genblk1[99].rows_reg[99][6]/C
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[99].rows_reg[99][6]/Q
                         net (fo=2, routed)           0.175     0.316    snek/genblk1[99].rows_reg_n_0_[99][6]
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.361 r  snek/found_hit_i_55/O
                         net (fo=1, routed)           0.000     0.361    snek/found_hit_i_55_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.423 r  snek/found_hit_reg_i_17/O
                         net (fo=1, routed)           0.195     0.618    snek/found_hit_reg_i_17_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.108     0.726 f  snek/found_hit_i_5/O
                         net (fo=1, routed)           0.099     0.825    snek/found_hit_i_5_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.870 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.382     1.251    snek/found_hit_i_2_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.296 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     1.296    snek/found_hit_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.269ns (14.794%)  route 1.551ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.551     1.775    graphics/hd/SW_IBUF[1]
    SLICE_X37Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     1.820    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.269ns (14.786%)  route 1.552ns (85.214%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     1.821    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[74].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.815%)  route 1.832ns (87.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.280     2.101    snek/genblk1[74].part/vs/v_count[2]
    SLICE_X40Y70         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[74].part/vs/tile_clock
    SLICE_X40Y70         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[80].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.134ns  (logic 0.269ns (12.617%)  route 1.865ns (87.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.551     1.775    graphics/hd/SW_IBUF[1]
    SLICE_X37Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.314     2.134    snek/genblk1[80].part/vs/v_count[4]
    SLICE_X39Y70         FDRE                                         r  snek/genblk1[80].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[80].part/vs/tile_clock
    SLICE_X39Y70         FDRE                                         r  snek/genblk1[80].part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[81].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.145ns  (logic 0.269ns (12.554%)  route 1.876ns (87.446%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.324     2.145    snek/genblk1[81].part/vs/v_count[2]
    SLICE_X38Y78         FDRE                                         r  snek/genblk1[81].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[81].part/vs/tile_clock
    SLICE_X38Y78         FDRE                                         r  snek/genblk1[81].part/vs/sync_reg[0][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[82].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.269ns (12.538%)  route 1.878ns (87.462%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.327     2.148    snek/genblk1[82].part/vs/v_count[2]
    SLICE_X37Y78         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[82].part/vs/tile_clock
    SLICE_X37Y78         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay          1639 Endpoints
Min Delay          1639 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.415ns  (logic 1.453ns (5.951%)  route 22.962ns (94.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.962    24.415    display/SW_IBUF[0]
    SLICE_X62Y13         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X62Y13         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.410ns  (logic 1.453ns (5.952%)  route 22.957ns (94.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.957    24.410    display/SW_IBUF[0]
    SLICE_X63Y13         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y13         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[8]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.262ns  (logic 1.453ns (5.988%)  route 22.809ns (94.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.809    24.262    display/SW_IBUF[0]
    SLICE_X63Y14         FDCE                                         f  display/clock_divide_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.514    -1.481    display/tile_clock
    SLICE_X63Y14         FDCE                                         r  display/clock_divide_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.111ns  (logic 1.453ns (6.026%)  route 22.658ns (93.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       22.658    24.111    display/SW_IBUF[0]
    SLICE_X63Y15         FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        1.513    -1.482    display/tile_clock
    SLICE_X63Y15         FDCE                                         r  display/clock_divide_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/length_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.325ns (38.609%)  route 0.517ns (61.391%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE                         0.000     0.000 r  snek/length_reg[6]/C
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[6]/Q
                         net (fo=87, routed)          0.296     0.437    snek/length[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.485 r  snek/FSM_onehot_nstate[2]_i_4/O
                         net (fo=1, routed)           0.000     0.485    snek/FSM_onehot_nstate[2]_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.576 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.221     0.797    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.842 r  snek/FSM_onehot_nstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.842    snek/FSM_onehot_nstate[2]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.813    -0.876    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[2]/C

Slack:                    inf
  Source:                 snek/length_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.325ns (38.564%)  route 0.518ns (61.436%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE                         0.000     0.000 r  snek/length_reg[6]/C
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[6]/Q
                         net (fo=87, routed)          0.296     0.437    snek/length[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.485 r  snek/FSM_onehot_nstate[2]_i_4/O
                         net (fo=1, routed)           0.000     0.485    snek/FSM_onehot_nstate[2]_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.576 f  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.222     0.798    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.843 r  snek/FSM_onehot_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.843    snek/FSM_onehot_nstate[1]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.813    -0.876    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_onehot_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.325ns (35.030%)  route 0.603ns (64.970%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE                         0.000     0.000 r  snek/length_reg[6]/C
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[6]/Q
                         net (fo=87, routed)          0.296     0.437    snek/length[6]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.048     0.485 r  snek/FSM_onehot_nstate[2]_i_4/O
                         net (fo=1, routed)           0.000     0.485    snek/FSM_onehot_nstate[2]_i_4_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.576 r  snek/FSM_onehot_nstate_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           0.307     0.883    snek/nstate20_in
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.928 r  snek/FSM_onehot_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.928    snek/FSM_onehot_nstate[0]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.813    -0.876    snek/tile_clock
    SLICE_X37Y74         FDRE                                         r  snek/FSM_onehot_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].rows_reg[99][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.446ns (34.405%)  route 0.850ns (65.595%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE                         0.000     0.000 r  snek/genblk1[99].rows_reg[99][6]/C
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[99].rows_reg[99][6]/Q
                         net (fo=2, routed)           0.175     0.316    snek/genblk1[99].rows_reg_n_0_[99][6]
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.361 r  snek/found_hit_i_55/O
                         net (fo=1, routed)           0.000     0.361    snek/found_hit_i_55_n_0
    SLICE_X37Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.423 r  snek/found_hit_reg_i_17/O
                         net (fo=1, routed)           0.195     0.618    snek/found_hit_reg_i_17_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.108     0.726 f  snek/found_hit_i_5/O
                         net (fo=1, routed)           0.099     0.825    snek/found_hit_i_5_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.870 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.382     1.251    snek/found_hit_i_2_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.296 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     1.296    snek/found_hit_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.814    -0.875    snek/tile_clock
    SLICE_X36Y73         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[89].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.269ns (14.794%)  route 1.551ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.551     1.775    graphics/hd/SW_IBUF[1]
    SLICE_X37Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.000     1.820    snek/genblk1[89].part/vs/v_count[4]
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[89].part/vs/tile_clock
    SLICE_X37Y70         FDRE                                         r  snek/genblk1[89].part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[70].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.269ns (14.786%)  route 1.552ns (85.214%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.000     1.821    snek/genblk1[70].part/vs/v_count[2]
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[70].part/vs/tile_clock
    SLICE_X37Y71         FDRE                                         r  snek/genblk1[70].part/vs/sync_reg[0][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[74].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.815%)  route 1.832ns (87.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.280     2.101    snek/genblk1[74].part/vs/v_count[2]
    SLICE_X40Y70         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.820    -0.870    snek/genblk1[74].part/vs/tile_clock
    SLICE_X40Y70         FDRE                                         r  snek/genblk1[74].part/vs/sync_reg[0][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[80].part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.134ns  (logic 0.269ns (12.617%)  route 1.865ns (87.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.551     1.775    graphics/hd/SW_IBUF[1]
    SLICE_X37Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=101, routed)         0.314     2.134    snek/genblk1[80].part/vs/v_count[4]
    SLICE_X39Y70         FDRE                                         r  snek/genblk1[80].part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.818    -0.871    snek/genblk1[80].part/vs/tile_clock
    SLICE_X39Y70         FDRE                                         r  snek/genblk1[80].part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[81].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.145ns  (logic 0.269ns (12.554%)  route 1.876ns (87.446%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.324     2.145    snek/genblk1[81].part/vs/v_count[2]
    SLICE_X38Y78         FDRE                                         r  snek/genblk1[81].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[81].part/vs/tile_clock
    SLICE_X38Y78         FDRE                                         r  snek/genblk1[81].part/vs/sync_reg[0][2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            snek/genblk1[82].part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.269ns (12.538%)  route 1.878ns (87.462%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=62, routed)          1.552     1.776    graphics/hd/SW_IBUF[1]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.821 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=101, routed)         0.327     2.148    snek/genblk1[82].part/vs/v_count[2]
    SLICE_X37Y78         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=3272, routed)        0.817    -0.872    snek/genblk1[82].part/vs/tile_clock
    SLICE_X37Y78         FDRE                                         r  snek/genblk1[82].part/vs/sync_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[14]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 1.453ns (6.661%)  route 20.359ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.359    21.811    food/rng/SW_IBUF[0]
    SLICE_X38Y39         FDPE                                         f  food/rng/value_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[15]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 1.453ns (6.661%)  route 20.359ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.359    21.811    food/rng/SW_IBUF[0]
    SLICE_X38Y39         FDPE                                         f  food/rng/value_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[7]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 1.453ns (6.661%)  route 20.359ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.359    21.811    food/rng/SW_IBUF[0]
    SLICE_X38Y39         FDPE                                         f  food/rng/value_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[3]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[4]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[5]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[6]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[10]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.557ns  (logic 1.453ns (6.739%)  route 20.104ns (93.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.104    21.557    food/rng/SW_IBUF[0]
    SLICE_X40Y37         FDPE                                         f  food/rng/value_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[11]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.557ns  (logic 1.453ns (6.739%)  route 20.104ns (93.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.104    21.557    food/rng/SW_IBUF[0]
    SLICE_X40Y37         FDPE                                         f  food/rng/value_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[9]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.557ns  (logic 1.453ns (6.739%)  route 20.104ns (93.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.104    21.557    food/rng/SW_IBUF[0]
    SLICE_X40Y37         FDPE                                         f  food/rng/value_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.435ns (26.879%)  route 1.183ns (73.121%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.405     1.618    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.435ns (26.812%)  route 1.187ns (73.188%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.622    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.435ns (26.812%)  route 1.187ns (73.188%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.622    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.435ns (26.233%)  route 1.223ns (73.767%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.445     1.658    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.254ns (12.739%)  route 1.740ns (87.261%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.813     1.071    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.878     1.994    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.254ns (12.711%)  route 1.744ns (87.289%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.813     1.071    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.882     1.998    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.480ns (22.739%)  route 1.631ns (77.261%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.635    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.431     2.111    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.480ns (22.570%)  route 1.647ns (77.430%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.635    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.446     2.127    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.480ns (22.152%)  route 1.687ns (77.848%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.635    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.486     2.167    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.391ns  (logic 0.254ns (10.624%)  route 2.137ns (89.376%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.813     1.071    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.275     2.391    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[14]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 1.453ns (6.661%)  route 20.359ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.359    21.811    food/rng/SW_IBUF[0]
    SLICE_X38Y39         FDPE                                         f  food/rng/value_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[15]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 1.453ns (6.661%)  route 20.359ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.359    21.811    food/rng/SW_IBUF[0]
    SLICE_X38Y39         FDPE                                         f  food/rng/value_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[7]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.811ns  (logic 1.453ns (6.661%)  route 20.359ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.359    21.811    food/rng/SW_IBUF[0]
    SLICE_X38Y39         FDPE                                         f  food/rng/value_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X38Y39         FDPE                                         r  food/rng/value_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[3]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[4]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[5]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[6]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.597ns  (logic 1.453ns (6.727%)  route 20.144ns (93.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.144    21.597    food/rng/SW_IBUF[0]
    SLICE_X32Y40         FDPE                                         f  food/rng/value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X32Y40         FDPE                                         r  food/rng/value_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[10]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.557ns  (logic 1.453ns (6.739%)  route 20.104ns (93.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.104    21.557    food/rng/SW_IBUF[0]
    SLICE_X40Y37         FDPE                                         f  food/rng/value_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[11]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.557ns  (logic 1.453ns (6.739%)  route 20.104ns (93.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.104    21.557    food/rng/SW_IBUF[0]
    SLICE_X40Y37         FDPE                                         f  food/rng/value_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[9]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.557ns  (logic 1.453ns (6.739%)  route 20.104ns (93.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       20.104    21.557    food/rng/SW_IBUF[0]
    SLICE_X40Y37         FDPE                                         f  food/rng/value_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X40Y37         FDPE                                         r  food/rng/value_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.435ns (26.879%)  route 1.183ns (73.121%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.405     1.618    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.435ns (26.812%)  route 1.187ns (73.188%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.622    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.435ns (26.812%)  route 1.187ns (73.188%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.622    graphics/hd/green_out0[3]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/green_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.435ns (26.233%)  route 1.223ns (73.767%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.456     1.099    graphics/hd/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.114     1.213 r  graphics/hd/green_out[3]_i_1/O
                         net (fo=4, routed)           0.445     1.658    graphics/hd/green_out0[3]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.254ns (12.739%)  route 1.740ns (87.261%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.813     1.071    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.878     1.994    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.254ns (12.711%)  route 1.744ns (87.289%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.813     1.071    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           0.882     1.998    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.480ns (22.739%)  route 1.631ns (77.261%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.635    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.431     2.111    graphics/hd/blue_out0[2]
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.821     0.463    graphics/hd/pixel_clock01_out
    SLICE_X43Y69         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.480ns (22.570%)  route 1.647ns (77.430%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.635    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.446     2.127    graphics/hd/blue_out0[2]
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.465    graphics/hd/pixel_clock01_out
    SLICE_X45Y68         FDCE                                         r  graphics/hd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.480ns (22.152%)  route 1.687ns (77.848%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.473     1.635    graphics/hd/blue_out_reg[0]_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.680 r  graphics/hd/blue_out[2]_i_1__0/O
                         net (fo=3, routed)           0.486     2.167    graphics/hd/blue_out0[2]
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.822     0.464    graphics/hd/pixel_clock01_out
    SLICE_X42Y68         FDCE                                         r  graphics/hd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.391ns  (logic 0.254ns (10.624%)  route 2.137ns (89.376%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.813     1.071    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.116 r  food/part/hs/red_out[3]_i_1__0/O
                         net (fo=4, routed)           1.275     2.391    graphics/hd/red_out_reg[2]_0[0]
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.010    -0.679    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.623 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_10
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2__0/O
                         net (fo=42, routed)          0.829     0.471    graphics/hd/pixel_clock01_out
    SLICE_X41Y61         FDCE                                         r  graphics/hd/red_out_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.820ns  (logic 1.577ns (7.574%)  route 19.243ns (92.426%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       19.243    20.696    graphics/sd/SW_IBUF[0]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.124    20.820 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000    20.820    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.436     0.711    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[1]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.088ns  (logic 1.453ns (7.611%)  route 17.635ns (92.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.635    19.088    graphics/sd/SW_IBUF[0]
    SLICE_X40Y68         FDCE                                         f  graphics/sd/green_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[1]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.088ns  (logic 1.453ns (7.611%)  route 17.635ns (92.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.635    19.088    graphics/sd/SW_IBUF[0]
    SLICE_X40Y68         FDCE                                         f  graphics/sd/green_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.088ns  (logic 1.453ns (7.611%)  route 17.635ns (92.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.635    19.088    graphics/sd/SW_IBUF[0]
    SLICE_X40Y68         FDCE                                         f  graphics/sd/green_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.083ns  (logic 1.453ns (7.613%)  route 17.630ns (92.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.630    19.083    graphics/sd/SW_IBUF[0]
    SLICE_X41Y68         FDCE                                         f  graphics/sd/blue_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[1]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.083ns  (logic 1.453ns (7.613%)  route 17.630ns (92.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.630    19.083    graphics/sd/SW_IBUF[0]
    SLICE_X41Y68         FDCE                                         f  graphics/sd/blue_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.196     2.186    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.257ns  (logic 0.254ns (11.254%)  route 2.003ns (88.746%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.268     2.257    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.317ns  (logic 0.254ns (10.961%)  route 2.063ns (89.039%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.328     2.317    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.329ns  (logic 0.254ns (10.908%)  route 2.075ns (89.092%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.339     2.329    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.479ns (20.014%)  route 1.914ns (79.986%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.491    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.393    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.479ns (20.014%)  route 1.914ns (79.986%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.491    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.393    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.479ns (19.522%)  route 1.975ns (80.478%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.491    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.919     2.454    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.435ns (17.107%)  route 2.108ns (82.893%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     0.991    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.105 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.437     2.543    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.578ns  (logic 0.435ns (16.872%)  route 2.143ns (83.128%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     0.991    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.105 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.473     2.578    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.752ns  (logic 0.435ns (15.804%)  route 2.317ns (84.196%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     0.991    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.105 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.647     2.752    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.820ns  (logic 1.577ns (7.574%)  route 19.243ns (92.426%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       19.243    20.696    graphics/sd/SW_IBUF[0]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.124    20.820 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000    20.820    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.436     0.711    graphics/sd/pixel_clock0
    SLICE_X36Y52         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[1]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.554ns  (logic 1.453ns (7.430%)  route 18.101ns (92.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       18.101    19.554    graphics/sd/SW_IBUF[0]
    SLICE_X42Y61         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.434     0.709    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.088ns  (logic 1.453ns (7.611%)  route 17.635ns (92.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.635    19.088    graphics/sd/SW_IBUF[0]
    SLICE_X40Y68         FDCE                                         f  graphics/sd/green_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[1]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.088ns  (logic 1.453ns (7.611%)  route 17.635ns (92.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.635    19.088    graphics/sd/SW_IBUF[0]
    SLICE_X40Y68         FDCE                                         f  graphics/sd/green_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.088ns  (logic 1.453ns (7.611%)  route 17.635ns (92.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.635    19.088    graphics/sd/SW_IBUF[0]
    SLICE_X40Y68         FDCE                                         f  graphics/sd/green_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.083ns  (logic 1.453ns (7.613%)  route 17.630ns (92.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.630    19.083    graphics/sd/SW_IBUF[0]
    SLICE_X41Y68         FDCE                                         f  graphics/sd/blue_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[1]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.083ns  (logic 1.453ns (7.613%)  route 17.630ns (92.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3622, routed)       17.630    19.083    graphics/sd/SW_IBUF[0]
    SLICE_X41Y68         FDCE                                         f  graphics/sd/blue_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.570    -1.426    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.326 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.510    -0.816    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.725 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          1.427     0.702    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.196     2.186    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[0]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.257ns  (logic 0.254ns (11.254%)  route 2.003ns (88.746%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.268     2.257    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[1]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.317ns  (logic 0.254ns (10.961%)  route 2.063ns (89.039%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.328     2.317    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.329ns  (logic 0.254ns (10.908%)  route 2.075ns (89.092%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE                         0.000     0.000 r  food/part/cur_row_reg[2]/C
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  food/part/cur_row_reg[2]/Q
                         net (fo=1, routed)           0.049     0.213    food/part/hs/red_out[3]_i_4_0[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.258 f  food/part/hs/red_out[3]_i_2/O
                         net (fo=3, routed)           0.686     0.945    food/part/hs/red_out[3]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  food/part/hs/red_out[3]_i_1/O
                         net (fo=4, routed)           1.339     2.329    graphics/sd/red_out_reg[2]_0[0]
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.829     0.363    graphics/sd/pixel_clock0
    SLICE_X42Y61         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.479ns (20.014%)  route 1.914ns (79.986%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.491    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.393    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.479ns (20.014%)  route 1.914ns (79.986%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.491    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.859     2.393    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.479ns (19.522%)  route 1.975ns (80.478%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.405     1.049    food/part/hs/exists
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.163 r  food/part/hs/blue_out[2]_i_2/O
                         net (fo=2, routed)           0.328     1.491    graphics/sd/blue_out_reg[0]_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.044     1.535 r  graphics/sd/blue_out[2]_i_1/O
                         net (fo=3, routed)           0.919     2.454    graphics/sd/blue_out0[2]
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.435ns (17.107%)  route 2.108ns (82.893%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     0.991    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.105 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.437     2.543    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[1]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.578ns  (logic 0.435ns (16.872%)  route 2.143ns (83.128%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     0.991    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.105 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.473     2.578    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X41Y68         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.752ns  (logic 0.435ns (15.804%)  route 2.317ns (84.196%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.322     0.463    snek/genblk1[99].part/hs/show_snake
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.508 r  snek/genblk1[99].part/hs/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.508    snek/genblk1[99].part_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.643 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=3, routed)           0.348     0.991    graphics/sd/exists
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.114     1.105 r  graphics/sd/green_out[3]_i_1__0/O
                         net (fo=4, routed)           1.647     2.752    graphics/sd/green_out[3]_i_1__0_n_0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.789    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.733 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.238    -0.494    graphics_n_9
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.465 r  h_count_reg[11]_i_2/O
                         net (fo=42, routed)          0.822     0.356    graphics/sd/pixel_clock0
    SLICE_X40Y68         FDCE                                         r  graphics/sd/green_out_reg[0]/C





