{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09384,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09919,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00615701,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00509899,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000686386,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00509899,
	"finish__design__instance__count__class:buffer": 40,
	"finish__design__instance__area__class:buffer": 59.584,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 25.004,
	"finish__design__instance__count__class:timing_repair_buffer": 14,
	"finish__design__instance__area__class:timing_repair_buffer": 12.768,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 11.97,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 5.586,
	"finish__design__instance__count__class:sequential_cell": 149,
	"finish__design__instance__area__class:sequential_cell": 678.566,
	"finish__design__instance__count__class:multi_input_combinational_cell": 361,
	"finish__design__instance__area__class:multi_input_combinational_cell": 634.676,
	"finish__design__instance__count": 605,
	"finish__design__instance__area": 1428.15,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.312075,
	"finish__clock__skew__setup": 0.00298476,
	"finish__clock__skew__hold": 0.00298476,
	"finish__timing__drv__max_slew_limit": 0.649255,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.876827,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00177109,
	"finish__power__switching__total": 0.000625251,
	"finish__power__leakage__total": 2.85053e-05,
	"finish__power__total": 0.00242485,
	"finish__design__io": 24,
	"finish__design__die__area": 243014,
	"finish__design__core__area": 240477,
	"finish__design__instance__count": 2009,
	"finish__design__instance__area": 1801.62,
	"finish__design__instance__count__stdcell": 2009,
	"finish__design__instance__area__stdcell": 1801.62,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00749184,
	"finish__design__instance__utilization__stdcell": 0.00749184,
	"finish__design__rows": 350,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 350,
	"finish__design__sites": 904050,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 904050,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}