

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_18_12'
================================================================
* Date:           Wed Dec 20 21:42:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  1.070 us|  1.070 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      105|      105|        43|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     745|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     745|     224|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_108_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln18_fu_102_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln20_fu_128_p2   |       xor|   0|  0|  65|          64|          65|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  92|          79|          76|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_14    |   9|          2|    7|         14|
    |i_fu_36                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |activations2_addr_reg_154          |   6|   0|    6|          0|
    |activations2_load_reg_160          |  64|   0|   64|          0|
    |add_i_reg_191                      |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i1_reg_196                     |  64|   0|   64|          0|
    |i_16_cast_reg_149                  |   7|   0|   64|         57|
    |i_fu_36                            |   7|   0|    7|          0|
    |mul_i_reg_181                      |  64|   0|   64|          0|
    |sub_i1_reg_176                     |  64|   0|   64|          0|
    |tmp_1_reg_186                      |  64|   0|   64|          0|
    |xor_ln20_reg_166                   |  64|   0|   64|          0|
    |activations2_addr_reg_154          |  64|  32|    6|          0|
    |activations2_load_reg_160          |  64|  32|   64|          0|
    |i_16_cast_reg_149                  |  64|  32|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 745|  96|  744|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6768_p_din0      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6768_p_din1      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6768_p_opcode    |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6768_p_dout0     |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6768_p_ce        |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6772_p_din0      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6772_p_din1      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6772_p_opcode    |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6772_p_dout0     |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6772_p_ce        |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6776_p_din0      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6776_p_din1      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6776_p_dout0     |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6776_p_ce        |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6784_p_din0      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6784_p_din1      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6784_p_dout0     |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6784_p_ce        |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6788_p_din0      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6788_p_din1      |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6788_p_dout0     |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|grp_fu_6788_p_ce        |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_18_12|  return value|
|activations2_address0   |  out|    6|   ap_memory|                        activations2|         array|
|activations2_ce0        |  out|    1|   ap_memory|                        activations2|         array|
|activations2_we0        |  out|    1|   ap_memory|                        activations2|         array|
|activations2_d0         |  out|   64|   ap_memory|                        activations2|         array|
|activations2_address1   |  out|    6|   ap_memory|                        activations2|         array|
|activations2_ce1        |  out|    1|   ap_memory|                        activations2|         array|
|activations2_q1         |   in|   64|   ap_memory|                        activations2|         array|
|dactivations2_address0  |  out|    6|   ap_memory|                       dactivations2|         array|
|dactivations2_ce0       |  out|    1|   ap_memory|                       dactivations2|         array|
|dactivations2_we0       |  out|    1|   ap_memory|                       dactivations2|         array|
|dactivations2_d0        |  out|   64|   ap_memory|                       dactivations2|         array|
+------------------------+-----+-----+------------+------------------------------------+--------------+

