# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P2 {F:/Work/FPGA/Board/Lab3/P2/p2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:03 on Feb 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P2" F:/Work/FPGA/Board/Lab3/P2/p2.v 
# -- Compiling module p2
# 
# Top level modules:
# 	p2
# End time: 02:44:03 on Feb 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P2 {F:/Work/FPGA/Board/Lab3/P2/p2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:44:03 on Feb 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P2" F:/Work/FPGA/Board/Lab3/P2/p2_tb.v 
# -- Compiling module p2_tb
# 
# Top level modules:
# 	p2_tb
# End time: 02:44:03 on Feb 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.p2_tb
# vsim work.p2_tb 
# Start time: 02:44:10 on Feb 18,2017
# Loading work.p2_tb
# Loading work.p2
add wave -position end  sim:/p2_tb/D
add wave -position end  sim:/p2_tb/Clk
add wave -position end  sim:/p2_tb/Qa
add wave -position end  sim:/p2_tb/Qb
run -all
# ** Note: $finish    : F:/Work/FPGA/Board/Lab3/P2/p2_tb.v(33)
#    Time: 60 ps  Iteration: 0  Instance: /p2_tb
# 1
# Break in Module p2_tb at F:/Work/FPGA/Board/Lab3/P2/p2_tb.v line 33
# End time: 02:45:57 on Feb 18,2017, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
