INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sources_1/new/carry_look_ahead_20_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_20_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sources_1/new/carry_look_ahead_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sources_1/new/carry_save_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_save_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sources_1/new/csa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sim_1/new/carry_save_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_save_adder_tb
