
<!--
**dtejaswarreddy10/dtejaswarreddy10** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

# ğŸ‘‹ Hi, I'm Tejeswara Reddy Dudyala  

ğŸš€ **ASIC RTL Design Engineer | VLSI Enthusiast | Digital Design & Verification Specialist**

---

### ğŸ’¡ About Me  
Iâ€™m an RTL Design Engineer with **2+ years of professional experience** in **Design and Verification**.  
I specialize in **FSM-based RTL design**, **protocol understanding**, and **verification using SystemVerilog & UVM**.  

Iâ€™m passionate about building optimized, high-performance digital systems and love to explore the complete **ASIC flow**, from RTL to GDS.

---

### ğŸ§  Technical Skills  

| Category | Skills |
|-----------|---------|
| **HDL / HDVL** | Verilog, SystemVerilog |
| **Tools** | Vivado, Questasim,Cadence(Virtuso),LTSpice,MATLAB |
| **Concepts** | FSM Design, CDC, Linting, ASIC Flow |
| **Protocols Worked On** | AMBA APB3, 10/100 APB Ethernet, DVB-S2, DVB-S2X , UART|
| **Protocols Known** | AXI4, SPI, DMA, FIFO |
| **Architectures** | RISC (MIPS), CISC (Basics) |
| **Scripting & Automation** | Python,Matlab with the help of LLM's |
| **Operating Systems** | Linux(Ubuntu), Windows |
| **Version Control** |  GitHub |
| **Hardware Known** |  Zedboard, ZC702, AdalmPluto, FMCommS4|

---

### ğŸŒ Connect With Me  

- ğŸ“§ **Email:** [dtejaswarreddy10@gmail.com](mailto:dtejaswarreddy10@gmail.com)  
- ğŸ’¼ **LinkedIn:** [linkedin.com/in/tejeswara-reddy-dudyala-74784821b](https://linkedin.com/in/tejeswara-reddy-dudyala-74784821b)
- ğŸŒ **Portfolio:** [dtejaswarreddy10.github.io/tejeswarareddydudyala](https://dtejaswarreddy10.github.io/tejeswarareddydudyala)
- ğŸ“ **Location:** Bangalore, India  

---

### Other Areas Of Intrest 

ğŸ’» Web or Android Application Building 
ğŸ” Knowing about the New Technologies   
ğŸ“˜ AI Automation Workflows
ğŸ§  Playing Badminton

---

> â€œDesigning efficient hardware is not just about logic â€” itâ€™s about logic that works flawlessly every single clock cycle.â€

---

â­ **If you like my work, consider giving my repositories a star!**
