
ubuntu-preinstalled/fgconsole:     file format elf32-littlearm


Disassembly of section .init:

00000744 <.init>:
 744:	push	{r3, lr}
 748:	bl	aa8 <__snprintf_chk@plt+0x23c>
 74c:	pop	{r3, pc}

Disassembly of section .plt:

00000750 <__cxa_finalize@plt-0x14>:
 750:	push	{lr}		; (str lr, [sp, #-4]!)
 754:	ldr	lr, [pc, #4]	; 760 <__cxa_finalize@plt-0x4>
 758:	add	lr, pc, lr
 75c:	ldr	pc, [lr, #8]!
 760:	andeq	r1, r1, r0, lsl r8

00000764 <__cxa_finalize@plt>:
 764:	add	ip, pc, #0, 12
 768:	add	ip, ip, #69632	; 0x11000
 76c:	ldr	pc, [ip, #2064]!	; 0x810

00000770 <dcgettext@plt>:
 770:	add	ip, pc, #0, 12
 774:	add	ip, ip, #69632	; 0x11000
 778:	ldr	pc, [ip, #2056]!	; 0x808

0000077c <__stack_chk_fail@plt>:
 77c:	add	ip, pc, #0, 12
 780:	add	ip, ip, #69632	; 0x11000
 784:	ldr	pc, [ip, #2048]!	; 0x800

00000788 <textdomain@plt>:
 788:	add	ip, pc, #0, 12
 78c:	add	ip, ip, #69632	; 0x11000
 790:	ldr	pc, [ip, #2040]!	; 0x7f8

00000794 <ioctl@plt>:
 794:	add	ip, pc, #0, 12
 798:	add	ip, ip, #69632	; 0x11000
 79c:	ldr	pc, [ip, #2032]!	; 0x7f0

000007a0 <puts@plt>:
 7a0:	add	ip, pc, #0, 12
 7a4:	add	ip, ip, #69632	; 0x11000
 7a8:	ldr	pc, [ip, #2024]!	; 0x7e8

000007ac <__libc_start_main@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #69632	; 0x11000
 7b4:	ldr	pc, [ip, #2016]!	; 0x7e0

000007b8 <strerror@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #69632	; 0x11000
 7c0:	ldr	pc, [ip, #2008]!	; 0x7d8

000007c4 <__vfprintf_chk@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #2000]!	; 0x7d0

000007d0 <__gmon_start__@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1992]!	; 0x7c8

000007dc <open@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1984]!	; 0x7c0

000007e8 <getopt_long@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1976]!	; 0x7b8

000007f4 <exit@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1968]!	; 0x7b0

00000800 <__errno_location@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1960]!	; 0x7a8

0000080c <__printf_chk@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1952]!	; 0x7a0

00000818 <__fprintf_chk@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1944]!	; 0x798

00000824 <setlocale@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1936]!	; 0x790

00000830 <strrchr@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1928]!	; 0x788

0000083c <bindtextdomain@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1920]!	; 0x780

00000848 <isatty@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1912]!	; 0x778

00000854 <abort@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1904]!	; 0x770

00000860 <close@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1896]!	; 0x768

0000086c <__snprintf_chk@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1888]!	; 0x760

Disassembly of section .text:

00000878 <.text>:
 878:	ldrdgt	pc, [r4, pc]!	; <UNPREDICTABLE>
 87c:	push	{r0, r3, r5, r6, r8, r9, fp, lr}
 880:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
 884:	ldrbtmi	fp, [ip], #169	; 0xa9
 888:			; <UNDEFINED> instruction: 0x460d461f
 88c:	strmi	r9, [r2], r3, lsl #6
 890:			; <UNDEFINED> instruction: 0x000fe8bc
 894:			; <UNDEFINED> instruction: 0xf8dfae17
 898:			; <UNDEFINED> instruction: 0x4634e190
 89c:	ldrdhi	pc, [ip, pc]
 8a0:	andls	pc, lr, r7, asr r8	; <UNPREDICTABLE>
 8a4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
 8a8:	ldrbtmi	ip, [r8], #1039	; 0x40f
 8ac:			; <UNDEFINED> instruction: 0x000fe8bc
 8b0:			; <UNDEFINED> instruction: 0xf8d99705
 8b4:	strgt	r7, [pc], #-0	; 8bc <__snprintf_chk@plt+0x50>
 8b8:			; <UNDEFINED> instruction: 0x000fe8bc
 8bc:	strgt	r9, [pc], #-1831	; 8c4 <__snprintf_chk@plt+0x58>
 8c0:	muleq	pc, ip, r8	; <UNPREDICTABLE>
 8c4:	andeq	lr, pc, r4, lsl #17
 8c8:	ldmdbmi	r9, {r1, r2, sp}^
 8cc:			; <UNDEFINED> instruction: 0xf7ff4479
 8d0:	ldmdbmi	r8, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
 8d4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
 8d8:	svc	0x00b0f7ff
 8dc:			; <UNDEFINED> instruction: 0xf7ff4640
 8e0:			; <UNDEFINED> instruction: 0xf8d5ef54
 8e4:			; <UNDEFINED> instruction: 0x212fb000
 8e8:			; <UNDEFINED> instruction: 0xf7ff4658
 8ec:	smlatblt	r8, r2, pc, lr	; <UNPREDICTABLE>
 8f0:	bleq	7ccf8 <progname@@Base+0x6acac>
 8f4:	strcs	r9, [r0], #-2563	; 0xfffff5fd
 8f8:	strtmi	r4, [r7], -pc, asr #22
 8fc:	teqhi	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
 900:	ldrbtmi	r5, [r8], #2259	; 0x8d3
 904:			; <UNDEFINED> instruction: 0xf8c39303
 908:	and	fp, r4, r0
 90c:	andsle	r2, r0, r8, ror #16
 910:	svclt	0x0008286e
 914:	ldrtmi	r2, [r3], -r1, lsl #8
 918:	strbmi	r9, [r2], -r0, lsl #14
 91c:	ldrbmi	r4, [r0], -r9, lsr #12
 920:	svc	0x0062f7ff
 924:	andle	r1, r6, r3, asr #24
 928:	rsble	r2, r6, r6, asr r8
 92c:	ldmdacs	pc!, {r1, r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
 930:			; <UNDEFINED> instruction: 0xf000d1f1
 934:	andcs	pc, r0, sp, lsl r9	; <UNPREDICTABLE>
 938:			; <UNDEFINED> instruction: 0xf984f000
 93c:	blle	808158 <progname@@Base+0x7f610c>
 940:	bge	22f6d8 <progname@@Base+0x21d68c>
 944:	tstmi	lr, r5, asr #4	; <UNPREDICTABLE>
 948:			; <UNDEFINED> instruction: 0xf7ff4628
 94c:	stmdacs	r0, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
 950:			; <UNDEFINED> instruction: 0x4628d036
 954:	vpmax.s8	d26, d5, d6
 958:			; <UNDEFINED> instruction: 0xf7ff6103
 95c:	stmdacs	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
 960:	ldmdbmi	r7!, {r1, r6, r8, ip, lr, pc}
 964:			; <UNDEFINED> instruction: 0xf8bd2001
 968:	ldrbtmi	r2, [r9], #-24	; 0xffffffe8
 96c:	svc	0x004ef7ff
 970:	andcs	r9, r0, r7, lsr #20
 974:	ldrdcc	pc, [r0], -r9
 978:			; <UNDEFINED> instruction: 0xd14f429a
 97c:	pop	{r0, r3, r5, ip, sp, pc}
 980:	ldmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 984:	andcs	r2, r0, r5, lsl #4
 988:			; <UNDEFINED> instruction: 0xf7ff4479
 98c:	strdcs	lr, [r0, -r2]
 990:	andcs	r4, r1, r2, lsl #12
 994:	blx	fe9bc99c <progname@@Base+0xfe9aa950>
 998:	sbcsle	r2, r2, r0, lsl #24
 99c:	bge	152244 <progname@@Base+0x1401f8>
 9a0:			; <UNDEFINED> instruction: 0x41acf44f
 9a4:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
 9a8:	blle	38a9b0 <progname@@Base+0x378964>
 9ac:	movwcc	r9, #6917	; 0x1b05
 9b0:	stmdbmi	r5!, {r0, r1, r3, ip, lr, pc}
 9b4:	bls	1489c0 <progname@@Base+0x136974>
 9b8:			; <UNDEFINED> instruction: 0xf7ff4479
 9bc:	ldrb	lr, [r7, r8, lsr #30]
 9c0:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
 9c4:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 9c8:			; <UNDEFINED> instruction: 0xf7ffe7d2
 9cc:	stmdbmi	r0!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
 9d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 9d4:	andcs	r6, r0, r4, lsl #16
 9d8:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 9dc:	strmi	r4, [r2], -r1, lsr #12
 9e0:			; <UNDEFINED> instruction: 0xf0002002
 9e4:			; <UNDEFINED> instruction: 0xe7e4fa7f
 9e8:	svc	0x000af7ff
 9ec:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
 9f0:	andcs	r6, r1, r1, lsl #16
 9f4:	blx	1dbc9fc <progname@@Base+0x1daa9b0>
 9f8:	ldmdbmi	r7, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
 9fc:	andcs	r2, r0, r5, lsl #4
 a00:			; <UNDEFINED> instruction: 0xf7ff4479
 a04:	blls	fc4e4 <progname@@Base+0xea498>
 a08:	blmi	51aa78 <progname@@Base+0x508a2c>
 a0c:			; <UNDEFINED> instruction: 0x4601447b
 a10:			; <UNDEFINED> instruction: 0xf7ff2001
 a14:	strdcs	lr, [r0], -ip
 a18:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a1c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 a20:	andeq	r1, r1, lr, ror r7
 a24:	andeq	r1, r1, sl, ror #13
 a28:	andeq	r0, r0, r8, ror r0
 a2c:	andeq	r0, r0, lr, ror #15
 a30:	andeq	r0, r0, r8, ror #17
 a34:	andeq	r0, r0, lr, lsr #15
 a38:	andeq	r0, r0, r4, ror r0
 a3c:			; <UNDEFINED> instruction: 0x000007b2
 a40:	muleq	r0, lr, r7
 a44:	andeq	r0, r0, r0, lsr r7
 a48:	andeq	r0, r0, r0, asr r7
 a4c:	andeq	r0, r0, sl, asr #14
 a50:	andeq	r0, r0, lr, lsl r7
 a54:	andeq	r0, r0, r6, lsr #14
 a58:	muleq	r0, ip, r6
 a5c:	muleq	r0, ip, r6
 a60:	bleq	3cba4 <progname@@Base+0x2ab58>
 a64:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a68:	strbtmi	fp, [sl], -r2, lsl #24
 a6c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a70:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a74:	ldrmi	sl, [sl], #776	; 0x308
 a78:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a7c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a80:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a84:			; <UNDEFINED> instruction: 0xf85a4b06
 a88:	stmdami	r6, {r0, r1, ip, sp}
 a8c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a90:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a94:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
 a98:	ldrdeq	r1, [r1], -r8
 a9c:	andeq	r0, r0, r8, rrx
 aa0:	andeq	r0, r0, r4, lsl #1
 aa4:	andeq	r0, r0, r8, lsl #1
 aa8:	ldr	r3, [pc, #20]	; ac4 <__snprintf_chk@plt+0x258>
 aac:	ldr	r2, [pc, #20]	; ac8 <__snprintf_chk@plt+0x25c>
 ab0:	add	r3, pc, r3
 ab4:	ldr	r2, [r3, r2]
 ab8:	cmp	r2, #0
 abc:	bxeq	lr
 ac0:	b	7d0 <__gmon_start__@plt>
 ac4:			; <UNDEFINED> instruction: 0x000114b8
 ac8:	andeq	r0, r0, r0, lsl #1
 acc:	blmi	1d2aec <progname@@Base+0x1c0aa0>
 ad0:	bmi	1d1cb8 <progname@@Base+0x1bfc6c>
 ad4:	addmi	r4, r3, #2063597568	; 0x7b000000
 ad8:	andle	r4, r3, sl, ror r4
 adc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ae0:	ldrmi	fp, [r8, -r3, lsl #2]
 ae4:	svclt	0x00004770
 ae8:	andeq	r1, r1, r4, ror r5
 aec:	andeq	r1, r1, r0, ror r5
 af0:	muleq	r1, r4, r4
 af4:	andeq	r0, r0, r0, ror r0
 af8:	blmi	252b20 <progname@@Base+0x240ad4>
 afc:	bmi	251ce4 <progname@@Base+0x23fc98>
 b00:	bne	651cf4 <progname@@Base+0x63fca8>
 b04:	addne	r4, r9, sl, ror r4
 b08:	bicsvc	lr, r1, r1, lsl #22
 b0c:	andle	r1, r3, r9, asr #32
 b10:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b14:	ldrmi	fp, [r8, -r3, lsl #2]
 b18:	svclt	0x00004770
 b1c:	andeq	r1, r1, r8, asr #10
 b20:	andeq	r1, r1, r4, asr #10
 b24:	andeq	r1, r1, r8, ror #8
 b28:	andeq	r0, r0, ip, lsl #1
 b2c:	blmi	2adf54 <progname@@Base+0x29bf08>
 b30:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 b34:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 b38:	blmi	26f0ec <progname@@Base+0x25d0a0>
 b3c:	ldrdlt	r5, [r3, -r3]!
 b40:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 b44:			; <UNDEFINED> instruction: 0xf7ff6818
 b48:			; <UNDEFINED> instruction: 0xf7ffee0e
 b4c:	blmi	1c0a50 <progname@@Base+0x1aea04>
 b50:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b54:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 b58:	andeq	r1, r1, r2, lsl r5
 b5c:	andeq	r1, r1, r8, lsr r4
 b60:	andeq	r0, r0, ip, rrx
 b64:			; <UNDEFINED> instruction: 0x000114be
 b68:	strdeq	r1, [r1], -r2
 b6c:	svclt	0x0000e7c4
 b70:	andcs	r4, r5, #3328	; 0xd00
 b74:	andcs	r4, r0, sp, lsl #22
 b78:	stmdbmi	sp, {r2, r3, r4, r5, r6, sl, lr}
 b7c:	addlt	fp, r3, r0, lsl #10
 b80:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
 b84:			; <UNDEFINED> instruction: 0xf7ff681d
 b88:	bmi	2bc360 <progname@@Base+0x2aa314>
 b8c:	blmi	288f98 <progname@@Base+0x276f4c>
 b90:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
 b94:	ldmdavs	r3, {r8, r9, ip, pc}
 b98:	strmi	r9, [r2], -r1, lsl #6
 b9c:			; <UNDEFINED> instruction: 0xf7ff4628
 ba0:	andcs	lr, r1, ip, lsr lr
 ba4:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 ba8:	strdeq	r1, [r1], -r4
 bac:	andeq	r0, r0, ip, ror r0
 bb0:	andeq	r0, r0, r2, lsr r4
 bb4:	andeq	r0, r0, r4, ror r0
 bb8:	andeq	r0, r0, sl, lsl r5
 bbc:	tstcs	r2, r0, lsl r5
 bc0:			; <UNDEFINED> instruction: 0xf7ff4604
 bc4:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
 bc8:	vldrlt	d13, [r0, #-0]
 bcc:	strtmi	r2, [r0], -r1, lsl #2
 bd0:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 bd4:	ble	ffe0abdc <progname@@Base+0xffdf8b90>
 bd8:	tstcs	r0, r0, lsr #12
 bdc:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
 be0:	rscvc	lr, r0, r0, asr #20
 be4:	svclt	0x0000bd10
 be8:	tstcs	r0, r4, lsl fp
 bec:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
 bf0:	addlt	fp, r3, r0, lsr r5
 bf4:			; <UNDEFINED> instruction: 0x4605589c
 bf8:	andne	pc, r3, sp, lsl #17
 bfc:	movwls	r6, #6179	; 0x1823
 c00:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 c04:	andcs	fp, r0, r0, lsr r9
 c08:	stmdavs	r3!, {r0, r9, fp, ip, pc}
 c0c:			; <UNDEFINED> instruction: 0xd112429a
 c10:	ldclt	0, cr11, [r0, #-12]!
 c14:			; <UNDEFINED> instruction: 0xf10d4628
 c18:			; <UNDEFINED> instruction: 0xf6440203
 c1c:			; <UNDEFINED> instruction: 0xf7ff3133
 c20:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
 c24:			; <UNDEFINED> instruction: 0xf89dd1ef
 c28:	stmdacc	r1, {r0, r1}
 c2c:	svclt	0x008c2801
 c30:	andcs	r2, r1, r0
 c34:			; <UNDEFINED> instruction: 0xf7ffe7e8
 c38:	svclt	0x0000eda2
 c3c:	andeq	r1, r1, lr, ror r3
 c40:	andeq	r0, r0, r8, ror r0
 c44:	mcrmi	5, 1, fp, cr9, cr0, {3}
 c48:	hvclt	33870	; 0x844e
 c4c:			; <UNDEFINED> instruction: 0xf7ff4605
 c50:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
 c54:			; <UNDEFINED> instruction: 0xf7ffdb38
 c58:	orrslt	pc, r0, #796	; 0x31c
 c5c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
 c60:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
 c64:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
 c68:	and	r3, r2, r4, lsl #10
 c6c:	bleq	13edc8 <progname@@Base+0x12cd7c>
 c70:			; <UNDEFINED> instruction: 0xf7ffb170
 c74:	cdpne	15, 0, cr15, cr4, cr3, {5}
 c78:			; <UNDEFINED> instruction: 0xf7ffdbf8
 c7c:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 c80:	strtmi	sp, [r0], -ip, ror #3
 c84:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
 c88:	bleq	13ede4 <progname@@Base+0x12cd98>
 c8c:	mvnsle	r2, r0, lsl #16
 c90:	strtmi	r4, [r0], -r4, lsl #12
 c94:			; <UNDEFINED> instruction: 0xffa8f7ff
 c98:	bicsle	r2, pc, r0, lsl #16
 c9c:	cfstrscs	mvf3, [r3], {1}
 ca0:	blmi	575484 <progname@@Base+0x563438>
 ca4:	ldmdbmi	r5, {r0, r2, r9, sp}
 ca8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 cac:			; <UNDEFINED> instruction: 0xf7ff681c
 cb0:	tstcs	r1, r0, ror #26
 cb4:	strtmi	r4, [r0], -r2, lsl #12
 cb8:	stc	7, cr15, [lr, #1020]!	; 0x3fc
 cbc:			; <UNDEFINED> instruction: 0xf7ff2001
 cc0:			; <UNDEFINED> instruction: 0x4620ed9a
 cc4:	stcl	7, cr15, [ip, #1020]	; 0x3fc
 cc8:	andcs	r4, r5, #11264	; 0x2c00
 ccc:	andcs	r4, r0, ip, lsl #18
 cd0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 cd4:			; <UNDEFINED> instruction: 0xf7ff681c
 cd8:	strtmi	lr, [fp], -ip, asr #26
 cdc:	strmi	r2, [r2], -r1, lsl #2
 ce0:			; <UNDEFINED> instruction: 0xf7ff4620
 ce4:	mulcs	r1, sl, sp
 ce8:	stc	7, cr15, [r4, #1020]	; 0x3fc
 cec:	andeq	r1, r1, r4, lsr #6
 cf0:	andeq	r1, r1, ip, ror #3
 cf4:	strdeq	r0, [r0], -r2
 cf8:	andeq	r0, r0, ip, ror r0
 cfc:	ldrdeq	r0, [r0], -r2
 d00:	muleq	r0, r6, r4
 d04:	svcmi	0x00f0e92d
 d08:			; <UNDEFINED> instruction: 0xf8dfb089
 d0c:	mvfgesp	f0, #0.0
 d10:			; <UNDEFINED> instruction: 0xf10d4a49
 d14:	stmdbmi	r9, {r2, r3, r9, fp}^
 d18:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
 d1c:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
 d20:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
 d24:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
 d28:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
 d2c:	ldrdmi	pc, [r0], -r9
 d30:	movwgt	r3, #13572	; 0x3504
 d34:	andsvc	r4, sl, r3, asr #16
 d38:	strls	r2, [r7], #-768	; 0xfffffd00
 d3c:			; <UNDEFINED> instruction: 0xf8ad4478
 d40:	and	r3, r2, r9, lsl r0
 d44:	bleq	13eea0 <progname@@Base+0x12ce54>
 d48:			; <UNDEFINED> instruction: 0xf7ffb1f8
 d4c:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
 d50:			; <UNDEFINED> instruction: 0xf7ffdbf8
 d54:	orrlt	pc, r8, r9, asr #30
 d58:			; <UNDEFINED> instruction: 0xf6444652
 d5c:	strtmi	r3, [r0], -r4, asr #2
 d60:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
 d64:	blle	24ad6c <progname@@Base+0x238d20>
 d68:	blcs	e797c <progname@@Base+0xd5930>
 d6c:	blcs	74eb8 <progname@@Base+0x62e6c>
 d70:			; <UNDEFINED> instruction: 0xf1b7bf08
 d74:	svclt	0x00083fff
 d78:	rscle	r4, r3, r7, lsr #12
 d7c:			; <UNDEFINED> instruction: 0xf7ff4620
 d80:			; <UNDEFINED> instruction: 0xf855ed70
 d84:	stmdacs	r0, {r2, r8, r9, fp}
 d88:			; <UNDEFINED> instruction: 0xf8dfd1df
 d8c:			; <UNDEFINED> instruction: 0xf10db0bc
 d90:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
 d94:	strd	r4, [r2], -fp
 d98:	cfstr32cs	mvfx3, [sp, #-4]
 d9c:	movwcs	sp, #12327	; 0x3027
 da0:	ldrmi	r2, [r9], -r1, lsl #4
 da4:	strlt	lr, [r0, #-2509]	; 0xfffff633
 da8:			; <UNDEFINED> instruction: 0xf7ff4650
 dac:	ldrtmi	lr, [r0], -r0, ror #26
 db0:			; <UNDEFINED> instruction: 0xff04f7ff
 db4:	blle	ffbc85cc <progname@@Base+0xffbb6580>
 db8:			; <UNDEFINED> instruction: 0xff16f7ff
 dbc:	bge	ed3e4 <progname@@Base+0xdb398>
 dc0:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
 dc4:			; <UNDEFINED> instruction: 0xf7ff4620
 dc8:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
 dcc:	blls	f79f8 <progname@@Base+0xe59ac>
 dd0:	andsle	r2, lr, r3, lsl #22
 dd4:	svclt	0x00082b01
 dd8:	svccc	0x00fff1b7
 ddc:	strtmi	fp, [r7], -r8, lsl #30
 de0:			; <UNDEFINED> instruction: 0x4620d0da
 de4:			; <UNDEFINED> instruction: 0xf7ff3501
 de8:	stccs	13, cr14, [sp, #-240]	; 0xffffff10
 dec:	blmi	5f5550 <progname@@Base+0x5e3504>
 df0:	ldmdbmi	r7, {r0, r2, r9, sp}
 df4:			; <UNDEFINED> instruction: 0xf8582000
 df8:	ldrbtmi	r3, [r9], #-3
 dfc:			; <UNDEFINED> instruction: 0xf7ff681c
 e00:			; <UNDEFINED> instruction: 0x2101ecb8
 e04:	strtmi	r4, [r0], -r2, lsl #12
 e08:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
 e0c:			; <UNDEFINED> instruction: 0xf7ff2001
 e10:	ldclne	12, cr14, [fp], #-968	; 0xfffffc38
 e14:	bls	1f523c <progname@@Base+0x1e31f0>
 e18:			; <UNDEFINED> instruction: 0xf8d94620
 e1c:	addsmi	r3, sl, #0
 e20:	andlt	sp, r9, r6, lsl #2
 e24:	svchi	0x00f0e8bd
 e28:			; <UNDEFINED> instruction: 0xf7ff4638
 e2c:			; <UNDEFINED> instruction: 0xe7f2ed1a
 e30:	stc	7, cr15, [r4], #1020	; 0x3fc
 e34:	andeq	r1, r1, r4, asr r2
 e38:	andeq	r0, r0, r2, lsr r4
 e3c:	andeq	r0, r0, r8, ror r0
 e40:	andeq	r1, r1, r6, lsr #2
 e44:	andeq	r0, r0, ip, lsl r4
 e48:	andeq	r0, r0, r4, lsr #8
 e4c:	andeq	r0, r0, ip, ror r0
 e50:	andeq	r0, r0, r2, lsl #7
 e54:	tstcs	r1, lr, lsl #8
 e58:	ldrblt	r4, [r0, #2844]!	; 0xb1c
 e5c:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
 e60:	bge	26d078 <progname@@Base+0x25b02c>
 e64:			; <UNDEFINED> instruction: 0x46064c1b
 e68:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
 e6c:	blvc	13efbc <progname@@Base+0x12cf70>
 e70:	ldrdgt	pc, [r0], -r5
 e74:	bmi	665684 <progname@@Base+0x653638>
 e78:	andgt	pc, ip, sp, asr #17
 e7c:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
 e80:	ldmdapl	ip, {r0, sl, ip, pc}
 e84:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
 e88:			; <UNDEFINED> instruction: 0xf7ff681b
 e8c:	ldrtmi	lr, [sl], -r6, asr #25
 e90:	tstcs	r1, r0, lsr #16
 e94:			; <UNDEFINED> instruction: 0xf7ff9b02
 e98:	mcrcs	12, 0, lr, cr0, cr6, {4}
 e9c:	ldrtmi	sp, [r0], -sl, lsl #26
 ea0:			; <UNDEFINED> instruction: 0xf7ff6824
 ea4:	bmi	3bc0d4 <progname@@Base+0x3aa088>
 ea8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 eac:	strtmi	r4, [r0], -r3, lsl #12
 eb0:	ldc	7, cr15, [r2], #1020	; 0x3fc
 eb4:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
 eb8:			; <UNDEFINED> instruction: 0xd104429a
 ebc:	pop	{r2, ip, sp, pc}
 ec0:	strdlt	r4, [r3], -r0
 ec4:			; <UNDEFINED> instruction: 0xf7ff4770
 ec8:	svclt	0x0000ec5a
 ecc:	andeq	r1, r1, r0, lsl r1
 ed0:	andeq	r0, r0, r8, ror r0
 ed4:	andeq	r0, r0, r4, ror r0
 ed8:	andeq	r0, r0, ip, ror r0
 edc:	andeq	r0, r0, r2, ror r3
 ee0:	andeq	r0, r0, lr, asr #6
 ee4:	strmi	fp, [r6], -ip, lsl #8
 ee8:			; <UNDEFINED> instruction: 0x460d4b19
 eec:	addlt	fp, r4, r0, lsl #11
 ef0:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
 ef4:	ldfeqd	f7, [r8], {13}
 ef8:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
 efc:	ldmpl	sl, {r0, r8, sp}
 f00:	blvc	13f078 <progname@@Base+0x12d02c>
 f04:	andgt	pc, r8, sp, asr #17
 f08:	ldrdgt	pc, [r0], -r2
 f0c:			; <UNDEFINED> instruction: 0xf8cd4a14
 f10:	ldrbtmi	ip, [sl], #-12
 f14:	strls	r5, [r1], #-2332	; 0xfffff6e4
 f18:	blls	56f90 <progname@@Base+0x44f44>
 f1c:	ldmdavs	fp, {r5, fp, sp, lr}
 f20:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
 f24:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
 f28:	blls	89334 <progname@@Base+0x772e8>
 f2c:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
 f30:	stcle	13, cr2, [sl, #-0]
 f34:	stmdavs	r4!, {r3, r5, r9, sl, lr}
 f38:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
 f3c:	tstcs	r1, r9, lsl #20
 f40:			; <UNDEFINED> instruction: 0x4603447a
 f44:			; <UNDEFINED> instruction: 0xf7ff4620
 f48:	ldrtmi	lr, [r0], -r8, ror #24
 f4c:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
 f50:	andeq	r1, r1, sl, ror r0
 f54:	andeq	r0, r0, r8, ror r0
 f58:	andeq	r0, r0, r4, ror r0
 f5c:	andeq	r0, r0, ip, ror r0
 f60:	ldrdeq	r0, [r0], -lr
 f64:			; <UNDEFINED> instruction: 0x000002b8
 f68:	mvnsmi	lr, #737280	; 0xb4000
 f6c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 f70:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 f74:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 f78:	bl	ff93ef7c <progname@@Base+0xff92cf30>
 f7c:	blne	1d92178 <progname@@Base+0x1d8012c>
 f80:	strhle	r1, [sl], -r6
 f84:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 f88:			; <UNDEFINED> instruction: 0xf8553401
 f8c:	strbmi	r3, [sl], -r4, lsl #30
 f90:	ldrtmi	r4, [r8], -r1, asr #12
 f94:	adcmi	r4, r6, #152, 14	; 0x2600000
 f98:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 f9c:	svclt	0x000083f8
 fa0:	ldrdeq	r0, [r1], -r6
 fa4:	andeq	r0, r1, ip, asr #29
 fa8:	svclt	0x00004770

Disassembly of section .fini:

00000fac <.fini>:
 fac:	push	{r3, lr}
 fb0:	pop	{r3, pc}
