

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Mon Apr 19 21:52:33 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         189609
FF:          229161
DSP:           2065
BRAM:           754
SRL:          41483
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.513
Timing met
