$date
	Thu Jan 27 21:00:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % t $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#20
1$
#40
0$
#50
1%
#60
1$
#80
0$
#100
1!
0"
1$
0%
1#
#120
0$
#140
1$
#150
1%
#160
0$
#180
1$
#200
0$
0%
0#
#220
1$
#240
0$
#250
1%
#260
0!
1"
1$
#280
0$
#300
1!
0"
1$
0%
1#
#320
0$
#340
1$
#350
1%
#360
0$
#380
1$
#400
0$
0%
0#
#420
1$
#440
0$
#450
1%
#460
0!
1"
1$
#480
0$
#500
1!
0"
1$
0%
1#
