

================================================================
== Vivado HLS Report for 'g_rg_t'
================================================================
* Date:           Sat May 18 23:37:39 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+-------+-----+-----+-----+-----+---------+
        |                   |       |  Latency  |  Interval | Pipeline|
        |      Instance     | Module| min | max | min | max |   Type  |
        +-------------------+-------+-----+-----+-----+-----+---------+
        |grp_unite_fu_1187  |unite  |  394|  394|  394|  394|   none  |
        +-------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------+-----+-----+------------+-----------+-----------+--------+----------+
        |                   |  Latency  |  Iteration |  Initiation Interval  |  Trip  |          |
        |     Loop Name     | min | max |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------+-----+-----+------------+-----------+-----------+--------+----------+
        |- transit_loop_rg  |    ?|    ?| 443 ~ 4507 |          -|          -|       ?|    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |    0|  240|          15|          -|          -| 0 ~ 16 |    no    |
        | + build_loop      |   15|  240|          15|          -|          -| 1 ~ 16 |    no    |
        +-------------------+-----+-----+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+---------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT   | URAM|
+-----------------+---------+-------+--------+---------+-----+
|DSP              |        -|      -|       -|        -|    -|
|Expression       |        -|      -|       0|    10952|    -|
|FIFO             |        -|      -|       -|        -|    -|
|Instance         |       30|      -|   75541|  1097260|    -|
|Memory           |        -|      -|       -|        -|    -|
|Multiplexer      |        -|      -|       -|     2914|    -|
|Register         |        -|      -|   25753|        -|    -|
+-----------------+---------+-------+--------+---------+-----+
|Total            |       30|      0|  101294|  1111126|    0|
+-----------------+---------+-------+--------+---------+-----+
|Available        |      960|   1824|  433920|   216960|   64|
+-----------------+---------+-------+--------+---------+-----+
|Utilization (%)  |        3|      0|      23|      512|    0|
+-----------------+---------+-------+--------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-------+---------+
    |         Instance        |         Module        | BRAM_18K| DSP48E|   FF  |   LUT   |
    +-------------------------+-----------------------+---------+-------+-------+---------+
    |g_rg_t_AXILiteS_s_axi_U  |g_rg_t_AXILiteS_s_axi  |        0|      0|    182|      296|
    |g_rg_t_control_s_axi_U   |g_rg_t_control_s_axi   |        0|      0|     68|      104|
    |g_rg_t_gmem_m_axi_U      |g_rg_t_gmem_m_axi      |       30|      0|   1415|     1585|
    |grp_unite_fu_1187        |unite                  |        0|      0|  73876|  1095275|
    +-------------------------+-----------------------+---------+-------+-------+---------+
    |Total                    |                       |       30|      0|  75541|  1097260|
    +-------------------------+-----------------------+---------+-------+-------+---------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |adjs_data_V8_sum10_fu_2146_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum11_fu_2172_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum12_fu_2221_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum13_fu_2247_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum14_fu_2296_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum15_fu_2322_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum16_fu_2371_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum17_fu_2397_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum18_fu_2446_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum19_fu_2472_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum1_fu_1921_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum20_fu_2521_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum21_fu_2547_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum22_fu_2596_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum23_fu_2622_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum24_fu_2671_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum25_fu_2697_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum26_fu_2746_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum27_fu_2772_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum28_fu_2821_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum29_fu_2847_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum2_fu_1947_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum30_fu_2900_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum31_fu_2905_p2     |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum3_fu_1996_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum4_fu_2022_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum5_fu_2071_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum6_fu_1771_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum7_fu_1797_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum8_fu_1846_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum9_fu_2097_p2      |     +    |      0|  0|   39|          32|          32|
    |adjs_data_V8_sum_fu_1872_p2       |     +    |      0|  0|   39|          32|          32|
    |b_1_10_fu_2582_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_11_fu_2657_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_12_fu_2732_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_13_fu_2807_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_14_fu_2886_p2                 |     +    |      0|  0|   15|           6|           2|
    |b_1_1_fu_1832_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_2_fu_1907_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_3_fu_1982_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_4_fu_2057_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_5_fu_2132_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_6_fu_2207_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_7_fu_2282_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_8_fu_2357_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_9_fu_2432_p2                  |     +    |      0|  0|   15|           6|           2|
    |b_1_fu_1757_p2                    |     +    |      0|  0|   15|           6|           2|
    |b_1_s_fu_2507_p2                  |     +    |      0|  0|   15|           6|           2|
    |g_data_V4_sum_fu_1275_p2          |     +    |      0|  0|   39|          32|          32|
    |i_1_fu_1269_p2                    |     +    |      0|  0|   38|          31|           1|
    |numadjs_10_fu_1654_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_11_fu_1670_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_12_fu_1689_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_13_fu_1708_p2             |     +    |      0|  0|   12|           1|           4|
    |numadjs_14_fu_1729_p2             |     +    |      0|  0|   15|           1|           5|
    |numadjs_1_fu_1635_p2              |     +    |      0|  0|   12|           1|           4|
    |numadjs_2_fu_1482_p2              |     +    |      0|  0|    9|           1|           2|
    |numadjs_3_fu_1504_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_4_fu_1523_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_5_fu_1542_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_6_fu_1558_p2              |     +    |      0|  0|   11|           1|           3|
    |numadjs_7_fu_1581_p2              |     +    |      0|  0|   12|           1|           4|
    |numadjs_8_fu_1600_p2              |     +    |      0|  0|   12|           1|           4|
    |numadjs_9_fu_1616_p2              |     +    |      0|  0|   12|           1|           4|
    |out_data_V6_sum_fu_3417_p2        |     +    |      0|  0|   39|          32|          32|
    |rg_data_V2_sum10_fu_2529_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum11_fu_2604_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum12_fu_2679_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum13_fu_2754_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum14_fu_2829_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum15_fu_2913_p2       |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum1_fu_1854_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum2_fu_1929_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum3_fu_2004_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum4_fu_2079_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum5_fu_2154_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum6_fu_2229_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum7_fu_2304_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum8_fu_2379_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum9_fu_2454_p2        |     +    |      0|  0|   40|          33|          33|
    |rg_data_V2_sum_fu_1779_p2         |     +    |      0|  0|   40|          33|          33|
    |ap_block_state103                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state132                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state161                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state190                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state219                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state248                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state277                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state306                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state335                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state364                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state393                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state422                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state45                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state451                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state480                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state74                  |    and   |      0|  0|    2|           1|           1|
    |tmp_2_10_fu_1649_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_11_fu_1665_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_12_fu_1684_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_13_fu_1703_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_14_fu_1724_p2               |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_1_fu_1449_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_2_fu_1454_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_3_fu_1499_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_4_fu_1518_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_5_fu_1537_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_6_fu_1553_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_7_fu_1576_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_8_fu_1595_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_9_fu_1611_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_fu_1444_p2                  |   icmp   |      0|  0|   20|          32|           2|
    |tmp_2_s_fu_1630_p2                |   icmp   |      0|  0|   20|          32|           2|
    |tmp_4_10_fu_3313_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_11_fu_3345_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_12_fu_3380_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_13_fu_3412_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_14_fu_3448_p2               |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_1_fu_2984_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_2_fu_3016_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_3_fu_3048_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_4_fu_3083_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_5_fu_3115_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_6_fu_3147_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_7_fu_3182_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_8_fu_3214_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_9_fu_3246_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_4_fu_2952_p2                  |   icmp   |      0|  0|   20|          32|           1|
    |tmp_4_s_fu_3281_p2                |   icmp   |      0|  0|   20|          32|          32|
    |tmp_5_10_fu_2576_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_11_fu_2651_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_12_fu_2726_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_13_fu_2801_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_14_fu_2876_p2               |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_1_fu_1826_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_2_fu_1901_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_3_fu_1976_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_4_fu_2051_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_5_fu_2126_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_6_fu_2201_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_7_fu_2276_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_8_fu_2351_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_9_fu_2426_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_fu_1751_p2                  |   icmp   |      0|  0|   11|           6|           1|
    |tmp_5_s_fu_2501_p2                |   icmp   |      0|  0|   11|           6|           1|
    |tmp_fu_1264_p2                    |   icmp   |      0|  0|   20|          32|          32|
    |ap_block_state3_io                |    or    |      0|  0|    2|           1|           1|
    |adj_out_data_V_3_10_fu_3329_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_11_fu_3362_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_12_fu_3395_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_13_fu_3432_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_14_fu_3465_p3    |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_1_fu_3000_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_2_fu_3032_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_3_fu_3065_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_4_fu_3098_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_5_fu_3131_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_6_fu_3164_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_7_fu_3197_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_8_fu_3230_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_9_fu_3263_p3     |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_fu_2967_p3       |  select  |      0|  0|  476|           1|         512|
    |adj_out_data_V_3_s_fu_3296_p3     |  select  |      0|  0|  476|           1|         512|
    |numadjs_1_11_numadjs_fu_1676_p3   |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_13_numadjs_fu_1713_p3   |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_1_fu_1475_p3            |  select  |      0|  0|    2|           1|           2|
    |numadjs_1_1_numadjs_2_fu_1488_p3  |  select  |      0|  0|    2|           1|           2|
    |numadjs_1_2_fu_1695_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_3_fu_1510_p3            |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_3_numadjs_4_fu_1529_p3  |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_5_fu_1547_p3            |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_5_numadjs_6_fu_1564_p3  |  select  |      0|  0|    3|           1|           3|
    |numadjs_1_7_fu_1587_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_7_numadjs_8_fu_1605_p3  |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_9_fu_1622_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_9_numadjs_s_fu_1641_p3  |  select  |      0|  0|    4|           1|           4|
    |numadjs_1_s_fu_1659_p3            |  select  |      0|  0|    4|           1|           4|
    |numadjs_s_fu_1468_p3              |  select  |      0|  0|    3|           1|           1|
    |tmp_1937_fu_1735_p3               |  select  |      0|  0|    5|           1|           5|
    |not_tmp_2_fu_1459_p2              |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|10952|        2959|       10526|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+------+-----------+-----+-----------+
    |             Name            |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                    |  2141|        499|    1|        499|
    |ap_sig_ioackin_gmem_ARREADY  |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |     9|          2|    1|          2|
    |b1_10_reg_1142               |     9|          2|    6|         12|
    |b1_11_reg_1151               |     9|          2|    6|         12|
    |b1_12_reg_1160               |     9|          2|    6|         12|
    |b1_13_reg_1169               |     9|          2|    6|         12|
    |b1_14_reg_1178               |     9|          2|    6|         12|
    |b1_1_reg_1052                |     9|          2|    6|         12|
    |b1_2_reg_1061                |     9|          2|    6|         12|
    |b1_3_reg_1070                |     9|          2|    6|         12|
    |b1_4_reg_1079                |     9|          2|    6|         12|
    |b1_5_reg_1088                |     9|          2|    6|         12|
    |b1_6_reg_1097                |     9|          2|    6|         12|
    |b1_7_reg_1106                |     9|          2|    6|         12|
    |b1_8_reg_1115                |     9|          2|    6|         12|
    |b1_9_reg_1124                |     9|          2|    6|         12|
    |b1_reg_1043                  |     9|          2|    6|         12|
    |b1_s_reg_1133                |     9|          2|    6|         12|
    |gmem_ARADDR                  |   157|         35|   32|       1120|
    |gmem_ARBURST                 |     9|          2|    2|          4|
    |gmem_ARCACHE                 |     9|          2|    4|          8|
    |gmem_ARID                    |     9|          2|    1|          2|
    |gmem_ARLEN                   |    15|          3|   32|         96|
    |gmem_ARLOCK                  |     9|          2|    2|          4|
    |gmem_ARPROT                  |     9|          2|    3|          6|
    |gmem_ARQOS                   |     9|          2|    4|          8|
    |gmem_ARREGION                |     9|          2|    4|          8|
    |gmem_ARSIZE                  |     9|          2|    3|          6|
    |gmem_ARUSER                  |     9|          2|    1|          2|
    |gmem_ARVALID                 |    15|          3|    1|          3|
    |gmem_AWADDR                  |    93|         19|   32|        608|
    |gmem_AWLEN                   |    15|          3|   32|         96|
    |gmem_RREADY                  |    15|          3|    1|          3|
    |gmem_WDATA                   |   157|         35|  512|      17920|
    |gmem_blk_n_AR                |     9|          2|    1|          2|
    |gmem_blk_n_AW                |     9|          2|    1|          2|
    |gmem_blk_n_B                 |     9|          2|    1|          2|
    |gmem_blk_n_R                 |     9|          2|    1|          2|
    |gmem_blk_n_W                 |     9|          2|    1|          2|
    |i_reg_1032                   |     9|          2|   31|         62|
    +-----------------------------+------+-----------+-----+-----------+
    |Total                        |  2914|        668|  802|      20663|
    +-----------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |N_read_reg_3483                 |   32|   0|   32|          0|
    |adj_out_data_V_3_11_reg_4822    |  512|   0|  512|          0|
    |adj_out_data_V_3_12_reg_4833    |  512|   0|  512|          0|
    |adj_out_data_V_3_14_reg_4849    |  512|   0|  512|          0|
    |adj_out_data_V_3_1_reg_4745     |  512|   0|  512|          0|
    |adj_out_data_V_3_3_reg_4756     |  512|   0|  512|          0|
    |adj_out_data_V_3_4_reg_4767     |  512|   0|  512|          0|
    |adj_out_data_V_3_6_reg_4778     |  512|   0|  512|          0|
    |adj_out_data_V_3_7_reg_4789     |  512|   0|  512|          0|
    |adj_out_data_V_3_9_reg_4800     |  512|   0|  512|          0|
    |adj_out_data_V_3_reg_4734       |  512|   0|  512|          0|
    |adj_out_data_V_3_s_reg_4811     |  512|   0|  512|          0|
    |adj_out_data_V_reg_4723         |    0|   0|  512|        512|
    |adjs_data_V7_reg_3488           |   26|   0|   26|          0|
    |adjs_data_V8_sum10_reg_4125     |   32|   0|   32|          0|
    |adjs_data_V8_sum11_reg_4141     |   32|   0|   32|          0|
    |adjs_data_V8_sum12_reg_4181     |   32|   0|   32|          0|
    |adjs_data_V8_sum13_reg_4197     |   32|   0|   32|          0|
    |adjs_data_V8_sum14_reg_4237     |   32|   0|   32|          0|
    |adjs_data_V8_sum15_reg_4253     |   32|   0|   32|          0|
    |adjs_data_V8_sum16_reg_4293     |   32|   0|   32|          0|
    |adjs_data_V8_sum17_reg_4309     |   32|   0|   32|          0|
    |adjs_data_V8_sum18_reg_4349     |   32|   0|   32|          0|
    |adjs_data_V8_sum19_reg_4365     |   32|   0|   32|          0|
    |adjs_data_V8_sum1_reg_3957      |   32|   0|   32|          0|
    |adjs_data_V8_sum20_reg_4405     |   32|   0|   32|          0|
    |adjs_data_V8_sum21_reg_4421     |   32|   0|   32|          0|
    |adjs_data_V8_sum22_reg_4461     |   32|   0|   32|          0|
    |adjs_data_V8_sum23_reg_4477     |   32|   0|   32|          0|
    |adjs_data_V8_sum24_reg_4517     |   32|   0|   32|          0|
    |adjs_data_V8_sum25_reg_4533     |   32|   0|   32|          0|
    |adjs_data_V8_sum26_reg_4573     |   32|   0|   32|          0|
    |adjs_data_V8_sum27_reg_4589     |   32|   0|   32|          0|
    |adjs_data_V8_sum28_reg_4629     |   32|   0|   32|          0|
    |adjs_data_V8_sum29_reg_4645     |   32|   0|   32|          0|
    |adjs_data_V8_sum2_reg_3973      |   32|   0|   32|          0|
    |adjs_data_V8_sum30_reg_4680     |   32|   0|   32|          0|
    |adjs_data_V8_sum31_reg_4685     |   32|   0|   32|          0|
    |adjs_data_V8_sum3_reg_4013      |   32|   0|   32|          0|
    |adjs_data_V8_sum4_reg_4029      |   32|   0|   32|          0|
    |adjs_data_V8_sum5_reg_4069      |   32|   0|   32|          0|
    |adjs_data_V8_sum6_reg_3845      |   32|   0|   32|          0|
    |adjs_data_V8_sum7_reg_3861      |   32|   0|   32|          0|
    |adjs_data_V8_sum8_reg_3901      |   32|   0|   32|          0|
    |adjs_data_V8_sum9_reg_4085      |   32|   0|   32|          0|
    |adjs_data_V8_sum_reg_3917       |   32|   0|   32|          0|
    |ap_CS_fsm                       |  498|   0|  498|          0|
    |ap_reg_ioackin_gmem_ARREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY      |    1|   0|    1|          0|
    |b1_10_cast_reg_4448             |   31|   0|   31|          0|
    |b1_10_reg_1142                  |    6|   0|    6|          0|
    |b1_11_cast_reg_4504             |   31|   0|   31|          0|
    |b1_11_reg_1151                  |    6|   0|    6|          0|
    |b1_12_cast_reg_4560             |   31|   0|   31|          0|
    |b1_12_reg_1160                  |    6|   0|    6|          0|
    |b1_13_cast_reg_4616             |   31|   0|   31|          0|
    |b1_13_reg_1169                  |    6|   0|    6|          0|
    |b1_14_reg_1178                  |    6|   0|    6|          0|
    |b1_1_cast_reg_3888              |   31|   0|   31|          0|
    |b1_1_reg_1052                   |    6|   0|    6|          0|
    |b1_2_cast_reg_3944              |   31|   0|   31|          0|
    |b1_2_reg_1061                   |    6|   0|    6|          0|
    |b1_3_cast_reg_4000              |   31|   0|   31|          0|
    |b1_3_reg_1070                   |    6|   0|    6|          0|
    |b1_4_cast_reg_4056              |   31|   0|   31|          0|
    |b1_4_reg_1079                   |    6|   0|    6|          0|
    |b1_5_cast_reg_4112              |   31|   0|   31|          0|
    |b1_5_reg_1088                   |    6|   0|    6|          0|
    |b1_6_cast_reg_4168              |   31|   0|   31|          0|
    |b1_6_reg_1097                   |    6|   0|    6|          0|
    |b1_7_cast_reg_4224              |   31|   0|   31|          0|
    |b1_7_reg_1106                   |    6|   0|    6|          0|
    |b1_8_cast_reg_4280              |   31|   0|   31|          0|
    |b1_8_reg_1115                   |    6|   0|    6|          0|
    |b1_9_cast_reg_4336              |   31|   0|   31|          0|
    |b1_9_reg_1124                   |    6|   0|    6|          0|
    |b1_cast_33_reg_4392             |   31|   0|   31|          0|
    |b1_cast_reg_3832                |   31|   0|   31|          0|
    |b1_reg_1043                     |    6|   0|    6|          0|
    |b1_s_reg_1133                   |    6|   0|    6|          0|
    |b_1_10_reg_4456                 |    6|   0|    6|          0|
    |b_1_11_reg_4512                 |    6|   0|    6|          0|
    |b_1_12_reg_4568                 |    6|   0|    6|          0|
    |b_1_13_reg_4624                 |    6|   0|    6|          0|
    |b_1_14_reg_4675                 |    6|   0|    6|          0|
    |b_1_1_reg_3896                  |    6|   0|    6|          0|
    |b_1_2_reg_3952                  |    6|   0|    6|          0|
    |b_1_3_reg_4008                  |    6|   0|    6|          0|
    |b_1_4_reg_4064                  |    6|   0|    6|          0|
    |b_1_5_reg_4120                  |    6|   0|    6|          0|
    |b_1_6_reg_4176                  |    6|   0|    6|          0|
    |b_1_7_reg_4232                  |    6|   0|    6|          0|
    |b_1_8_reg_4288                  |    6|   0|    6|          0|
    |b_1_9_reg_4344                  |    6|   0|    6|          0|
    |b_1_reg_3840                    |    6|   0|    6|          0|
    |b_1_s_reg_4400                  |    6|   0|    6|          0|
    |g_data_V4_sum_reg_3610          |   32|   0|   32|          0|
    |gmem_addr_11_read_reg_4051      |  512|   0|  512|          0|
    |gmem_addr_12_read_reg_4034      |  512|   0|  512|          0|
    |gmem_addr_14_read_reg_4107      |  512|   0|  512|          0|
    |gmem_addr_15_read_reg_4090      |  512|   0|  512|          0|
    |gmem_addr_17_read_reg_4163      |  512|   0|  512|          0|
    |gmem_addr_18_read_reg_4146      |  512|   0|  512|          0|
    |gmem_addr_20_read_reg_4219      |  512|   0|  512|          0|
    |gmem_addr_21_read_reg_4202      |  512|   0|  512|          0|
    |gmem_addr_23_read_reg_4275      |  512|   0|  512|          0|
    |gmem_addr_24_read_reg_4258      |  512|   0|  512|          0|
    |gmem_addr_26_read_reg_4331      |  512|   0|  512|          0|
    |gmem_addr_27_read_reg_4314      |  512|   0|  512|          0|
    |gmem_addr_29_read_reg_4387      |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_3883       |  512|   0|  512|          0|
    |gmem_addr_30_read_reg_4370      |  512|   0|  512|          0|
    |gmem_addr_32_read_reg_4443      |  512|   0|  512|          0|
    |gmem_addr_33_read_reg_4426      |  512|   0|  512|          0|
    |gmem_addr_35_read_reg_4499      |  512|   0|  512|          0|
    |gmem_addr_36_read_reg_4482      |  512|   0|  512|          0|
    |gmem_addr_38_read_reg_4555      |  512|   0|  512|          0|
    |gmem_addr_39_read_reg_4538      |  512|   0|  512|          0|
    |gmem_addr_3_read_reg_3866       |  512|   0|  512|          0|
    |gmem_addr_41_read_reg_4611      |  512|   0|  512|          0|
    |gmem_addr_42_read_reg_4594      |  512|   0|  512|          0|
    |gmem_addr_44_read_reg_4667      |  512|   0|  512|          0|
    |gmem_addr_45_read_reg_4650      |  512|   0|  512|          0|
    |gmem_addr_47_read_reg_4718      |  512|   0|  512|          0|
    |gmem_addr_48_read_reg_4701      |  512|   0|  512|          0|
    |gmem_addr_5_read_reg_3939       |  512|   0|  512|          0|
    |gmem_addr_6_read_reg_3922       |  512|   0|  512|          0|
    |gmem_addr_8_read_reg_3995       |  512|   0|  512|          0|
    |gmem_addr_9_read_reg_3978       |  512|   0|  512|          0|
    |gmem_addr_reg_3529              |   26|   0|   32|          6|
    |i_1_reg_3605                    |   31|   0|   31|          0|
    |i_cast_reg_3581                 |   31|   0|   32|          1|
    |i_reg_1032                      |   31|   0|   31|          0|
    |numadjs_1_2_reg_3798            |    4|   0|    4|          0|
    |numadjs_1_3_numadjs_4_reg_3741  |    3|   0|    3|          0|
    |numadjs_1_4_cast_cas_reg_3812   |    5|   0|    6|          1|
    |numadjs_1_7_reg_3760            |    4|   0|    4|          0|
    |numadjs_1_9_numadjs_s_reg_3779  |    4|   0|    4|          0|
    |out_data_V6_sum_reg_4844        |   32|   0|   32|          0|
    |p_Result_14_10_reg_3687         |   32|   0|   32|          0|
    |p_Result_14_11_reg_3693         |   32|   0|   32|          0|
    |p_Result_14_12_reg_3699         |   32|   0|   32|          0|
    |p_Result_14_13_reg_3705         |   32|   0|   32|          0|
    |p_Result_14_14_reg_3711         |   32|   0|   32|          0|
    |p_Result_14_1_reg_3627          |   32|   0|   32|          0|
    |p_Result_14_2_reg_3633          |   32|   0|   32|          0|
    |p_Result_14_3_reg_3639          |   32|   0|   32|          0|
    |p_Result_14_4_reg_3645          |   32|   0|   32|          0|
    |p_Result_14_5_reg_3651          |   32|   0|   32|          0|
    |p_Result_14_6_reg_3657          |   32|   0|   32|          0|
    |p_Result_14_7_reg_3663          |   32|   0|   32|          0|
    |p_Result_14_8_reg_3669          |   32|   0|   32|          0|
    |p_Result_14_9_reg_3675          |   32|   0|   32|          0|
    |p_Result_14_s_reg_3681          |   32|   0|   32|          0|
    |p_Result_16_12_reg_4828         |   32|   0|   32|          0|
    |p_Result_16_4_reg_4762          |   32|   0|   32|          0|
    |p_Result_16_7_reg_4784          |   32|   0|   32|          0|
    |p_Result_16_s_reg_4806          |   32|   0|   32|          0|
    |rg_data_V2_sum10_reg_4410       |   33|   0|   33|          0|
    |rg_data_V2_sum11_reg_4466       |   33|   0|   33|          0|
    |rg_data_V2_sum12_reg_4522       |   33|   0|   33|          0|
    |rg_data_V2_sum13_reg_4578       |   33|   0|   33|          0|
    |rg_data_V2_sum14_reg_4634       |   33|   0|   33|          0|
    |rg_data_V2_sum15_reg_4690       |   33|   0|   33|          0|
    |rg_data_V2_sum1_reg_3906        |   33|   0|   33|          0|
    |rg_data_V2_sum2_reg_3962        |   33|   0|   33|          0|
    |rg_data_V2_sum3_reg_4018        |   33|   0|   33|          0|
    |rg_data_V2_sum4_reg_4074        |   33|   0|   33|          0|
    |rg_data_V2_sum5_reg_4130        |   33|   0|   33|          0|
    |rg_data_V2_sum6_reg_4186        |   33|   0|   33|          0|
    |rg_data_V2_sum7_reg_4242        |   33|   0|   33|          0|
    |rg_data_V2_sum8_reg_4298        |   33|   0|   33|          0|
    |rg_data_V2_sum9_reg_4354        |   33|   0|   33|          0|
    |rg_data_V2_sum_reg_3850         |   33|   0|   33|          0|
    |tmp_1936_reg_3621               |   32|   0|   32|          0|
    |tmp_1938_reg_4729               |    0|   0|   32|         32|
    |tmp_251_cast_reg_3493           |   26|   0|   32|          6|
    |tmp_252_cast_reg_3551           |   26|   0|   32|          6|
    |tmp_253_cast_reg_3556           |   26|   0|   32|          6|
    |tmp_254_cast_reg_3561           |   26|   0|   33|          7|
    |tmp_2_10_reg_3785               |    1|   0|    1|          0|
    |tmp_2_11_reg_3790               |    1|   0|    1|          0|
    |tmp_2_12_reg_3794               |    1|   0|    1|          0|
    |tmp_2_13_reg_3804               |    1|   0|    1|          0|
    |tmp_2_14_reg_3808               |    1|   0|    1|          0|
    |tmp_2_1_reg_3723                |    1|   0|    1|          0|
    |tmp_2_2_reg_3728                |    1|   0|    1|          0|
    |tmp_2_3_reg_3733                |    1|   0|    1|          0|
    |tmp_2_4_reg_3737                |    1|   0|    1|          0|
    |tmp_2_5_reg_3747                |    1|   0|    1|          0|
    |tmp_2_6_reg_3752                |    1|   0|    1|          0|
    |tmp_2_7_reg_3756                |    1|   0|    1|          0|
    |tmp_2_8_reg_3766                |    1|   0|    1|          0|
    |tmp_2_9_reg_3771                |    1|   0|    1|          0|
    |tmp_2_reg_3717                  |    1|   0|    1|          0|
    |tmp_2_s_reg_3775                |    1|   0|    1|          0|
    |tmp_4_10_reg_4817               |    1|   0|    1|          0|
    |tmp_4_13_reg_4839               |    1|   0|    1|          0|
    |tmp_4_1_reg_4740                |    1|   0|    1|          0|
    |tmp_4_2_reg_4751                |    1|   0|    1|          0|
    |tmp_4_5_reg_4773                |    1|   0|    1|          0|
    |tmp_4_8_reg_4795                |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |25753|   0|26330|        577|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_control_AWVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    g_rg_t    | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

