
*** Running vivado
    with args -log design_1_HWAccel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HWAccel_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_HWAccel_0_0.tcl -notrace
Command: synth_design -top design_1_HWAccel_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 450.074 ; gain = 101.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HWAccel_0_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:81]
	Parameter C_S_AXI_AXI_L_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:12' bound to instance 'U0' of component 'HWAccel' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'HWAccel' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:40]
	Parameter C_S_AXI_AXI_L_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:88]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:12' bound to instance 'HWAccel_AXI_L_s_axi_U' of component 'HWAccel_AXI_L_s_axi' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:152]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:82]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi_ram' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:577' bound to instance 'int_s_screen_val' of component 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:184]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi_ram' (1#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi_ram' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:577' bound to instance 'int_s_mask_val' of component 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:205]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi_ram__parameterized1' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi_ram__parameterized1' (1#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi' (2#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:82]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U1' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:191]
INFO: [Synth 8-638] synthesizing module 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb_MulnS_0' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:12' bound to instance 'HWAccel_mul_32s_3bkb_MulnS_0_U' of component 'HWAccel_mul_32s_3bkb_MulnS_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'HWAccel_mul_32s_3bkb_MulnS_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_mul_32s_3bkb_MulnS_0' (3#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_mul_32s_3bkb' (4#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'HWAccel' (5#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_HWAccel_0_0' (6#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:81]
WARNING: [Synth 8-3331] design HWAccel_mul_32s_3bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 505.418 ; gain = 156.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 505.418 ; gain = 156.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 505.418 ; gain = 156.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/constraints/HWAccel_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/constraints/HWAccel_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 842.004 ; gain = 1.316
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 842.004 ; gain = 493.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 842.004 ; gain = 493.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 842.004 ; gain = 493.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HWAccel_AXI_L_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HWAccel_AXI_L_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HWAccel_AXI_L_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HWAccel_AXI_L_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 842.004 ; gain = 493.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
	              800 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HWAccel_AXI_L_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module HWAccel_AXI_L_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              800 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module HWAccel_AXI_L_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module HWAccel_mul_32s_3bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module HWAccel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/bb28/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
INFO: [Synth 8-3971] The signal HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[16]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[15]) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[47]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[46]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[45]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[44]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[43]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[42]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[41]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[40]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[39]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[38]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[37]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[36]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[35]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[34]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[33]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[32]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[31]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[30]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[29]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[28]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[27]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[26]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[25]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[24]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[23]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[22]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[21]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[20]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[19]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[18]__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg[17]__0) is unused and will be removed from module HWAccel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 842.004 ; gain = 493.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HWAccel_AXI_L_s_axi_ram:                 | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|HWAccel_AXI_L_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_1/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_1/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 886.590 ; gain = 537.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 888.129 ; gain = 539.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HWAccel_AXI_L_s_axi_ram:                 | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|HWAccel_AXI_L_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     4|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |     1|
|5     |LUT2      |    19|
|6     |LUT3      |    80|
|7     |LUT4      |    23|
|8     |LUT5      |    37|
|9     |LUT6      |    47|
|10    |RAMB36E1  |     2|
|11    |FDRE      |   311|
|12    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------------+------+
|      |Instance                             |Module                                  |Cells |
+------+-------------------------------------+----------------------------------------+------+
|1     |top                                  |                                        |   530|
|2     |  U0                                 |HWAccel                                 |   530|
|3     |    HWAccel_AXI_L_s_axi_U            |HWAccel_AXI_L_s_axi                     |   258|
|4     |      int_s_mask_val                 |HWAccel_AXI_L_s_axi_ram__parameterized1 |    52|
|5     |      int_s_screen_val               |HWAccel_AXI_L_s_axi_ram                 |    98|
|6     |    HWAccel_mul_32s_3bkb_U1          |HWAccel_mul_32s_3bkb                    |    39|
|7     |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0            |    39|
+------+-------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 899.660 ; gain = 214.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 899.660 ; gain = 550.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 899.660 ; gain = 562.328
INFO: [Common 17-1381] The checkpoint 'D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/design_1_HWAccel_0_0.dcp' has been generated.
