// Seed: 4131279611
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    output wand id_2
);
  wire id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  supply0 [-1 : 1] id_2 = 1;
  wire id_3 = id_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd34,
    parameter id_8 = 32'd69,
    parameter id_9 = 32'd11
) (
    output logic id_0,
    input  tri   _id_1,
    output logic id_2
    , id_6,
    input  tri   id_3,
    output logic id_4
);
  integer id_7;
  logic   _id_8 = 1;
  assign id_0 = id_3;
  wire _id_9;
  assign id_7 = id_9;
  always id_0 = id_6;
  wire [-1 : id_1] id_10;
  assign id_7 = id_10;
  logic [{  id_9  {  id_1  }  } : id_8] id_11[-1 : id_1];
  wire id_12;
  ;
  module_2 modCall_1 (id_12);
  initial id_2 <= id_10;
  logic id_13;
  logic [-1 : -1  *  1] id_14;
  id_15 :
  assert property (@(id_3) {1{id_9}})
  else begin : LABEL_0
    id_4 = id_15;
  end
endmodule
