

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2'
================================================================
* Date:           Mon Jul 28 11:58:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      503|  20.000 ns|  2.515 us|    4|  503|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_31_2  |        2|      501|         3|          1|          1|  1 ~ 500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %neightbor_table_offsets_temp, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges"   --->   Operation 12 'read' 'num_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i"   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i31 %i_1"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1_cast = zext i31 %i_1"   --->   Operation 19 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp_slt  i32 %i_1_cast, i32 %num_edges_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 21 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln31 = add i31 %i_1, i31 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 22 'add' 'add_ln31' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.end30.loopexit.exitStub, void %for.inc28.split" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty, i1 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln34 = or i11 %tmp_1, i11 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 25 'or' 'or_ln34' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i11 %or_ln34" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 26 'zext' 'zext_ln34' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln34" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 27 'getelementptr' 'edge_list_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 28 'load' 'dest' <Predicate = (icmp_ln31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln31 = store i31 %add_ln31, i31 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 29 'store' 'store_ln31' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i11 %tmp_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 30 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 31 'getelementptr' 'edge_list_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 32 'load' 'source' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 33 [1/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 33 'load' 'dest' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %dest" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 34 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln36" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 35 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 36 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.19ns)   --->   "%neightbor_table_offsets_temp_load = load i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 37 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln36" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 38 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln36 = store i64 %zext_ln36, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 39 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 500, i64 250" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 41 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 42 'load' 'source' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 43 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.19ns)   --->   "%neightbor_table_offsets_temp_load = load i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 44 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 45 [1/1] (0.22ns)   --->   "%offset = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %neightbor_table_offsets_temp_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:36]   --->   Operation 45 'select' 'offset' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %offset" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:37]   --->   Operation 46 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln37" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:37]   --->   Operation 47 'getelementptr' 'neighbor_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.20ns)   --->   "%store_ln37 = store i32 %source, i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:37]   --->   Operation 48 'store' 'store_ln37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 49 [1/1] (0.88ns)   --->   "%add_ln38 = add i32 %offset, i32 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:38]   --->   Operation 49 'add' 'add_ln38' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.19ns)   --->   "%store_ln38 = store i32 %add_ln38, i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:38]   --->   Operation 50 'store' 'store_ln38' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln38 = store i32 %add_ln38, i32 %reuse_reg" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc28" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 52 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ neighbor_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg                    (alloca           ) [ 0110]
reuse_reg                         (alloca           ) [ 0111]
i                                 (alloca           ) [ 0100]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
num_edges_read                    (read             ) [ 0000]
store_ln0                         (store            ) [ 0000]
store_ln0                         (store            ) [ 0000]
store_ln0                         (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
i_1                               (load             ) [ 0000]
empty                             (trunc            ) [ 0000]
i_1_cast                          (zext             ) [ 0000]
specpipeline_ln0                  (specpipeline     ) [ 0000]
icmp_ln31                         (icmp             ) [ 0110]
add_ln31                          (add              ) [ 0000]
br_ln31                           (br               ) [ 0000]
tmp_1                             (bitconcatenate   ) [ 0110]
or_ln34                           (or               ) [ 0000]
zext_ln34                         (zext             ) [ 0000]
edge_list_addr_1                  (getelementptr    ) [ 0110]
store_ln31                        (store            ) [ 0000]
zext_ln33                         (zext             ) [ 0000]
edge_list_addr                    (getelementptr    ) [ 0101]
dest                              (load             ) [ 0000]
zext_ln36                         (zext             ) [ 0000]
neightbor_table_offsets_temp_addr (getelementptr    ) [ 0101]
reuse_addr_reg_load               (load             ) [ 0000]
addr_cmp                          (icmp             ) [ 0101]
store_ln36                        (store            ) [ 0000]
speclooptripcount_ln32            (speclooptripcount) [ 0000]
specloopname_ln31                 (specloopname     ) [ 0000]
source                            (load             ) [ 0000]
reuse_reg_load                    (load             ) [ 0000]
neightbor_table_offsets_temp_load (load             ) [ 0000]
offset                            (select           ) [ 0000]
zext_ln37                         (zext             ) [ 0000]
neighbor_table_addr               (getelementptr    ) [ 0000]
store_ln37                        (store            ) [ 0000]
add_ln38                          (add              ) [ 0000]
store_ln38                        (store            ) [ 0000]
store_ln38                        (store            ) [ 0000]
br_ln31                           (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_edges">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_edges"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neightbor_table_offsets_temp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neighbor_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="reuse_addr_reg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="reuse_reg_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="num_edges_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_edges_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="edge_list_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
<pin id="91" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dest/1 source/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="edge_list_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="neightbor_table_offsets_temp_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="1"/>
<pin id="128" dir="0" index="4" bw="7" slack="0"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="neightbor_table_offsets_temp_load/2 store_ln38/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="neighbor_table_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln37_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_1_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln31_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln31_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="or_ln34_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln34_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln31_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="0" index="1" bw="31" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln33_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln36_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="reuse_addr_reg_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="addr_cmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln36_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="1"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="reuse_reg_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="offset_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln37_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln38_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln38_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="reuse_addr_reg_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="251" class="1005" name="reuse_reg_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln31_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="1"/>
<pin id="271" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="edge_list_addr_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="edge_list_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="neightbor_table_offsets_temp_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="1"/>
<pin id="286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="neightbor_table_offsets_temp_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="addr_cmp_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="83" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="147" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="150" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="193"><net_src comp="164" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="201"><net_src comp="83" pin="7"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="108" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="236"><net_src comp="220" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="2"/><net_sink comp="108" pin=4"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="58" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="254"><net_src comp="62" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="261"><net_src comp="66" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="268"><net_src comp="158" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="170" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="277"><net_src comp="76" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="282"><net_src comp="93" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="287"><net_src comp="101" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="293"><net_src comp="206" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neightbor_table_offsets_temp | {3 }
	Port: neighbor_table | {3 }
 - Input state : 
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2 : num_edges | {1 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2 : edge_list | {1 2 3 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2 : neightbor_table_offsets_temp | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		empty : 2
		i_1_cast : 2
		icmp_ln31 : 3
		add_ln31 : 2
		br_ln31 : 4
		tmp_1 : 3
		or_ln34 : 4
		zext_ln34 : 4
		edge_list_addr_1 : 5
		dest : 6
		store_ln31 : 3
	State 2
		edge_list_addr : 1
		source : 2
		zext_ln36 : 1
		neightbor_table_offsets_temp_addr : 2
		neightbor_table_offsets_temp_load : 3
		addr_cmp : 2
		store_ln36 : 2
	State 3
		offset : 1
		zext_ln37 : 2
		neighbor_table_addr : 3
		store_ln37 : 4
		add_ln38 : 2
		store_ln38 : 3
		store_ln38 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln31_fu_164      |    0    |    38   |
|          |      add_ln38_fu_232      |    0    |    39   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln31_fu_158     |    0    |    20   |
|          |      addr_cmp_fu_206      |    0    |    29   |
|----------|---------------------------|---------|---------|
|  select  |       offset_fu_220       |    0    |    32   |
|----------|---------------------------|---------|---------|
|   read   | num_edges_read_read_fu_70 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_150       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      i_1_cast_fu_154      |    0    |    0    |
|          |      zext_ln34_fu_184     |    0    |    0    |
|   zext   |      zext_ln33_fu_194     |    0    |    0    |
|          |      zext_ln36_fu_198     |    0    |    0    |
|          |      zext_ln37_fu_227     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_1_fu_170       |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln34_fu_178      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   158   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|             addr_cmp_reg_290            |    1   |
|         edge_list_addr_1_reg_274        |   11   |
|          edge_list_addr_reg_279         |   11   |
|                i_reg_258                |   31   |
|            icmp_ln31_reg_265            |    1   |
|neightbor_table_offsets_temp_addr_reg_284|    7   |
|          reuse_addr_reg_reg_244         |   64   |
|            reuse_reg_reg_251            |   32   |
|              tmp_1_reg_269              |   11   |
+-----------------------------------------+--------+
|                  Total                  |   169  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   169  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   169  |   185  |
+-----------+--------+--------+--------+
