#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Dec 02 10:13:11 2017
# Process ID: 5036
# Log file: D:/yi__c/MIPS16-processor/processor/planAhead_run_1/planAhead.log
# Journal file: D:/yi__c/MIPS16-processor/processor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/yi__c/MIPS16-processor/processor/pa.fromNetlist.tcl
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin A16 [get_ports data_ready]
endgroup
startgroup
set_property package_pin M15 [get_ports ram1en]
endgroup
startgroup
set_property package_pin M16 [get_ports ram1oe]
endgroup
startgroup
set_property package_pin M18 [get_ports ram1we]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin D14 [get_ports rst]
endgroup
startgroup
set_property package_pin U10 [get_ports rst]
endgroup
startgroup
set_property package_pin D14 [get_ports tbre]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
startgroup
set_property package_pin F8 [get_ports {dyp[6]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {dyp[5]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {dyp[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {dyp[3]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {dyp[2]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {dyp[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {dyp[0]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {led[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {led[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {led[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {led[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {led[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {ram1addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {ram1addr[17]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {ram1addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {ram1addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {ram1addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {ram1addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {ram1addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {ram1addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {ram1addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {ram1addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {ram1addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {ram1addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {ram1addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {ram1addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {ram1addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {ram1addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {ram1addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {ram1addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {ram1addr[1]}]
endgroup
startgroup
set_property package_pin C1 [get_ports {ram1addr[0]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {ram1addr[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {ram1data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {ram1data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {ram1data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {ram1data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {ram1data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {ram1data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {ram1data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {ram1data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {ram1data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {ram1data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {ram1data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {ram1data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {ram1data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {ram1data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {ram1data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {ram1data[0]}]
endgroup
save_constraints
