Layer Pairs Export File for PCB: C:\eli\BUSINESS\CLIENT_DATA\WAVENUMBER\FPGA_SHIELD_MARK_1\SCH\MARK1\FPGA_SHIELD_MARK1_Single_Side.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=fpga_shield_mark1_single_side.txt|LayerPairs=gtl,gbl
