

================================================================
== Vivado HLS Report for 'sandbox_AXIvideo2Mat'
================================================================
* Date:           Wed Jan 27 13:42:17 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2081283|  2081283|  2081283|  2081283|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  2081280|  2081280|      1084|          -|          -|  1920|    no    |
        | + loop_width          |     1080|     1080|         2|          1|          1|  1080|    yes   |
        | + loop_wait_for_eol   |        0|        0|         1|          1|          1|     0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    149|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    306|
|Register         |        -|      -|     325|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     325|    455|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_370_p2               |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_382_p2               |     +    |      0|  0|  11|          11|           1|
    |res_2_fu_444_p3             |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_111              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_112              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_124              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_146              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_200              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_216              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_364_p2         |   icmp   |      0|  0|  13|          11|           9|
    |exitcond2_fu_376_p2         |   icmp   |      0|  0|  13|          11|          11|
    |not_tmp_6_fu_410_p2         |   icmp   |      0|  0|  13|          11|          11|
    |ap_sig_bdd_335              |    or    |      0|  0|   1|           1|           1|
    |axi_last_V_1_mux_fu_403_p2  |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_391_p2           |    or    |      0|  0|   1|           1|           1|
    |res_4_fu_481_p2             |    or    |      0|  0|  44|          32|           2|
    |tmp_8_fu_420_p2             |    or    |      0|  0|   1|           1|           1|
    |not_sof_2_fu_397_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 149|          99|          79|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   2|          8|    1|          8|
    |axi_data_V1_reg_172         |  24|          2|   24|         48|
    |axi_data_V_1_phi_fu_220_p4  |  24|          2|   24|         48|
    |axi_data_V_1_reg_217        |  24|          2|   24|         48|
    |axi_data_V_3_reg_309        |  24|          2|   24|         48|
    |axi_last_V1_reg_162         |   1|          2|    1|          2|
    |axi_last_V_2_reg_262        |   1|          3|    1|          3|
    |axi_last_V_3_reg_297        |   1|          2|    1|          2|
    |eol_1_phi_fu_209_p4         |   1|          2|    1|          2|
    |eol_1_reg_206               |   1|          2|    1|          2|
    |eol_2_phi_fu_290_p4         |   1|          3|    1|          3|
    |eol_2_reg_286               |   1|          3|    1|          3|
    |eol_3_reg_333               |   1|          2|    1|          2|
    |eol_phi_fu_254_p4           |   1|          2|    1|          2|
    |eol_reg_250                 |   1|          2|    1|          2|
    |p_1_reg_228                 |  11|          2|   11|         22|
    |p_Val2_s_phi_fu_278_p4      |  24|          3|   24|         72|
    |p_Val2_s_reg_274            |  24|          3|   24|         72|
    |p_s_reg_182                 |  11|          2|   11|         22|
    |res_1_phi_fu_242_p4         |  32|          2|   32|         64|
    |res_1_reg_239               |  32|          2|   32|         64|
    |res_3_reg_321               |  32|          2|   32|         64|
    |res_reg_193                 |  32|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 306|         57|  305|        667|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|   0|    1|          0|
    |axi_data_V1_reg_172    |  24|   0|   24|          0|
    |axi_data_V_1_reg_217   |  24|   0|   24|          0|
    |axi_data_V_3_reg_309   |  24|   0|   24|          0|
    |axi_last_V1_reg_162    |   1|   0|    1|          0|
    |axi_last_V_2_reg_262   |   1|   0|    1|          0|
    |axi_last_V_3_reg_297   |   1|   0|    1|          0|
    |eol_1_reg_206          |   1|   0|    1|          0|
    |eol_2_reg_286          |   1|   0|    1|          0|
    |eol_3_reg_333          |   1|   0|    1|          0|
    |eol_reg_250            |   1|   0|    1|          0|
    |exitcond2_reg_516      |   1|   0|    1|          0|
    |i_V_reg_511            |  11|   0|   11|          0|
    |p_1_reg_228            |  11|   0|   11|          0|
    |p_Val2_s_reg_274       |  24|   0|   24|          0|
    |p_s_reg_182            |  11|   0|   11|          0|
    |res_1_reg_239          |  32|   0|   32|          0|
    |res_2_reg_529          |  32|   0|   32|          0|
    |res_3_reg_321          |  32|   0|   32|          0|
    |res_reg_193            |  32|   0|   32|          0|
    |sof_1_fu_112           |   1|   0|    1|          0|
    |tmp_6_reg_534          |   8|   0|    8|          0|
    |tmp_7_reg_539          |   8|   0|    8|          0|
    |tmp_9_reg_544          |   8|   0|    8|          0|
    |tmp_data_V_reg_487     |  24|   0|   24|          0|
    |tmp_last_V_reg_495     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 325|   0|  325|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|AXI_video_strm_V_data_V_2         | out |   32|   ap_vld   | AXI_video_strm_V_data_V_2 |    pointer   |
|AXI_video_strm_V_data_V_2_ap_vld  | out |    1|   ap_vld   | AXI_video_strm_V_data_V_2 |    pointer   |
|video_in_TDATA                    |  in |   24|    axis    |  AXI_video_strm_V_data_V  |    pointer   |
|video_in_TVALID                   |  in |    1|    axis    |  AXI_video_strm_V_data_V  |    pointer   |
|video_in_TREADY                   | out |    1|    axis    |  AXI_video_strm_V_dest_V  |    pointer   |
|video_in_TDEST                    |  in |    1|    axis    |  AXI_video_strm_V_dest_V  |    pointer   |
|video_in_TKEEP                    |  in |    3|    axis    |  AXI_video_strm_V_keep_V  |    pointer   |
|video_in_TSTRB                    |  in |    3|    axis    |  AXI_video_strm_V_strb_V  |    pointer   |
|video_in_TUSER                    |  in |    1|    axis    |  AXI_video_strm_V_user_V  |    pointer   |
|video_in_TLAST                    |  in |    1|    axis    |  AXI_video_strm_V_last_V  |    pointer   |
|video_in_TID                      |  in |    1|    axis    |   AXI_video_strm_V_id_V   |    pointer   |
|img_data_stream_0_V_din           | out |    8|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_full_n        |  in |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_write         | out |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_ap_vld        | out |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_1_V_din           | out |    8|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_full_n        |  in |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_write         | out |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_ap_vld        | out |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_2_V_din           | out |    8|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_full_n        |  in |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_write         | out |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_ap_vld        | out |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	7  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	5  / true
7 --> 
	8  / (eol_3)
	7  / (!eol_3)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str6, [1 x i8]* @str6, [8 x i8]* @str5)

ST_1: stg_10 [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str4, [1 x i8]* @str4, [8 x i8]* @str3)

ST_1: stg_11 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str2, [1 x i8]* @str2, [8 x i8]* @str1)

ST_1: stg_12 [1/1] 0.00ns
.critedge:3  call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_user_V, i3* %AXI_video_strm_V_strb_V, i3* %AXI_video_strm_V_keep_V, i24* %AXI_video_strm_V_data_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_1: stg_13 [1/1] 0.00ns
.critedge:4  br label %0


 <State 2>: 0.00ns
ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1826) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1826)

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_2: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_2: empty [1/1] 0.00ns
:4  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
:6  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
:7  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4

ST_2: empty_14 [1/1] 0.00ns
:8  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1826, i32 %tmp)

ST_2: stg_23 [1/1] 0.00ns
:9  br i1 %tmp_user_V, label %.preheader150.preheader, label %0


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader150.preheader:0  %sof_1 = alloca i1, align 1

ST_3: stg_25 [1/1] 1.57ns
.preheader150.preheader:1  store i1 true, i1* %sof_1, align 1

ST_3: stg_26 [1/1] 1.57ns
.preheader150.preheader:2  br label %.preheader150


 <State 4>: 2.11ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader150:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader150.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader150:1  %axi_data_V1 = phi i24 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader150.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader150:2  %p_s = phi i11 [ %i_V, %6 ], [ 0, %.preheader150.preheader ]

ST_4: res [1/1] 0.00ns
.preheader150:3  %res = phi i32 [ %res_3, %6 ], [ 0, %.preheader150.preheader ]

ST_4: exitcond1 [1/1] 2.11ns
.preheader150:4  %exitcond1 = icmp eq i11 %p_s, -128

ST_4: stg_32 [1/1] 0.00ns
.preheader150:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_4: i_V [1/1] 1.84ns
.preheader150:6  %i_V = add i11 %p_s, 1

ST_4: stg_34 [1/1] 0.00ns
.preheader150:7  br i1 %exitcond1, label %7, label %1

ST_4: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1818) nounwind

ST_4: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1818)

ST_4: stg_37 [1/1] 1.57ns
:2  br label %2

ST_4: stg_38 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %AXI_video_strm_V_data_V_2, i32 %res)

ST_4: stg_39 [1/1] 0.00ns
:1  ret void


 <State 5>: 5.68ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %_ifconv ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i24 [ %axi_data_V1, %1 ], [ %p_Val2_s, %_ifconv ]

ST_5: p_1 [1/1] 0.00ns
:2  %p_1 = phi i11 [ 0, %1 ], [ %j_V, %_ifconv ]

ST_5: res_1 [1/1] 0.00ns
:3  %res_1 = phi i32 [ %res, %1 ], [ %res_2, %_ifconv ]

ST_5: eol [1/1] 0.00ns
:4  %eol = phi i1 [ false, %1 ], [ %eol_2, %_ifconv ]

ST_5: exitcond2 [1/1] 2.11ns
:5  %exitcond2 = icmp eq i11 %p_1, -968

ST_5: stg_46 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_5: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_1, 1

ST_5: stg_48 [1/1] 1.57ns
:8  br i1 %exitcond2, label %.preheader, label %3

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1, align 1

ST_5: brmerge [1/1] 1.37ns
:4  %brmerge = or i1 %sof_1_load, %eol

ST_5: not_sof_2 [1/1] 1.37ns
:5  %not_sof_2 = xor i1 %sof_1_load, true

ST_5: axi_last_V_1_mux [1/1] 1.37ns
:6  %axi_last_V_1_mux = or i1 %eol_1, %not_sof_2

ST_5: stg_53 [1/1] 1.57ns
:7  br i1 %brmerge, label %_ifconv, label %4

ST_5: empty_15 [1/1] 0.00ns
:0  %empty_15 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_15, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_15, 4

ST_5: stg_57 [1/1] 1.57ns
:3  br label %_ifconv

ST_5: axi_last_V_2 [1/1] 0.00ns
_ifconv:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %eol_1, %3 ]

ST_5: p_Val2_s [1/1] 0.00ns
_ifconv:1  %p_Val2_s = phi i24 [ %tmp_data_V_1, %4 ], [ %axi_data_V_1, %3 ]

ST_5: eol_2 [1/1] 0.00ns
_ifconv:2  %eol_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %axi_last_V_1_mux, %3 ]

ST_5: not_tmp_6 [1/1] 2.11ns
_ifconv:3  %not_tmp_6 = icmp ne i11 %p_1, -969

ST_5: tmp_4 [1/1] 0.00ns
_ifconv:4  %tmp_4 = trunc i32 %res_1 to i1

ST_5: tmp_8 [1/1] 1.37ns
_ifconv:5  %tmp_8 = or i1 %tmp_4, %not_tmp_6

ST_5: tmp_5 [1/1] 0.00ns
_ifconv:6  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %res_1, i32 1, i32 31)

ST_5: res_1_s [1/1] 0.00ns
_ifconv:7  %res_1_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_5, i1 %tmp_8)

ST_5: res_2 [1/1] 1.37ns
_ifconv:8  %res_2 = select i1 %eol_2, i32 %res_1_s, i32 %res_1

ST_5: tmp_6 [1/1] 0.00ns
_ifconv:9  %tmp_6 = trunc i24 %p_Val2_s to i8

ST_5: tmp_7 [1/1] 0.00ns
_ifconv:10  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_9 [1/1] 0.00ns
_ifconv:11  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

ST_5: stg_70 [1/1] 1.57ns
_ifconv:19  store i1 false, i1* %sof_1, align 1


 <State 6>: 1.70ns
ST_6: stg_71 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1819) nounwind

ST_6: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1819)

ST_6: stg_73 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_6: tmp_s [1/1] 0.00ns
_ifconv:12  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

ST_6: stg_75 [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_6: stg_76 [1/1] 1.70ns
_ifconv:14  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_6)

ST_6: stg_77 [1/1] 1.70ns
_ifconv:15  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_7)

ST_6: stg_78 [1/1] 1.70ns
_ifconv:16  call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_9)

ST_6: empty_16 [1/1] 0.00ns
_ifconv:17  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_s)

ST_6: empty_17 [1/1] 0.00ns
_ifconv:18  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1819, i32 %tmp_2)

ST_6: stg_81 [1/1] 0.00ns
_ifconv:20  br label %2


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol_1, %2 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i24 [ %tmp_data_V_2, %5 ], [ %axi_data_V_1, %2 ]

ST_7: res_3 [1/1] 0.00ns
.preheader:2  %res_3 = phi i32 [ %res_4, %5 ], [ %res_1, %2 ]

ST_7: eol_3 [1/1] 0.00ns
.preheader:3  %eol_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol, %2 ]

ST_7: stg_86 [1/1] 0.00ns
.preheader:4  br i1 %eol_3, label %6, label %5

ST_7: stg_87 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1827) nounwind

ST_7: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1827)

ST_7: stg_89 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_7: stg_90 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_7: empty_18 [1/1] 0.00ns
:4  %empty_18 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_18, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_18, 4

ST_7: res_4 [1/1] 0.00ns
:7  %res_4 = or i32 %res_3, 2

ST_7: empty_19 [1/1] 0.00ns
:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1827, i32 %tmp_3)

ST_7: stg_96 [1/1] 0.00ns
:9  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1818, i32 %tmp_1)

ST_8: stg_98 [1/1] 0.00ns
:1  br label %.preheader150



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5a4cf60; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x59373b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5940d70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x597f6d0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x598d710; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5993990; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x599b650; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x59a6730; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x5a6dbe0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x5a73c60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4205910; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9            (specinterface    ) [ 000000000]
stg_10           (specinterface    ) [ 000000000]
stg_11           (specinterface    ) [ 000000000]
stg_12           (specinterface    ) [ 000000000]
stg_13           (br               ) [ 000000000]
stg_14           (specloopname     ) [ 000000000]
tmp              (specregionbegin  ) [ 000000000]
stg_16           (specpipeline     ) [ 000000000]
stg_17           (speclooptripcount) [ 000000000]
empty            (read             ) [ 000000000]
tmp_data_V       (extractvalue     ) [ 000111111]
tmp_user_V       (extractvalue     ) [ 001000000]
tmp_last_V       (extractvalue     ) [ 000111111]
empty_14         (specregionend    ) [ 000000000]
stg_23           (br               ) [ 000000000]
sof_1            (alloca           ) [ 000111111]
stg_25           (store            ) [ 000000000]
stg_26           (br               ) [ 000111111]
axi_last_V1      (phi              ) [ 000011100]
axi_data_V1      (phi              ) [ 000011100]
p_s              (phi              ) [ 000010000]
res              (phi              ) [ 000011100]
exitcond1        (icmp             ) [ 000011111]
stg_32           (speclooptripcount) [ 000000000]
i_V              (add              ) [ 000111111]
stg_34           (br               ) [ 000000000]
stg_35           (specloopname     ) [ 000000000]
tmp_1            (specregionbegin  ) [ 000001111]
stg_37           (br               ) [ 000011111]
stg_38           (write            ) [ 000000000]
stg_39           (ret              ) [ 000000000]
eol_1            (phi              ) [ 000001010]
axi_data_V_1     (phi              ) [ 000001010]
p_1              (phi              ) [ 000001000]
res_1            (phi              ) [ 000001010]
eol              (phi              ) [ 000001010]
exitcond2        (icmp             ) [ 000011111]
stg_46           (speclooptripcount) [ 000000000]
j_V              (add              ) [ 000011111]
stg_48           (br               ) [ 000011111]
sof_1_load       (load             ) [ 000000000]
brmerge          (or               ) [ 000011111]
not_sof_2        (xor              ) [ 000000000]
axi_last_V_1_mux (or               ) [ 000000000]
stg_53           (br               ) [ 000000000]
empty_15         (read             ) [ 000000000]
tmp_data_V_1     (extractvalue     ) [ 000000000]
tmp_last_V_1     (extractvalue     ) [ 000000000]
stg_57           (br               ) [ 000000000]
axi_last_V_2     (phi              ) [ 000011111]
p_Val2_s         (phi              ) [ 000011111]
eol_2            (phi              ) [ 000011111]
not_tmp_6        (icmp             ) [ 000000000]
tmp_4            (trunc            ) [ 000000000]
tmp_8            (or               ) [ 000000000]
tmp_5            (partselect       ) [ 000000000]
res_1_s          (bitconcatenate   ) [ 000000000]
res_2            (select           ) [ 000011111]
tmp_6            (trunc            ) [ 000001100]
tmp_7            (partselect       ) [ 000001100]
tmp_9            (partselect       ) [ 000001100]
stg_70           (store            ) [ 000000000]
stg_71           (specloopname     ) [ 000000000]
tmp_2            (specregionbegin  ) [ 000000000]
stg_73           (specpipeline     ) [ 000000000]
tmp_s            (specregionbegin  ) [ 000000000]
stg_75           (specprotocol     ) [ 000000000]
stg_76           (write            ) [ 000000000]
stg_77           (write            ) [ 000000000]
stg_78           (write            ) [ 000000000]
empty_16         (specregionend    ) [ 000000000]
empty_17         (specregionend    ) [ 000000000]
stg_81           (br               ) [ 000011111]
axi_last_V_3     (phi              ) [ 000110011]
axi_data_V_3     (phi              ) [ 000110011]
res_3            (phi              ) [ 000110011]
eol_3            (phi              ) [ 000000010]
stg_86           (br               ) [ 000000000]
stg_87           (specloopname     ) [ 000000000]
tmp_3            (specregionbegin  ) [ 000000000]
stg_89           (specpipeline     ) [ 000000000]
stg_90           (speclooptripcount) [ 000000000]
empty_18         (read             ) [ 000000000]
tmp_data_V_2     (extractvalue     ) [ 000011111]
tmp_last_V_2     (extractvalue     ) [ 000011111]
res_4            (or               ) [ 000011111]
empty_19         (specregionend    ) [ 000000000]
stg_96           (br               ) [ 000011111]
empty_20         (specregionend    ) [ 000000000]
stg_98           (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1827"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="sof_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="34" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="3" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_15/5 empty_18/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stg_38_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="stg_76_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="1"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_76/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stg_77_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="1"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_77/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="stg_78_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="1"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_78/6 "/>
</bind>
</comp>

<comp id="162" class="1005" name="axi_last_V1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="axi_last_V1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="2"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="axi_data_V1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="1"/>
<pin id="174" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="axi_data_V1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="24" slack="2"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_s_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="1"/>
<pin id="184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_s_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="res_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="res_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="eol_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="eol_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_1/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="axi_data_V_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="1"/>
<pin id="219" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="axi_data_V_1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="24" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="1"/>
<pin id="230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="res_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="res_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="eol_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="eol_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="axi_last_V_2_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="axi_last_V_2_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_Val2_s_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="0"/>
<pin id="276" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Val2_s_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="24" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="286" class="1005" name="eol_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="eol_2_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/5 "/>
</bind>
</comp>

<comp id="297" class="1005" name="axi_last_V_3_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="axi_last_V_3_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/7 "/>
</bind>
</comp>

<comp id="309" class="1005" name="axi_data_V_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="1"/>
<pin id="311" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="axi_data_V_3_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="24" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="res_3_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_3 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="res_3_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3/7 "/>
</bind>
</comp>

<comp id="333" class="1005" name="eol_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_3 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="eol_3_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_3/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="34" slack="0"/>
<pin id="346" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/5 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="34" slack="0"/>
<pin id="351" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/5 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_user_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="34" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="stg_25_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="exitcond1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="j_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sof_1_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="brmerge_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="not_sof_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sof_2/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="axi_last_V_1_mux_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="axi_last_V_1_mux/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="not_tmp_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_6/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_5_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="res_1_s_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="31" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_1_s/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="res_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="24" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="0" index="3" bw="5" slack="0"/>
<pin id="461" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_9_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="24" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="stg_70_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="2"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="res_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_4/7 "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_data_V_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="24" slack="2"/>
<pin id="489" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_last_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="500" class="1005" name="sof_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="exitcond1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_V_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="exitcond2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="j_V_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="0"/>
<pin id="522" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="525" class="1005" name="brmerge_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="529" class="1005" name="res_2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_6_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_7_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_9_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_data_V_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="24" slack="0"/>
<pin id="551" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_last_V_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="res_4_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="106" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="106" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="106" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="165" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="181"><net_src comp="175" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="205"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="215"><net_src comp="162" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="226"><net_src comp="172" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="193" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="272"><net_src comp="209" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="284"><net_src comp="220" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="296"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="307"><net_src comp="206" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="319"><net_src comp="217" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="331"><net_src comp="239" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="342"><net_src comp="250" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="116" pin="8"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="352"><net_src comp="116" pin="8"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="358"><net_src comp="116" pin="8"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="186" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="186" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="232" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="232" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="254" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="388" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="62" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="209" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="414"><net_src comp="232" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="242" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="410" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="242" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="441"><net_src comp="88" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="426" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="420" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="290" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="436" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="242" pin="4"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="278" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="278" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="92" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="94" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="90" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="278" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="96" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="76" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="325" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="110" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="344" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="498"><net_src comp="349" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="503"><net_src comp="112" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="510"><net_src comp="364" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="370" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="519"><net_src comp="376" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="382" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="528"><net_src comp="391" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="444" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="537"><net_src comp="452" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="542"><net_src comp="456" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="547"><net_src comp="466" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="552"><net_src comp="344" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="557"><net_src comp="349" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="563"><net_src comp="481" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="325" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V_2 | {4 }
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		empty_14 : 1
		stg_23 : 1
	State 3
		stg_25 : 1
	State 4
		exitcond1 : 1
		i_V : 1
		stg_34 : 2
		stg_38 : 1
	State 5
		exitcond2 : 1
		j_V : 1
		stg_48 : 2
		brmerge : 1
		not_sof_2 : 1
		axi_last_V_1_mux : 1
		stg_53 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		eol_2 : 1
		not_tmp_6 : 1
		tmp_4 : 1
		tmp_8 : 2
		tmp_5 : 1
		res_1_s : 2
		res_2 : 2
		tmp_6 : 3
		tmp_7 : 3
		tmp_9 : 3
	State 6
		empty_16 : 1
		empty_17 : 1
	State 7
		stg_86 : 1
		res_4 : 1
		empty_19 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     exitcond1_fu_364    |    0    |    13   |
|   icmp   |     exitcond2_fu_376    |    0    |    13   |
|          |     not_tmp_6_fu_410    |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |       res_2_fu_444      |    0    |    32   |
|----------|-------------------------|---------|---------|
|    add   |        i_V_fu_370       |    0    |    11   |
|          |        j_V_fu_382       |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |      brmerge_fu_391     |    0    |    1    |
|    or    | axi_last_V_1_mux_fu_403 |    0    |    1    |
|          |       tmp_8_fu_420      |    0    |    1    |
|          |       res_4_fu_481      |    0    |    0    |
|----------|-------------------------|---------|---------|
|    xor   |     not_sof_2_fu_397    |    0    |    1    |
|----------|-------------------------|---------|---------|
|   read   |     grp_read_fu_116     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   stg_38_write_fu_134   |    0    |    0    |
|   write  |   stg_76_write_fu_141   |    0    |    0    |
|          |   stg_77_write_fu_148   |    0    |    0    |
|          |   stg_78_write_fu_155   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_344       |    0    |    0    |
|extractvalue|        grp_fu_349       |    0    |    0    |
|          |    tmp_user_V_fu_355    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       tmp_4_fu_416      |    0    |    0    |
|          |       tmp_6_fu_452      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_5_fu_426      |    0    |    0    |
|partselect|       tmp_7_fu_456      |    0    |    0    |
|          |       tmp_9_fu_466      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      res_1_s_fu_436     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    97   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V1_reg_172|   24   |
|axi_data_V_1_reg_217|   24   |
|axi_data_V_3_reg_309|   24   |
| axi_last_V1_reg_162|    1   |
|axi_last_V_2_reg_262|    1   |
|axi_last_V_3_reg_297|    1   |
|   brmerge_reg_525  |    1   |
|    eol_1_reg_206   |    1   |
|    eol_2_reg_286   |    1   |
|    eol_3_reg_333   |    1   |
|     eol_reg_250    |    1   |
|  exitcond1_reg_507 |    1   |
|  exitcond2_reg_516 |    1   |
|     i_V_reg_511    |   11   |
|     j_V_reg_520    |   11   |
|     p_1_reg_228    |   11   |
|  p_Val2_s_reg_274  |   24   |
|     p_s_reg_182    |   11   |
|    res_1_reg_239   |   32   |
|    res_2_reg_529   |   32   |
|    res_3_reg_321   |   32   |
|    res_4_reg_560   |   32   |
|     res_reg_193    |   32   |
|    sof_1_reg_500   |    1   |
|    tmp_6_reg_534   |    8   |
|    tmp_7_reg_539   |    8   |
|    tmp_9_reg_544   |    8   |
|tmp_data_V_2_reg_549|   24   |
| tmp_data_V_reg_487 |   24   |
|tmp_last_V_2_reg_554|    1   |
| tmp_last_V_reg_495 |    1   |
+--------------------+--------+
|        Total       |   385  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| res_reg_193 |  p0  |   2  |  32  |   64   ||    32   |
| eol_reg_250 |  p0  |   2  |   1  |    2   ||    1    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   66   ||  3.142  ||    33   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   97   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   33   |
|  Register |    -   |   385  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   385  |   130  |
+-----------+--------+--------+--------+
