#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* H */
#define H__0__DR CYREG_GPIO_PRT1_DR
#define H__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define H__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define H__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define H__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define H__0__HSIOM_MASK 0x00F00000u
#define H__0__HSIOM_SHIFT 20u
#define H__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define H__0__INTR CYREG_GPIO_PRT1_INTR
#define H__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define H__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define H__0__MASK 0x20u
#define H__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define H__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define H__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define H__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define H__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define H__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define H__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define H__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define H__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define H__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define H__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define H__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define H__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define H__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define H__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define H__0__PC CYREG_GPIO_PRT1_PC
#define H__0__PC2 CYREG_GPIO_PRT1_PC2
#define H__0__PORT 1u
#define H__0__PS CYREG_GPIO_PRT1_PS
#define H__0__SHIFT 5
#define H__DR CYREG_GPIO_PRT1_DR
#define H__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define H__DR_INV CYREG_GPIO_PRT1_DR_INV
#define H__DR_SET CYREG_GPIO_PRT1_DR_SET
#define H__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define H__INTR CYREG_GPIO_PRT1_INTR
#define H__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define H__INTSTAT CYREG_GPIO_PRT1_INTR
#define H__MASK 0x20u
#define H__PA__CFG0 CYREG_UDB_PA1_CFG0
#define H__PA__CFG1 CYREG_UDB_PA1_CFG1
#define H__PA__CFG10 CYREG_UDB_PA1_CFG10
#define H__PA__CFG11 CYREG_UDB_PA1_CFG11
#define H__PA__CFG12 CYREG_UDB_PA1_CFG12
#define H__PA__CFG13 CYREG_UDB_PA1_CFG13
#define H__PA__CFG14 CYREG_UDB_PA1_CFG14
#define H__PA__CFG2 CYREG_UDB_PA1_CFG2
#define H__PA__CFG3 CYREG_UDB_PA1_CFG3
#define H__PA__CFG4 CYREG_UDB_PA1_CFG4
#define H__PA__CFG5 CYREG_UDB_PA1_CFG5
#define H__PA__CFG6 CYREG_UDB_PA1_CFG6
#define H__PA__CFG7 CYREG_UDB_PA1_CFG7
#define H__PA__CFG8 CYREG_UDB_PA1_CFG8
#define H__PA__CFG9 CYREG_UDB_PA1_CFG9
#define H__PC CYREG_GPIO_PRT1_PC
#define H__PC2 CYREG_GPIO_PRT1_PC2
#define H__PORT 1u
#define H__PS CYREG_GPIO_PRT1_PS
#define H__SHIFT 5

/* H_CS */
#define H_CS__0__DR CYREG_GPIO_PRT3_DR
#define H_CS__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define H_CS__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define H_CS__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define H_CS__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define H_CS__0__HSIOM_MASK 0x00000F00u
#define H_CS__0__HSIOM_SHIFT 8u
#define H_CS__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define H_CS__0__INTR CYREG_GPIO_PRT3_INTR
#define H_CS__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define H_CS__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define H_CS__0__MASK 0x04u
#define H_CS__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H_CS__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H_CS__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H_CS__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H_CS__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H_CS__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H_CS__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H_CS__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H_CS__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H_CS__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H_CS__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H_CS__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H_CS__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H_CS__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H_CS__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H_CS__0__PC CYREG_GPIO_PRT3_PC
#define H_CS__0__PC2 CYREG_GPIO_PRT3_PC2
#define H_CS__0__PORT 3u
#define H_CS__0__PS CYREG_GPIO_PRT3_PS
#define H_CS__0__SHIFT 2
#define H_CS__DR CYREG_GPIO_PRT3_DR
#define H_CS__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define H_CS__DR_INV CYREG_GPIO_PRT3_DR_INV
#define H_CS__DR_SET CYREG_GPIO_PRT3_DR_SET
#define H_CS__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define H_CS__INTR CYREG_GPIO_PRT3_INTR
#define H_CS__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define H_CS__INTSTAT CYREG_GPIO_PRT3_INTR
#define H_CS__MASK 0x04u
#define H_CS__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H_CS__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H_CS__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H_CS__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H_CS__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H_CS__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H_CS__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H_CS__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H_CS__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H_CS__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H_CS__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H_CS__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H_CS__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H_CS__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H_CS__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H_CS__PC CYREG_GPIO_PRT3_PC
#define H_CS__PC2 CYREG_GPIO_PRT3_PC2
#define H_CS__PORT 3u
#define H_CS__PS CYREG_GPIO_PRT3_PS
#define H_CS__SHIFT 2

/* P3_3 */
#define P3_3__0__DR CYREG_GPIO_PRT3_DR
#define P3_3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P3_3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P3_3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P3_3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P3_3__0__HSIOM_MASK 0x0000F000u
#define P3_3__0__HSIOM_SHIFT 12u
#define P3_3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P3_3__0__INTR CYREG_GPIO_PRT3_INTR
#define P3_3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P3_3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P3_3__0__MASK 0x08u
#define P3_3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_3__0__PC CYREG_GPIO_PRT3_PC
#define P3_3__0__PC2 CYREG_GPIO_PRT3_PC2
#define P3_3__0__PORT 3u
#define P3_3__0__PS CYREG_GPIO_PRT3_PS
#define P3_3__0__SHIFT 3
#define P3_3__DR CYREG_GPIO_PRT3_DR
#define P3_3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P3_3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P3_3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P3_3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P3_3__INTR CYREG_GPIO_PRT3_INTR
#define P3_3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P3_3__INTSTAT CYREG_GPIO_PRT3_INTR
#define P3_3__MASK 0x08u
#define P3_3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_3__PC CYREG_GPIO_PRT3_PC
#define P3_3__PC2 CYREG_GPIO_PRT3_PC2
#define P3_3__PORT 3u
#define P3_3__PS CYREG_GPIO_PRT3_PS
#define P3_3__SHIFT 3

/* BLE_1_bless_isr */
#define BLE_1_bless_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BLE_1_bless_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BLE_1_bless_isr__INTC_MASK 0x1000u
#define BLE_1_bless_isr__INTC_NUMBER 12u
#define BLE_1_bless_isr__INTC_PRIOR_MASK 0xC0u
#define BLE_1_bless_isr__INTC_PRIOR_NUM 3u
#define BLE_1_bless_isr__INTC_PRIOR_REG CYREG_CM0_IPR3
#define BLE_1_bless_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define BLE_1_bless_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* BLE_1_cy_m0s8_ble */
#define BLE_1_cy_m0s8_ble__ADC_BUMP1 CYREG_BLE_BLERD_ADC_BUMP1
#define BLE_1_cy_m0s8_ble__ADC_BUMP2 CYREG_BLE_BLERD_ADC_BUMP2
#define BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER CYREG_BLE_BLELL_ADV_CH_TX_POWER
#define BLE_1_cy_m0s8_ble__ADV_CONFIG CYREG_BLE_BLELL_ADV_CONFIG
#define BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
#define BLE_1_cy_m0s8_ble__ADV_INTR CYREG_BLE_BLELL_ADV_INTR
#define BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT CYREG_BLE_BLELL_ADV_NEXT_INSTANT
#define BLE_1_cy_m0s8_ble__ADV_PARAMS CYREG_BLE_BLELL_ADV_PARAMS
#define BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
#define BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
#define BLE_1_cy_m0s8_ble__AGC CYREG_BLE_BLERD_AGC
#define BLE_1_cy_m0s8_ble__BALUN CYREG_BLE_BLERD_BALUN
#define BLE_1_cy_m0s8_ble__BB_BUMP1 CYREG_BLE_BLERD_BB_BUMP1
#define BLE_1_cy_m0s8_ble__BB_BUMP2 CYREG_BLE_BLERD_BB_BUMP2
#define BLE_1_cy_m0s8_ble__BB_XO CYREG_BLE_BLERD_BB_XO
#define BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM CYREG_BLE_BLERD_BB_XO_CAPTRIM
#define BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
#define BLE_1_cy_m0s8_ble__CE_LENGTH CYREG_BLE_BLELL_CE_LENGTH
#define BLE_1_cy_m0s8_ble__CFG_1_FCAL CYREG_BLE_BLERD_CFG_1_FCAL
#define BLE_1_cy_m0s8_ble__CFG_2_FCAL CYREG_BLE_BLERD_CFG_2_FCAL
#define BLE_1_cy_m0s8_ble__CFG_3_FCAL CYREG_BLE_BLERD_CFG_3_FCAL
#define BLE_1_cy_m0s8_ble__CFG_4_FCAL CYREG_BLE_BLERD_CFG_4_FCAL
#define BLE_1_cy_m0s8_ble__CFG_5_FCAL CYREG_BLE_BLERD_CFG_5_FCAL
#define BLE_1_cy_m0s8_ble__CFG_6_FCAL CYREG_BLE_BLERD_CFG_6_FCAL
#define BLE_1_cy_m0s8_ble__CFG1 CYREG_BLE_BLERD_CFG1
#define BLE_1_cy_m0s8_ble__CFG2 CYREG_BLE_BLERD_CFG2
#define BLE_1_cy_m0s8_ble__CFGCTRL CYREG_BLE_BLERD_CFGCTRL
#define BLE_1_cy_m0s8_ble__CLOCK_CONFIG CYREG_BLE_BLELL_CLOCK_CONFIG
#define BLE_1_cy_m0s8_ble__COMMAND_REGISTER CYREG_BLE_BLELL_COMMAND_REGISTER
#define BLE_1_cy_m0s8_ble__CONN_CE_COUNTER CYREG_BLE_BLELL_CONN_CE_COUNTER
#define BLE_1_cy_m0s8_ble__CONN_CE_INSTANT CYREG_BLE_BLELL_CONN_CE_INSTANT
#define BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER CYREG_BLE_BLELL_CONN_CH_TX_POWER
#define BLE_1_cy_m0s8_ble__CONN_CONFIG CYREG_BLE_BLELL_CONN_CONFIG
#define BLE_1_cy_m0s8_ble__CONN_INDEX CYREG_BLE_BLELL_CONN_INDEX
#define BLE_1_cy_m0s8_ble__CONN_INTERVAL CYREG_BLE_BLELL_CONN_INTERVAL
#define BLE_1_cy_m0s8_ble__CONN_INTR CYREG_BLE_BLELL_CONN_INTR
#define BLE_1_cy_m0s8_ble__CONN_INTR_MASK CYREG_BLE_BLELL_CONN_INTR_MASK
#define BLE_1_cy_m0s8_ble__CONN_PARAM1 CYREG_BLE_BLELL_CONN_PARAM1
#define BLE_1_cy_m0s8_ble__CONN_PARAM2 CYREG_BLE_BLELL_CONN_PARAM2
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 CYREG_BLE_BLELL_CONN_REQ_WORD0
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 CYREG_BLE_BLELL_CONN_REQ_WORD1
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 CYREG_BLE_BLELL_CONN_REQ_WORD10
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 CYREG_BLE_BLELL_CONN_REQ_WORD11
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 CYREG_BLE_BLELL_CONN_REQ_WORD2
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 CYREG_BLE_BLELL_CONN_REQ_WORD3
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 CYREG_BLE_BLELL_CONN_REQ_WORD4
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 CYREG_BLE_BLELL_CONN_REQ_WORD5
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 CYREG_BLE_BLELL_CONN_REQ_WORD6
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 CYREG_BLE_BLELL_CONN_REQ_WORD7
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 CYREG_BLE_BLELL_CONN_REQ_WORD8
#define BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 CYREG_BLE_BLELL_CONN_REQ_WORD9
#define BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
#define BLE_1_cy_m0s8_ble__CONN_STATUS CYREG_BLE_BLELL_CONN_STATUS
#define BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
#define BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
#define BLE_1_cy_m0s8_ble__CTR1 CYREG_BLE_BLERD_CTR1
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 CYREG_BLE_BLELL_DATA_CHANNELS_H0
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 CYREG_BLE_BLELL_DATA_CHANNELS_H1
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 CYREG_BLE_BLELL_DATA_CHANNELS_L0
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 CYREG_BLE_BLELL_DATA_CHANNELS_L1
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 CYREG_BLE_BLELL_DATA_CHANNELS_M0
#define BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 CYREG_BLE_BLELL_DATA_CHANNELS_M1
#define BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
#define BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
#define BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
#define BLE_1_cy_m0s8_ble__DATA0 CYREG_BLE_BLELL_DATA0
#define BLE_1_cy_m0s8_ble__DATA1 CYREG_BLE_BLELL_DATA1
#define BLE_1_cy_m0s8_ble__DATA10 CYREG_BLE_BLELL_DATA10
#define BLE_1_cy_m0s8_ble__DATA11 CYREG_BLE_BLELL_DATA11
#define BLE_1_cy_m0s8_ble__DATA12 CYREG_BLE_BLELL_DATA12
#define BLE_1_cy_m0s8_ble__DATA13 CYREG_BLE_BLELL_DATA13
#define BLE_1_cy_m0s8_ble__DATA2 CYREG_BLE_BLELL_DATA2
#define BLE_1_cy_m0s8_ble__DATA3 CYREG_BLE_BLELL_DATA3
#define BLE_1_cy_m0s8_ble__DATA4 CYREG_BLE_BLELL_DATA4
#define BLE_1_cy_m0s8_ble__DATA5 CYREG_BLE_BLELL_DATA5
#define BLE_1_cy_m0s8_ble__DATA6 CYREG_BLE_BLELL_DATA6
#define BLE_1_cy_m0s8_ble__DATA7 CYREG_BLE_BLELL_DATA7
#define BLE_1_cy_m0s8_ble__DATA8 CYREG_BLE_BLELL_DATA8
#define BLE_1_cy_m0s8_ble__DATA9 CYREG_BLE_BLELL_DATA9
#define BLE_1_cy_m0s8_ble__DBG_1 CYREG_BLE_BLERD_DBG_1
#define BLE_1_cy_m0s8_ble__DBG_2 CYREG_BLE_BLERD_DBG_2
#define BLE_1_cy_m0s8_ble__DBG_3 CYREG_BLE_BLERD_DBG_3
#define BLE_1_cy_m0s8_ble__DBG_BB CYREG_BLE_BLERD_DBG_BB
#define BLE_1_cy_m0s8_ble__DBUS CYREG_BLE_BLERD_DBUS
#define BLE_1_cy_m0s8_ble__DC CYREG_BLE_BLERD_DC
#define BLE_1_cy_m0s8_ble__DCCAL CYREG_BLE_BLERD_DCCAL
#define BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H CYREG_BLE_BLELL_DEV_PUB_ADDR_H
#define BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L CYREG_BLE_BLELL_DEV_PUB_ADDR_L
#define BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M CYREG_BLE_BLELL_DEV_PUB_ADDR_M
#define BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
#define BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
#define BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
#define BLE_1_cy_m0s8_ble__DIAG1 CYREG_BLE_BLERD_DIAG1
#define BLE_1_cy_m0s8_ble__DPLL_CONFIG CYREG_BLE_BLELL_DPLL_CONFIG
#define BLE_1_cy_m0s8_ble__DSM1 CYREG_BLE_BLERD_DSM1
#define BLE_1_cy_m0s8_ble__DSM2 CYREG_BLE_BLERD_DSM2
#define BLE_1_cy_m0s8_ble__DSM3 CYREG_BLE_BLERD_DSM3
#define BLE_1_cy_m0s8_ble__DSM4 CYREG_BLE_BLERD_DSM4
#define BLE_1_cy_m0s8_ble__DSM5 CYREG_BLE_BLERD_DSM5
#define BLE_1_cy_m0s8_ble__DSM6 CYREG_BLE_BLERD_DSM6
#define BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
#define BLE_1_cy_m0s8_ble__ENC_CONFIG CYREG_BLE_BLELL_ENC_CONFIG
#define BLE_1_cy_m0s8_ble__ENC_INTR CYREG_BLE_BLELL_ENC_INTR
#define BLE_1_cy_m0s8_ble__ENC_INTR_EN CYREG_BLE_BLELL_ENC_INTR_EN
#define BLE_1_cy_m0s8_ble__ENC_KEY0 CYREG_BLE_BLELL_ENC_KEY0
#define BLE_1_cy_m0s8_ble__ENC_KEY1 CYREG_BLE_BLELL_ENC_KEY1
#define BLE_1_cy_m0s8_ble__ENC_KEY2 CYREG_BLE_BLELL_ENC_KEY2
#define BLE_1_cy_m0s8_ble__ENC_KEY3 CYREG_BLE_BLELL_ENC_KEY3
#define BLE_1_cy_m0s8_ble__ENC_KEY4 CYREG_BLE_BLELL_ENC_KEY4
#define BLE_1_cy_m0s8_ble__ENC_KEY5 CYREG_BLE_BLELL_ENC_KEY5
#define BLE_1_cy_m0s8_ble__ENC_KEY6 CYREG_BLE_BLELL_ENC_KEY6
#define BLE_1_cy_m0s8_ble__ENC_KEY7 CYREG_BLE_BLELL_ENC_KEY7
#define BLE_1_cy_m0s8_ble__ENC_PARAMS CYREG_BLE_BLELL_ENC_PARAMS
#define BLE_1_cy_m0s8_ble__EVENT_ENABLE CYREG_BLE_BLELL_EVENT_ENABLE
#define BLE_1_cy_m0s8_ble__EVENT_INTR CYREG_BLE_BLELL_EVENT_INTR
#define BLE_1_cy_m0s8_ble__FCAL_TEST CYREG_BLE_BLERD_FCAL_TEST
#define BLE_1_cy_m0s8_ble__FPD_TEST CYREG_BLE_BLERD_FPD_TEST
#define BLE_1_cy_m0s8_ble__FSM CYREG_BLE_BLERD_FSM
#define BLE_1_cy_m0s8_ble__IM CYREG_BLE_BLERD_IM
#define BLE_1_cy_m0s8_ble__INIT_CONFIG CYREG_BLE_BLELL_INIT_CONFIG
#define BLE_1_cy_m0s8_ble__INIT_INTERVAL CYREG_BLE_BLELL_INIT_INTERVAL
#define BLE_1_cy_m0s8_ble__INIT_INTR CYREG_BLE_BLELL_INIT_INTR
#define BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT CYREG_BLE_BLELL_INIT_NEXT_INSTANT
#define BLE_1_cy_m0s8_ble__INIT_PARAM CYREG_BLE_BLELL_INIT_PARAM
#define BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
#define BLE_1_cy_m0s8_ble__INIT_WINDOW CYREG_BLE_BLELL_INIT_WINDOW
#define BLE_1_cy_m0s8_ble__IQMIS CYREG_BLE_BLERD_IQMIS
#define BLE_1_cy_m0s8_ble__IV_MASTER0 CYREG_BLE_BLELL_IV_MASTER0
#define BLE_1_cy_m0s8_ble__IV_MASTER1 CYREG_BLE_BLELL_IV_MASTER1
#define BLE_1_cy_m0s8_ble__IV_SLAVE0 CYREG_BLE_BLELL_IV_SLAVE0
#define BLE_1_cy_m0s8_ble__IV_SLAVE1 CYREG_BLE_BLELL_IV_SLAVE1
#define BLE_1_cy_m0s8_ble__KVCAL CYREG_BLE_BLERD_KVCAL
#define BLE_1_cy_m0s8_ble__LDO CYREG_BLE_BLERD_LDO
#define BLE_1_cy_m0s8_ble__LDO_BYPASS CYREG_BLE_BLERD_LDO_BYPASS
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
#define BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
#define BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE CYREG_BLE_BLELL_LE_RF_TEST_MODE
#define BLE_1_cy_m0s8_ble__LL_CLK_EN CYREG_BLE_BLESS_LL_CLK_EN
#define BLE_1_cy_m0s8_ble__LL_DSM_CTRL CYREG_BLE_BLESS_LL_DSM_CTRL
#define BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT CYREG_BLE_BLESS_LL_DSM_INTR_STAT
#define BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
#define BLE_1_cy_m0s8_ble__MIC_IN0 CYREG_BLE_BLELL_MIC_IN0
#define BLE_1_cy_m0s8_ble__MIC_IN1 CYREG_BLE_BLELL_MIC_IN1
#define BLE_1_cy_m0s8_ble__MIC_OUT0 CYREG_BLE_BLELL_MIC_OUT0
#define BLE_1_cy_m0s8_ble__MIC_OUT1 CYREG_BLE_BLELL_MIC_OUT1
#define BLE_1_cy_m0s8_ble__MODEM CYREG_BLE_BLERD_MODEM
#define BLE_1_cy_m0s8_ble__MONI CYREG_BLE_BLERD_MONI
#define BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT CYREG_BLE_BLELL_NEXT_CE_INSTANT
#define BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
#define BLE_1_cy_m0s8_ble__NEXT_SUP_TO CYREG_BLE_BLELL_NEXT_SUP_TO
#define BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
#define BLE_1_cy_m0s8_ble__PACKET_COUNTER0 CYREG_BLE_BLELL_PACKET_COUNTER0
#define BLE_1_cy_m0s8_ble__PACKET_COUNTER1 CYREG_BLE_BLELL_PACKET_COUNTER1
#define BLE_1_cy_m0s8_ble__PACKET_COUNTER2 CYREG_BLE_BLELL_PACKET_COUNTER2
#define BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
#define BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
#define BLE_1_cy_m0s8_ble__PDU_RESP_TIMER CYREG_BLE_BLELL_PDU_RESP_TIMER
#define BLE_1_cy_m0s8_ble__PEER_ADDR_H CYREG_BLE_BLELL_PEER_ADDR_H
#define BLE_1_cy_m0s8_ble__PEER_ADDR_L CYREG_BLE_BLELL_PEER_ADDR_L
#define BLE_1_cy_m0s8_ble__PEER_ADDR_M CYREG_BLE_BLELL_PEER_ADDR_M
#define BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
#define BLE_1_cy_m0s8_ble__RCCAL CYREG_BLE_BLERD_RCCAL
#define BLE_1_cy_m0s8_ble__READ_IQ_1 CYREG_BLE_BLERD_READ_IQ_1
#define BLE_1_cy_m0s8_ble__READ_IQ_2 CYREG_BLE_BLERD_READ_IQ_2
#define BLE_1_cy_m0s8_ble__READ_IQ_3 CYREG_BLE_BLERD_READ_IQ_3
#define BLE_1_cy_m0s8_ble__READ_IQ_4 CYREG_BLE_BLERD_READ_IQ_4
#define BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
#define BLE_1_cy_m0s8_ble__RF_CONFIG CYREG_BLE_BLESS_RF_CONFIG
#define BLE_1_cy_m0s8_ble__RMAP CYREG_BLE_BLERD_RMAP
#define BLE_1_cy_m0s8_ble__RSSI CYREG_BLE_BLERD_RSSI
#define BLE_1_cy_m0s8_ble__RX CYREG_BLE_BLERD_RX
#define BLE_1_cy_m0s8_ble__RX_BUMP1 CYREG_BLE_BLERD_RX_BUMP1
#define BLE_1_cy_m0s8_ble__RX_BUMP2 CYREG_BLE_BLERD_RX_BUMP2
#define BLE_1_cy_m0s8_ble__SCAN_CONFIG CYREG_BLE_BLELL_SCAN_CONFIG
#define BLE_1_cy_m0s8_ble__SCAN_INTERVAL CYREG_BLE_BLELL_SCAN_INTERVAL
#define BLE_1_cy_m0s8_ble__SCAN_INTR CYREG_BLE_BLELL_SCAN_INTR
#define BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
#define BLE_1_cy_m0s8_ble__SCAN_PARAM CYREG_BLE_BLELL_SCAN_PARAM
#define BLE_1_cy_m0s8_ble__SCAN_WINDOW CYREG_BLE_BLELL_SCAN_WINDOW
#define BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL CYREG_BLE_BLELL_SL_CONN_INTERVAL
#define BLE_1_cy_m0s8_ble__SLAVE_LATENCY CYREG_BLE_BLELL_SLAVE_LATENCY
#define BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
#define BLE_1_cy_m0s8_ble__SLV_WIN_ADJ CYREG_BLE_BLELL_SLV_WIN_ADJ
#define BLE_1_cy_m0s8_ble__SUP_TIMEOUT CYREG_BLE_BLELL_SUP_TIMEOUT
#define BLE_1_cy_m0s8_ble__SY CYREG_BLE_BLERD_SY
#define BLE_1_cy_m0s8_ble__SY_BUMP1 CYREG_BLE_BLERD_SY_BUMP1
#define BLE_1_cy_m0s8_ble__SY_BUMP2 CYREG_BLE_BLERD_SY_BUMP2
#define BLE_1_cy_m0s8_ble__TEST CYREG_BLE_BLERD_TEST
#define BLE_1_cy_m0s8_ble__TEST2_SY CYREG_BLE_BLERD_TEST2_SY
#define BLE_1_cy_m0s8_ble__THRSHD1 CYREG_BLE_BLERD_THRSHD1
#define BLE_1_cy_m0s8_ble__THRSHD2 CYREG_BLE_BLERD_THRSHD2
#define BLE_1_cy_m0s8_ble__THRSHD3 CYREG_BLE_BLERD_THRSHD3
#define BLE_1_cy_m0s8_ble__THRSHD4 CYREG_BLE_BLERD_THRSHD4
#define BLE_1_cy_m0s8_ble__THRSHD5 CYREG_BLE_BLERD_THRSHD5
#define BLE_1_cy_m0s8_ble__TIM_COUNTER_L CYREG_BLE_BLELL_TIM_COUNTER_L
#define BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
#define BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
#define BLE_1_cy_m0s8_ble__TX CYREG_BLE_BLERD_TX
#define BLE_1_cy_m0s8_ble__TX_BUMP1 CYREG_BLE_BLERD_TX_BUMP1
#define BLE_1_cy_m0s8_ble__TX_BUMP2 CYREG_BLE_BLERD_TX_BUMP2
#define BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY CYREG_BLE_BLELL_TX_EN_EXT_DELAY
#define BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY CYREG_BLE_BLELL_TX_RX_ON_DELAY
#define BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
#define BLE_1_cy_m0s8_ble__TXRX_HOP CYREG_BLE_BLELL_TXRX_HOP
#define BLE_1_cy_m0s8_ble__WAKEUP_CONFIG CYREG_BLE_BLELL_WAKEUP_CONFIG
#define BLE_1_cy_m0s8_ble__WAKEUP_CONTROL CYREG_BLE_BLELL_WAKEUP_CONTROL
#define BLE_1_cy_m0s8_ble__WCO_CONFIG CYREG_BLE_BLESS_WCO_CONFIG
#define BLE_1_cy_m0s8_ble__WCO_STATUS CYREG_BLE_BLESS_WCO_STATUS
#define BLE_1_cy_m0s8_ble__WCO_TRIM CYREG_BLE_BLESS_WCO_TRIM
#define BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
#define BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
#define BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
#define BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
#define BLE_1_cy_m0s8_ble__WL_ADDR_TYPE CYREG_BLE_BLELL_WL_ADDR_TYPE
#define BLE_1_cy_m0s8_ble__WL_ENABLE CYREG_BLE_BLELL_WL_ENABLE
#define BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* LED_B */
#define LED_B__0__DR CYREG_GPIO_PRT1_DR
#define LED_B__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_B__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_B__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_B__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_B__0__HSIOM_MASK 0x00000F00u
#define LED_B__0__HSIOM_SHIFT 8u
#define LED_B__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_B__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_B__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_B__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_B__0__MASK 0x04u
#define LED_B__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_B__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_B__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_B__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_B__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_B__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_B__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_B__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_B__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_B__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_B__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_B__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_B__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_B__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_B__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_B__0__PC CYREG_GPIO_PRT1_PC
#define LED_B__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_B__0__PORT 1u
#define LED_B__0__PS CYREG_GPIO_PRT1_PS
#define LED_B__0__SHIFT 2
#define LED_B__DR CYREG_GPIO_PRT1_DR
#define LED_B__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_B__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_B__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_B__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_B__INTR CYREG_GPIO_PRT1_INTR
#define LED_B__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_B__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_B__MASK 0x04u
#define LED_B__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_B__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_B__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_B__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_B__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_B__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_B__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_B__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_B__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_B__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_B__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_B__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_B__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_B__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_B__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_B__PC CYREG_GPIO_PRT1_PC
#define LED_B__PC2 CYREG_GPIO_PRT1_PC2
#define LED_B__PORT 1u
#define LED_B__PS CYREG_GPIO_PRT1_PS
#define LED_B__SHIFT 2

/* LED_G */
#define LED_G__0__DR CYREG_GPIO_PRT1_DR
#define LED_G__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_G__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_G__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_G__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_G__0__HSIOM_MASK 0x000000F0u
#define LED_G__0__HSIOM_SHIFT 4u
#define LED_G__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_G__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_G__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_G__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_G__0__MASK 0x02u
#define LED_G__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_G__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_G__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_G__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_G__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_G__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_G__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_G__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_G__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_G__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_G__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_G__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_G__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_G__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_G__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_G__0__PC CYREG_GPIO_PRT1_PC
#define LED_G__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_G__0__PORT 1u
#define LED_G__0__PS CYREG_GPIO_PRT1_PS
#define LED_G__0__SHIFT 1
#define LED_G__DR CYREG_GPIO_PRT1_DR
#define LED_G__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_G__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_G__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_G__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_G__INTR CYREG_GPIO_PRT1_INTR
#define LED_G__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_G__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_G__MASK 0x02u
#define LED_G__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_G__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_G__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_G__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_G__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_G__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_G__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_G__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_G__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_G__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_G__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_G__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_G__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_G__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_G__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_G__PC CYREG_GPIO_PRT1_PC
#define LED_G__PC2 CYREG_GPIO_PRT1_PC2
#define LED_G__PORT 1u
#define LED_G__PS CYREG_GPIO_PRT1_PS
#define LED_G__SHIFT 1

/* LED_R */
#define LED_R__0__DR CYREG_GPIO_PRT1_DR
#define LED_R__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_R__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_R__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_R__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_R__0__HSIOM_MASK 0x0000000Fu
#define LED_R__0__HSIOM_SHIFT 0u
#define LED_R__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_R__0__INTR CYREG_GPIO_PRT1_INTR
#define LED_R__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_R__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_R__0__MASK 0x01u
#define LED_R__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_R__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_R__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_R__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_R__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_R__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_R__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_R__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_R__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_R__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_R__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_R__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_R__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_R__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_R__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_R__0__PC CYREG_GPIO_PRT1_PC
#define LED_R__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED_R__0__PORT 1u
#define LED_R__0__PS CYREG_GPIO_PRT1_PS
#define LED_R__0__SHIFT 0
#define LED_R__DR CYREG_GPIO_PRT1_DR
#define LED_R__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED_R__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED_R__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED_R__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_R__INTR CYREG_GPIO_PRT1_INTR
#define LED_R__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED_R__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED_R__MASK 0x01u
#define LED_R__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_R__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_R__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_R__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_R__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_R__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_R__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_R__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_R__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_R__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_R__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_R__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_R__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_R__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_R__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_R__PC CYREG_GPIO_PRT1_PC
#define LED_R__PC2 CYREG_GPIO_PRT1_PC2
#define LED_R__PORT 1u
#define LED_R__PS CYREG_GPIO_PRT1_PS
#define LED_R__SHIFT 0

/* SPI_1_miso_m */
#define SPI_1_miso_m__0__DR CYREG_GPIO_PRT4_DR
#define SPI_1_miso_m__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_miso_m__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_miso_m__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_1_miso_m__0__HSIOM_SHIFT 4u
#define SPI_1_miso_m__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_miso_m__0__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_miso_m__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_miso_m__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_miso_m__0__MASK 0x02u
#define SPI_1_miso_m__0__PC CYREG_GPIO_PRT4_PC
#define SPI_1_miso_m__0__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_miso_m__0__PORT 4u
#define SPI_1_miso_m__0__PS CYREG_GPIO_PRT4_PS
#define SPI_1_miso_m__0__SHIFT 1
#define SPI_1_miso_m__DR CYREG_GPIO_PRT4_DR
#define SPI_1_miso_m__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_miso_m__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_miso_m__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_miso_m__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_miso_m__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_miso_m__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_miso_m__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_miso_m__MASK 0x02u
#define SPI_1_miso_m__PC CYREG_GPIO_PRT4_PC
#define SPI_1_miso_m__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_miso_m__PORT 4u
#define SPI_1_miso_m__PS CYREG_GPIO_PRT4_PS
#define SPI_1_miso_m__SHIFT 1

/* SPI_1_mosi_m */
#define SPI_1_mosi_m__0__DR CYREG_GPIO_PRT4_DR
#define SPI_1_mosi_m__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_mosi_m__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_mosi_m__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_1_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_1_mosi_m__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_mosi_m__0__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_mosi_m__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_mosi_m__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_mosi_m__0__MASK 0x01u
#define SPI_1_mosi_m__0__PC CYREG_GPIO_PRT4_PC
#define SPI_1_mosi_m__0__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_mosi_m__0__PORT 4u
#define SPI_1_mosi_m__0__PS CYREG_GPIO_PRT4_PS
#define SPI_1_mosi_m__0__SHIFT 0
#define SPI_1_mosi_m__DR CYREG_GPIO_PRT4_DR
#define SPI_1_mosi_m__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SPI_1_mosi_m__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SPI_1_mosi_m__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SPI_1_mosi_m__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_mosi_m__INTR CYREG_GPIO_PRT4_INTR
#define SPI_1_mosi_m__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SPI_1_mosi_m__INTSTAT CYREG_GPIO_PRT4_INTR
#define SPI_1_mosi_m__MASK 0x01u
#define SPI_1_mosi_m__PC CYREG_GPIO_PRT4_PC
#define SPI_1_mosi_m__PC2 CYREG_GPIO_PRT4_PC2
#define SPI_1_mosi_m__PORT 4u
#define SPI_1_mosi_m__PS CYREG_GPIO_PRT4_PS
#define SPI_1_mosi_m__SHIFT 0

/* SPI_1_SCB */
#define SPI_1_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_1_SCB__EZ_DATA000 CYREG_SCB1_EZ_DATA000
#define SPI_1_SCB__EZ_DATA001 CYREG_SCB1_EZ_DATA001
#define SPI_1_SCB__EZ_DATA002 CYREG_SCB1_EZ_DATA002
#define SPI_1_SCB__EZ_DATA003 CYREG_SCB1_EZ_DATA003
#define SPI_1_SCB__EZ_DATA004 CYREG_SCB1_EZ_DATA004
#define SPI_1_SCB__EZ_DATA005 CYREG_SCB1_EZ_DATA005
#define SPI_1_SCB__EZ_DATA006 CYREG_SCB1_EZ_DATA006
#define SPI_1_SCB__EZ_DATA007 CYREG_SCB1_EZ_DATA007
#define SPI_1_SCB__EZ_DATA008 CYREG_SCB1_EZ_DATA008
#define SPI_1_SCB__EZ_DATA009 CYREG_SCB1_EZ_DATA009
#define SPI_1_SCB__EZ_DATA010 CYREG_SCB1_EZ_DATA010
#define SPI_1_SCB__EZ_DATA011 CYREG_SCB1_EZ_DATA011
#define SPI_1_SCB__EZ_DATA012 CYREG_SCB1_EZ_DATA012
#define SPI_1_SCB__EZ_DATA013 CYREG_SCB1_EZ_DATA013
#define SPI_1_SCB__EZ_DATA014 CYREG_SCB1_EZ_DATA014
#define SPI_1_SCB__EZ_DATA015 CYREG_SCB1_EZ_DATA015
#define SPI_1_SCB__EZ_DATA016 CYREG_SCB1_EZ_DATA016
#define SPI_1_SCB__EZ_DATA017 CYREG_SCB1_EZ_DATA017
#define SPI_1_SCB__EZ_DATA018 CYREG_SCB1_EZ_DATA018
#define SPI_1_SCB__EZ_DATA019 CYREG_SCB1_EZ_DATA019
#define SPI_1_SCB__EZ_DATA020 CYREG_SCB1_EZ_DATA020
#define SPI_1_SCB__EZ_DATA021 CYREG_SCB1_EZ_DATA021
#define SPI_1_SCB__EZ_DATA022 CYREG_SCB1_EZ_DATA022
#define SPI_1_SCB__EZ_DATA023 CYREG_SCB1_EZ_DATA023
#define SPI_1_SCB__EZ_DATA024 CYREG_SCB1_EZ_DATA024
#define SPI_1_SCB__EZ_DATA025 CYREG_SCB1_EZ_DATA025
#define SPI_1_SCB__EZ_DATA026 CYREG_SCB1_EZ_DATA026
#define SPI_1_SCB__EZ_DATA027 CYREG_SCB1_EZ_DATA027
#define SPI_1_SCB__EZ_DATA028 CYREG_SCB1_EZ_DATA028
#define SPI_1_SCB__EZ_DATA029 CYREG_SCB1_EZ_DATA029
#define SPI_1_SCB__EZ_DATA030 CYREG_SCB1_EZ_DATA030
#define SPI_1_SCB__EZ_DATA031 CYREG_SCB1_EZ_DATA031
#define SPI_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_1_SCB__SS0_POSISTION 0u
#define SPI_1_SCB__SS1_POSISTION 1u
#define SPI_1_SCB__SS2_POSISTION 2u
#define SPI_1_SCB__SS3_POSISTION 3u
#define SPI_1_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_1_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
#define SPI_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL02
#define SPI_1_SCBCLK__DIV_ID 0x00000040u
#define SPI_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL00
#define SPI_1_SCBCLK__PA_DIV_ID 0x000000FFu

/* SPI_1_sclk_m */
#define SPI_1_sclk_m__0__DR CYREG_GPIO_PRT5_DR
#define SPI_1_sclk_m__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SPI_1_sclk_m__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SPI_1_sclk_m__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SPI_1_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define SPI_1_sclk_m__0__HSIOM_MASK 0x000000F0u
#define SPI_1_sclk_m__0__HSIOM_SHIFT 4u
#define SPI_1_sclk_m__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_sclk_m__0__INTR CYREG_GPIO_PRT5_INTR
#define SPI_1_sclk_m__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_sclk_m__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define SPI_1_sclk_m__0__MASK 0x02u
#define SPI_1_sclk_m__0__PC CYREG_GPIO_PRT5_PC
#define SPI_1_sclk_m__0__PC2 CYREG_GPIO_PRT5_PC2
#define SPI_1_sclk_m__0__PORT 5u
#define SPI_1_sclk_m__0__PS CYREG_GPIO_PRT5_PS
#define SPI_1_sclk_m__0__SHIFT 1
#define SPI_1_sclk_m__DR CYREG_GPIO_PRT5_DR
#define SPI_1_sclk_m__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SPI_1_sclk_m__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SPI_1_sclk_m__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SPI_1_sclk_m__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_sclk_m__INTR CYREG_GPIO_PRT5_INTR
#define SPI_1_sclk_m__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_sclk_m__INTSTAT CYREG_GPIO_PRT5_INTR
#define SPI_1_sclk_m__MASK 0x02u
#define SPI_1_sclk_m__PC CYREG_GPIO_PRT5_PC
#define SPI_1_sclk_m__PC2 CYREG_GPIO_PRT5_PC2
#define SPI_1_sclk_m__PORT 5u
#define SPI_1_sclk_m__PS CYREG_GPIO_PRT5_PS
#define SPI_1_sclk_m__SHIFT 1

/* SPI_1_ss0_m */
#define SPI_1_ss0_m__0__DR CYREG_GPIO_PRT5_DR
#define SPI_1_ss0_m__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SPI_1_ss0_m__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SPI_1_ss0_m__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SPI_1_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define SPI_1_ss0_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_1_ss0_m__0__HSIOM_SHIFT 0u
#define SPI_1_ss0_m__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_ss0_m__0__INTR CYREG_GPIO_PRT5_INTR
#define SPI_1_ss0_m__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_ss0_m__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define SPI_1_ss0_m__0__MASK 0x01u
#define SPI_1_ss0_m__0__PC CYREG_GPIO_PRT5_PC
#define SPI_1_ss0_m__0__PC2 CYREG_GPIO_PRT5_PC2
#define SPI_1_ss0_m__0__PORT 5u
#define SPI_1_ss0_m__0__PS CYREG_GPIO_PRT5_PS
#define SPI_1_ss0_m__0__SHIFT 0
#define SPI_1_ss0_m__DR CYREG_GPIO_PRT5_DR
#define SPI_1_ss0_m__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SPI_1_ss0_m__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SPI_1_ss0_m__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SPI_1_ss0_m__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_ss0_m__INTR CYREG_GPIO_PRT5_INTR
#define SPI_1_ss0_m__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SPI_1_ss0_m__INTSTAT CYREG_GPIO_PRT5_INTR
#define SPI_1_ss0_m__MASK 0x01u
#define SPI_1_ss0_m__PC CYREG_GPIO_PRT5_PC
#define SPI_1_ss0_m__PC2 CYREG_GPIO_PRT5_PC2
#define SPI_1_ss0_m__PORT 5u
#define SPI_1_ss0_m__PS CYREG_GPIO_PRT5_PS
#define SPI_1_ss0_m__SHIFT 0

/* I_MEAS */
#define I_MEAS__0__DR CYREG_GPIO_PRT3_DR
#define I_MEAS__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I_MEAS__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I_MEAS__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I_MEAS__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I_MEAS__0__HSIOM_MASK 0x0000000Fu
#define I_MEAS__0__HSIOM_SHIFT 0u
#define I_MEAS__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I_MEAS__0__INTR CYREG_GPIO_PRT3_INTR
#define I_MEAS__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I_MEAS__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I_MEAS__0__MASK 0x01u
#define I_MEAS__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I_MEAS__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I_MEAS__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I_MEAS__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I_MEAS__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I_MEAS__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I_MEAS__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I_MEAS__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I_MEAS__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I_MEAS__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I_MEAS__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I_MEAS__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I_MEAS__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I_MEAS__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I_MEAS__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I_MEAS__0__PC CYREG_GPIO_PRT3_PC
#define I_MEAS__0__PC2 CYREG_GPIO_PRT3_PC2
#define I_MEAS__0__PORT 3u
#define I_MEAS__0__PS CYREG_GPIO_PRT3_PS
#define I_MEAS__0__SHIFT 0
#define I_MEAS__DR CYREG_GPIO_PRT3_DR
#define I_MEAS__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I_MEAS__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I_MEAS__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I_MEAS__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I_MEAS__INTR CYREG_GPIO_PRT3_INTR
#define I_MEAS__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I_MEAS__INTSTAT CYREG_GPIO_PRT3_INTR
#define I_MEAS__MASK 0x01u
#define I_MEAS__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I_MEAS__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I_MEAS__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I_MEAS__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I_MEAS__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I_MEAS__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I_MEAS__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I_MEAS__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I_MEAS__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I_MEAS__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I_MEAS__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I_MEAS__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I_MEAS__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I_MEAS__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I_MEAS__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I_MEAS__PC CYREG_GPIO_PRT3_PC
#define I_MEAS__PC2 CYREG_GPIO_PRT3_PC2
#define I_MEAS__PORT 3u
#define I_MEAS__PS CYREG_GPIO_PRT3_PS
#define I_MEAS__SHIFT 0

/* V_MEAS */
#define V_MEAS__0__DR CYREG_GPIO_PRT3_DR
#define V_MEAS__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V_MEAS__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V_MEAS__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V_MEAS__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define V_MEAS__0__HSIOM_MASK 0x000000F0u
#define V_MEAS__0__HSIOM_SHIFT 4u
#define V_MEAS__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V_MEAS__0__INTR CYREG_GPIO_PRT3_INTR
#define V_MEAS__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V_MEAS__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define V_MEAS__0__MASK 0x02u
#define V_MEAS__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define V_MEAS__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define V_MEAS__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define V_MEAS__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define V_MEAS__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define V_MEAS__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define V_MEAS__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define V_MEAS__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define V_MEAS__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define V_MEAS__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define V_MEAS__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define V_MEAS__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define V_MEAS__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define V_MEAS__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define V_MEAS__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define V_MEAS__0__PC CYREG_GPIO_PRT3_PC
#define V_MEAS__0__PC2 CYREG_GPIO_PRT3_PC2
#define V_MEAS__0__PORT 3u
#define V_MEAS__0__PS CYREG_GPIO_PRT3_PS
#define V_MEAS__0__SHIFT 1
#define V_MEAS__DR CYREG_GPIO_PRT3_DR
#define V_MEAS__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V_MEAS__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V_MEAS__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V_MEAS__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V_MEAS__INTR CYREG_GPIO_PRT3_INTR
#define V_MEAS__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V_MEAS__INTSTAT CYREG_GPIO_PRT3_INTR
#define V_MEAS__MASK 0x02u
#define V_MEAS__PA__CFG0 CYREG_UDB_PA3_CFG0
#define V_MEAS__PA__CFG1 CYREG_UDB_PA3_CFG1
#define V_MEAS__PA__CFG10 CYREG_UDB_PA3_CFG10
#define V_MEAS__PA__CFG11 CYREG_UDB_PA3_CFG11
#define V_MEAS__PA__CFG12 CYREG_UDB_PA3_CFG12
#define V_MEAS__PA__CFG13 CYREG_UDB_PA3_CFG13
#define V_MEAS__PA__CFG14 CYREG_UDB_PA3_CFG14
#define V_MEAS__PA__CFG2 CYREG_UDB_PA3_CFG2
#define V_MEAS__PA__CFG3 CYREG_UDB_PA3_CFG3
#define V_MEAS__PA__CFG4 CYREG_UDB_PA3_CFG4
#define V_MEAS__PA__CFG5 CYREG_UDB_PA3_CFG5
#define V_MEAS__PA__CFG6 CYREG_UDB_PA3_CFG6
#define V_MEAS__PA__CFG7 CYREG_UDB_PA3_CFG7
#define V_MEAS__PA__CFG8 CYREG_UDB_PA3_CFG8
#define V_MEAS__PA__CFG9 CYREG_UDB_PA3_CFG9
#define V_MEAS__PC CYREG_GPIO_PRT3_PC
#define V_MEAS__PC2 CYREG_GPIO_PRT3_PC2
#define V_MEAS__PORT 3u
#define V_MEAS__PS CYREG_GPIO_PRT3_PS
#define V_MEAS__SHIFT 1

/* FR_STBY */
#define FR_STBY__0__DR CYREG_GPIO_PRT1_DR
#define FR_STBY__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define FR_STBY__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define FR_STBY__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define FR_STBY__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define FR_STBY__0__HSIOM_MASK 0x000F0000u
#define FR_STBY__0__HSIOM_SHIFT 16u
#define FR_STBY__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define FR_STBY__0__INTR CYREG_GPIO_PRT1_INTR
#define FR_STBY__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define FR_STBY__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define FR_STBY__0__MASK 0x10u
#define FR_STBY__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define FR_STBY__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define FR_STBY__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define FR_STBY__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define FR_STBY__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define FR_STBY__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define FR_STBY__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define FR_STBY__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define FR_STBY__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define FR_STBY__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define FR_STBY__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define FR_STBY__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define FR_STBY__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define FR_STBY__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define FR_STBY__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define FR_STBY__0__PC CYREG_GPIO_PRT1_PC
#define FR_STBY__0__PC2 CYREG_GPIO_PRT1_PC2
#define FR_STBY__0__PORT 1u
#define FR_STBY__0__PS CYREG_GPIO_PRT1_PS
#define FR_STBY__0__SHIFT 4
#define FR_STBY__DR CYREG_GPIO_PRT1_DR
#define FR_STBY__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define FR_STBY__DR_INV CYREG_GPIO_PRT1_DR_INV
#define FR_STBY__DR_SET CYREG_GPIO_PRT1_DR_SET
#define FR_STBY__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define FR_STBY__INTR CYREG_GPIO_PRT1_INTR
#define FR_STBY__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define FR_STBY__INTSTAT CYREG_GPIO_PRT1_INTR
#define FR_STBY__MASK 0x10u
#define FR_STBY__PA__CFG0 CYREG_UDB_PA1_CFG0
#define FR_STBY__PA__CFG1 CYREG_UDB_PA1_CFG1
#define FR_STBY__PA__CFG10 CYREG_UDB_PA1_CFG10
#define FR_STBY__PA__CFG11 CYREG_UDB_PA1_CFG11
#define FR_STBY__PA__CFG12 CYREG_UDB_PA1_CFG12
#define FR_STBY__PA__CFG13 CYREG_UDB_PA1_CFG13
#define FR_STBY__PA__CFG14 CYREG_UDB_PA1_CFG14
#define FR_STBY__PA__CFG2 CYREG_UDB_PA1_CFG2
#define FR_STBY__PA__CFG3 CYREG_UDB_PA1_CFG3
#define FR_STBY__PA__CFG4 CYREG_UDB_PA1_CFG4
#define FR_STBY__PA__CFG5 CYREG_UDB_PA1_CFG5
#define FR_STBY__PA__CFG6 CYREG_UDB_PA1_CFG6
#define FR_STBY__PA__CFG7 CYREG_UDB_PA1_CFG7
#define FR_STBY__PA__CFG8 CYREG_UDB_PA1_CFG8
#define FR_STBY__PA__CFG9 CYREG_UDB_PA1_CFG9
#define FR_STBY__PC CYREG_GPIO_PRT1_PC
#define FR_STBY__PC2 CYREG_GPIO_PRT1_PC2
#define FR_STBY__PORT 1u
#define FR_STBY__PS CYREG_GPIO_PRT1_PS
#define FR_STBY__SHIFT 4

/* NOT_BTN */
#define NOT_BTN__0__DR CYREG_GPIO_PRT1_DR
#define NOT_BTN__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NOT_BTN__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NOT_BTN__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NOT_BTN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NOT_BTN__0__HSIOM_MASK 0x0000F000u
#define NOT_BTN__0__HSIOM_SHIFT 12u
#define NOT_BTN__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NOT_BTN__0__INTR CYREG_GPIO_PRT1_INTR
#define NOT_BTN__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NOT_BTN__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NOT_BTN__0__MASK 0x08u
#define NOT_BTN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NOT_BTN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NOT_BTN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NOT_BTN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NOT_BTN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NOT_BTN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NOT_BTN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NOT_BTN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NOT_BTN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NOT_BTN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NOT_BTN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NOT_BTN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NOT_BTN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NOT_BTN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NOT_BTN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NOT_BTN__0__PC CYREG_GPIO_PRT1_PC
#define NOT_BTN__0__PC2 CYREG_GPIO_PRT1_PC2
#define NOT_BTN__0__PORT 1u
#define NOT_BTN__0__PS CYREG_GPIO_PRT1_PS
#define NOT_BTN__0__SHIFT 3
#define NOT_BTN__DR CYREG_GPIO_PRT1_DR
#define NOT_BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NOT_BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NOT_BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NOT_BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NOT_BTN__INTR CYREG_GPIO_PRT1_INTR
#define NOT_BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NOT_BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define NOT_BTN__MASK 0x08u
#define NOT_BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NOT_BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NOT_BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NOT_BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NOT_BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NOT_BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NOT_BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NOT_BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NOT_BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NOT_BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NOT_BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NOT_BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NOT_BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NOT_BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NOT_BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NOT_BTN__PC CYREG_GPIO_PRT1_PC
#define NOT_BTN__PC2 CYREG_GPIO_PRT1_PC2
#define NOT_BTN__PORT 1u
#define NOT_BTN__PS CYREG_GPIO_PRT1_PS
#define NOT_BTN__SHIFT 3

/* TP_P0_2 */
#define TP_P0_2__0__DR CYREG_GPIO_PRT0_DR
#define TP_P0_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TP_P0_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TP_P0_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TP_P0_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TP_P0_2__0__HSIOM_MASK 0x00000F00u
#define TP_P0_2__0__HSIOM_SHIFT 8u
#define TP_P0_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_2__0__INTR CYREG_GPIO_PRT0_INTR
#define TP_P0_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TP_P0_2__0__MASK 0x04u
#define TP_P0_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TP_P0_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TP_P0_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TP_P0_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TP_P0_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TP_P0_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TP_P0_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TP_P0_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TP_P0_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TP_P0_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TP_P0_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TP_P0_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TP_P0_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TP_P0_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TP_P0_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TP_P0_2__0__PC CYREG_GPIO_PRT0_PC
#define TP_P0_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define TP_P0_2__0__PORT 0u
#define TP_P0_2__0__PS CYREG_GPIO_PRT0_PS
#define TP_P0_2__0__SHIFT 2
#define TP_P0_2__DR CYREG_GPIO_PRT0_DR
#define TP_P0_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TP_P0_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TP_P0_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TP_P0_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_2__INTR CYREG_GPIO_PRT0_INTR
#define TP_P0_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define TP_P0_2__MASK 0x04u
#define TP_P0_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TP_P0_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TP_P0_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TP_P0_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TP_P0_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TP_P0_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TP_P0_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TP_P0_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TP_P0_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TP_P0_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TP_P0_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TP_P0_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TP_P0_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TP_P0_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TP_P0_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TP_P0_2__PC CYREG_GPIO_PRT0_PC
#define TP_P0_2__PC2 CYREG_GPIO_PRT0_PC2
#define TP_P0_2__PORT 0u
#define TP_P0_2__PS CYREG_GPIO_PRT0_PS
#define TP_P0_2__SHIFT 2

/* TP_P0_3 */
#define TP_P0_3__0__DR CYREG_GPIO_PRT0_DR
#define TP_P0_3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TP_P0_3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TP_P0_3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TP_P0_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TP_P0_3__0__HSIOM_MASK 0x0000F000u
#define TP_P0_3__0__HSIOM_SHIFT 12u
#define TP_P0_3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_3__0__INTR CYREG_GPIO_PRT0_INTR
#define TP_P0_3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TP_P0_3__0__MASK 0x08u
#define TP_P0_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TP_P0_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TP_P0_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TP_P0_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TP_P0_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TP_P0_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TP_P0_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TP_P0_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TP_P0_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TP_P0_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TP_P0_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TP_P0_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TP_P0_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TP_P0_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TP_P0_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TP_P0_3__0__PC CYREG_GPIO_PRT0_PC
#define TP_P0_3__0__PC2 CYREG_GPIO_PRT0_PC2
#define TP_P0_3__0__PORT 0u
#define TP_P0_3__0__PS CYREG_GPIO_PRT0_PS
#define TP_P0_3__0__SHIFT 3
#define TP_P0_3__DR CYREG_GPIO_PRT0_DR
#define TP_P0_3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TP_P0_3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TP_P0_3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TP_P0_3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_3__INTR CYREG_GPIO_PRT0_INTR
#define TP_P0_3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TP_P0_3__INTSTAT CYREG_GPIO_PRT0_INTR
#define TP_P0_3__MASK 0x08u
#define TP_P0_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TP_P0_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TP_P0_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TP_P0_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TP_P0_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TP_P0_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TP_P0_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TP_P0_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TP_P0_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TP_P0_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TP_P0_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TP_P0_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TP_P0_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TP_P0_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TP_P0_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TP_P0_3__PC CYREG_GPIO_PRT0_PC
#define TP_P0_3__PC2 CYREG_GPIO_PRT0_PC2
#define TP_P0_3__PORT 0u
#define TP_P0_3__PS CYREG_GPIO_PRT0_PS
#define TP_P0_3__SHIFT 3

/* TP_P1_7 */
#define TP_P1_7__0__DR CYREG_GPIO_PRT1_DR
#define TP_P1_7__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define TP_P1_7__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define TP_P1_7__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define TP_P1_7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define TP_P1_7__0__HSIOM_MASK 0xF0000000u
#define TP_P1_7__0__HSIOM_SHIFT 28u
#define TP_P1_7__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define TP_P1_7__0__INTR CYREG_GPIO_PRT1_INTR
#define TP_P1_7__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define TP_P1_7__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define TP_P1_7__0__MASK 0x80u
#define TP_P1_7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TP_P1_7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TP_P1_7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TP_P1_7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TP_P1_7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TP_P1_7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TP_P1_7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TP_P1_7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TP_P1_7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TP_P1_7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TP_P1_7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TP_P1_7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TP_P1_7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TP_P1_7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TP_P1_7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TP_P1_7__0__PC CYREG_GPIO_PRT1_PC
#define TP_P1_7__0__PC2 CYREG_GPIO_PRT1_PC2
#define TP_P1_7__0__PORT 1u
#define TP_P1_7__0__PS CYREG_GPIO_PRT1_PS
#define TP_P1_7__0__SHIFT 7
#define TP_P1_7__DR CYREG_GPIO_PRT1_DR
#define TP_P1_7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define TP_P1_7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define TP_P1_7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define TP_P1_7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define TP_P1_7__INTR CYREG_GPIO_PRT1_INTR
#define TP_P1_7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define TP_P1_7__INTSTAT CYREG_GPIO_PRT1_INTR
#define TP_P1_7__MASK 0x80u
#define TP_P1_7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TP_P1_7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TP_P1_7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TP_P1_7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TP_P1_7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TP_P1_7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TP_P1_7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TP_P1_7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TP_P1_7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TP_P1_7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TP_P1_7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TP_P1_7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TP_P1_7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TP_P1_7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TP_P1_7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TP_P1_7__PC CYREG_GPIO_PRT1_PC
#define TP_P1_7__PC2 CYREG_GPIO_PRT1_PC2
#define TP_P1_7__PORT 1u
#define TP_P1_7__PS CYREG_GPIO_PRT1_PS
#define TP_P1_7__SHIFT 7

/* TP_P2_7 */
#define TP_P2_7__0__DR CYREG_GPIO_PRT2_DR
#define TP_P2_7__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TP_P2_7__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TP_P2_7__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TP_P2_7__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TP_P2_7__0__HSIOM_MASK 0xF0000000u
#define TP_P2_7__0__HSIOM_SHIFT 28u
#define TP_P2_7__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TP_P2_7__0__INTR CYREG_GPIO_PRT2_INTR
#define TP_P2_7__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TP_P2_7__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define TP_P2_7__0__MASK 0x80u
#define TP_P2_7__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TP_P2_7__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TP_P2_7__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TP_P2_7__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TP_P2_7__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TP_P2_7__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TP_P2_7__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TP_P2_7__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TP_P2_7__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TP_P2_7__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TP_P2_7__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TP_P2_7__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TP_P2_7__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TP_P2_7__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TP_P2_7__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TP_P2_7__0__PC CYREG_GPIO_PRT2_PC
#define TP_P2_7__0__PC2 CYREG_GPIO_PRT2_PC2
#define TP_P2_7__0__PORT 2u
#define TP_P2_7__0__PS CYREG_GPIO_PRT2_PS
#define TP_P2_7__0__SHIFT 7
#define TP_P2_7__DR CYREG_GPIO_PRT2_DR
#define TP_P2_7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define TP_P2_7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define TP_P2_7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define TP_P2_7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define TP_P2_7__INTR CYREG_GPIO_PRT2_INTR
#define TP_P2_7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define TP_P2_7__INTSTAT CYREG_GPIO_PRT2_INTR
#define TP_P2_7__MASK 0x80u
#define TP_P2_7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TP_P2_7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TP_P2_7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TP_P2_7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TP_P2_7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TP_P2_7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TP_P2_7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TP_P2_7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TP_P2_7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TP_P2_7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TP_P2_7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TP_P2_7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TP_P2_7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TP_P2_7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TP_P2_7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TP_P2_7__PC CYREG_GPIO_PRT2_PC
#define TP_P2_7__PC2 CYREG_GPIO_PRT2_PC2
#define TP_P2_7__PORT 2u
#define TP_P2_7__PS CYREG_GPIO_PRT2_PS
#define TP_P2_7__SHIFT 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG08
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG09
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT08
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT09
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK08
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK09
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL06
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000041u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL01
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 15u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP3"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
