tb_uart_baud.sv -> UVM based Verification of a UART Clock Generator. Default input clock is 50 Mhz(20ns)
uart_top.sv-> this is the UART complete design
