
Spi_sdcard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002304  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080024e8  080024e8  000124e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002508  08002508  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08002508  08002508  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002508  08002508  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002508  08002508  00012508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800250c  0800250c  0001250c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08002510  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009c4  20000024  08002534  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009e8  08002534  000209e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097c7  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c5e  00000000  00000000  00029814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f8  00000000  00000000  0002b478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000620  00000000  00000000  0002bb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019327  00000000  00000000  0002c190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000088c6  00000000  00000000  000454b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fc4b  00000000  00000000  0004dd7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dd9c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019d8  00000000  00000000  000dda1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000024 	.word	0x20000024
 8000200:	00000000 	.word	0x00000000
 8000204:	080024d0 	.word	0x080024d0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000028 	.word	0x20000028
 8000220:	080024d0 	.word	0x080024d0

08000224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000228:	f000 f9a2 	bl	8000570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022c:	f000 f810 	bl	8000250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000230:	f000 f88a 	bl	8000348 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000234:	f000 f852 	bl	80002dc <MX_SPI1_Init>
  MX_FATFS_Init();
 8000238:	f001 fb7e 	bl	8001938 <MX_FATFS_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800023c:	2101      	movs	r1, #1
 800023e:	4803      	ldr	r0, [pc, #12]	; (800024c <main+0x28>)
 8000240:	f000 fcac 	bl	8000b9c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000244:	2064      	movs	r0, #100	; 0x64
 8000246:	f000 f9f5 	bl	8000634 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800024a:	e7f7      	b.n	800023c <main+0x18>
 800024c:	40010800 	.word	0x40010800

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b090      	sub	sp, #64	; 0x40
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	f107 0318 	add.w	r3, r7, #24
 800025a:	2228      	movs	r2, #40	; 0x28
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f002 f92e 	bl	80024c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	605a      	str	r2, [r3, #4]
 800026c:	609a      	str	r2, [r3, #8]
 800026e:	60da      	str	r2, [r3, #12]
 8000270:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000272:	2301      	movs	r3, #1
 8000274:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000276:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800027a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	2301      	movs	r3, #1
 8000282:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000284:	2302      	movs	r3, #2
 8000286:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800028c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800028e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000292:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000294:	f107 0318 	add.w	r3, r7, #24
 8000298:	4618      	mov	r0, r3
 800029a:	f000 fc99 	bl	8000bd0 <HAL_RCC_OscConfig>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002a4:	f000 f88e 	bl	80003c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a8:	230f      	movs	r3, #15
 80002aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ac:	2302      	movs	r3, #2
 80002ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2102      	movs	r1, #2
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 ff04 	bl	80010d0 <HAL_RCC_ClockConfig>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002ce:	f000 f879 	bl	80003c4 <Error_Handler>
  }
}
 80002d2:	bf00      	nop
 80002d4:	3740      	adds	r7, #64	; 0x40
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002e0:	4b17      	ldr	r3, [pc, #92]	; (8000340 <MX_SPI1_Init+0x64>)
 80002e2:	4a18      	ldr	r2, [pc, #96]	; (8000344 <MX_SPI1_Init+0x68>)
 80002e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002e6:	4b16      	ldr	r3, [pc, #88]	; (8000340 <MX_SPI1_Init+0x64>)
 80002e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002ee:	4b14      	ldr	r3, [pc, #80]	; (8000340 <MX_SPI1_Init+0x64>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002f4:	4b12      	ldr	r3, [pc, #72]	; (8000340 <MX_SPI1_Init+0x64>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002fa:	4b11      	ldr	r3, [pc, #68]	; (8000340 <MX_SPI1_Init+0x64>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000300:	4b0f      	ldr	r3, [pc, #60]	; (8000340 <MX_SPI1_Init+0x64>)
 8000302:	2200      	movs	r2, #0
 8000304:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000306:	4b0e      	ldr	r3, [pc, #56]	; (8000340 <MX_SPI1_Init+0x64>)
 8000308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800030c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800030e:	4b0c      	ldr	r3, [pc, #48]	; (8000340 <MX_SPI1_Init+0x64>)
 8000310:	2238      	movs	r2, #56	; 0x38
 8000312:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000314:	4b0a      	ldr	r3, [pc, #40]	; (8000340 <MX_SPI1_Init+0x64>)
 8000316:	2200      	movs	r2, #0
 8000318:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800031a:	4b09      	ldr	r3, [pc, #36]	; (8000340 <MX_SPI1_Init+0x64>)
 800031c:	2200      	movs	r2, #0
 800031e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000320:	4b07      	ldr	r3, [pc, #28]	; (8000340 <MX_SPI1_Init+0x64>)
 8000322:	2200      	movs	r2, #0
 8000324:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000326:	4b06      	ldr	r3, [pc, #24]	; (8000340 <MX_SPI1_Init+0x64>)
 8000328:	220a      	movs	r2, #10
 800032a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800032c:	4804      	ldr	r0, [pc, #16]	; (8000340 <MX_SPI1_Init+0x64>)
 800032e:	f001 f837 	bl	80013a0 <HAL_SPI_Init>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000338:	f000 f844 	bl	80003c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800033c:	bf00      	nop
 800033e:	bd80      	pop	{r7, pc}
 8000340:	200002e8 	.word	0x200002e8
 8000344:	40013000 	.word	0x40013000

08000348 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b086      	sub	sp, #24
 800034c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800034e:	f107 0308 	add.w	r3, r7, #8
 8000352:	2200      	movs	r2, #0
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	605a      	str	r2, [r3, #4]
 8000358:	609a      	str	r2, [r3, #8]
 800035a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800035c:	4b17      	ldr	r3, [pc, #92]	; (80003bc <MX_GPIO_Init+0x74>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	4a16      	ldr	r2, [pc, #88]	; (80003bc <MX_GPIO_Init+0x74>)
 8000362:	f043 0320 	orr.w	r3, r3, #32
 8000366:	6193      	str	r3, [r2, #24]
 8000368:	4b14      	ldr	r3, [pc, #80]	; (80003bc <MX_GPIO_Init+0x74>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	f003 0320 	and.w	r3, r3, #32
 8000370:	607b      	str	r3, [r7, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000374:	4b11      	ldr	r3, [pc, #68]	; (80003bc <MX_GPIO_Init+0x74>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	4a10      	ldr	r2, [pc, #64]	; (80003bc <MX_GPIO_Init+0x74>)
 800037a:	f043 0304 	orr.w	r3, r3, #4
 800037e:	6193      	str	r3, [r2, #24]
 8000380:	4b0e      	ldr	r3, [pc, #56]	; (80003bc <MX_GPIO_Init+0x74>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	f003 0304 	and.w	r3, r3, #4
 8000388:	603b      	str	r3, [r7, #0]
 800038a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD1_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800038c:	2200      	movs	r2, #0
 800038e:	2111      	movs	r1, #17
 8000390:	480b      	ldr	r0, [pc, #44]	; (80003c0 <MX_GPIO_Init+0x78>)
 8000392:	f000 fbeb 	bl	8000b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|SD_CS_Pin;
 8000396:	2311      	movs	r3, #17
 8000398:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039a:	2301      	movs	r3, #1
 800039c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039e:	2300      	movs	r3, #0
 80003a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a2:	2302      	movs	r3, #2
 80003a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a6:	f107 0308 	add.w	r3, r7, #8
 80003aa:	4619      	mov	r1, r3
 80003ac:	4804      	ldr	r0, [pc, #16]	; (80003c0 <MX_GPIO_Init+0x78>)
 80003ae:	f000 fa49 	bl	8000844 <HAL_GPIO_Init>

}
 80003b2:	bf00      	nop
 80003b4:	3718      	adds	r7, #24
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	40021000 	.word	0x40021000
 80003c0:	40010800 	.word	0x40010800

080003c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c8:	b672      	cpsid	i
}
 80003ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003cc:	e7fe      	b.n	80003cc <Error_Handler+0x8>
	...

080003d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b085      	sub	sp, #20
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003d6:	4b15      	ldr	r3, [pc, #84]	; (800042c <HAL_MspInit+0x5c>)
 80003d8:	699b      	ldr	r3, [r3, #24]
 80003da:	4a14      	ldr	r2, [pc, #80]	; (800042c <HAL_MspInit+0x5c>)
 80003dc:	f043 0301 	orr.w	r3, r3, #1
 80003e0:	6193      	str	r3, [r2, #24]
 80003e2:	4b12      	ldr	r3, [pc, #72]	; (800042c <HAL_MspInit+0x5c>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	f003 0301 	and.w	r3, r3, #1
 80003ea:	60bb      	str	r3, [r7, #8]
 80003ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ee:	4b0f      	ldr	r3, [pc, #60]	; (800042c <HAL_MspInit+0x5c>)
 80003f0:	69db      	ldr	r3, [r3, #28]
 80003f2:	4a0e      	ldr	r2, [pc, #56]	; (800042c <HAL_MspInit+0x5c>)
 80003f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003f8:	61d3      	str	r3, [r2, #28]
 80003fa:	4b0c      	ldr	r3, [pc, #48]	; (800042c <HAL_MspInit+0x5c>)
 80003fc:	69db      	ldr	r3, [r3, #28]
 80003fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000402:	607b      	str	r3, [r7, #4]
 8000404:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000406:	4b0a      	ldr	r3, [pc, #40]	; (8000430 <HAL_MspInit+0x60>)
 8000408:	685b      	ldr	r3, [r3, #4]
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000412:	60fb      	str	r3, [r7, #12]
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	4a04      	ldr	r2, [pc, #16]	; (8000430 <HAL_MspInit+0x60>)
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000422:	bf00      	nop
 8000424:	3714      	adds	r7, #20
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr
 800042c:	40021000 	.word	0x40021000
 8000430:	40010000 	.word	0x40010000

08000434 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b088      	sub	sp, #32
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043c:	f107 0310 	add.w	r3, r7, #16
 8000440:	2200      	movs	r2, #0
 8000442:	601a      	str	r2, [r3, #0]
 8000444:	605a      	str	r2, [r3, #4]
 8000446:	609a      	str	r2, [r3, #8]
 8000448:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4a1b      	ldr	r2, [pc, #108]	; (80004bc <HAL_SPI_MspInit+0x88>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d12f      	bne.n	80004b4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000454:	4b1a      	ldr	r3, [pc, #104]	; (80004c0 <HAL_SPI_MspInit+0x8c>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a19      	ldr	r2, [pc, #100]	; (80004c0 <HAL_SPI_MspInit+0x8c>)
 800045a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b17      	ldr	r3, [pc, #92]	; (80004c0 <HAL_SPI_MspInit+0x8c>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <HAL_SPI_MspInit+0x8c>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a13      	ldr	r2, [pc, #76]	; (80004c0 <HAL_SPI_MspInit+0x8c>)
 8000472:	f043 0304 	orr.w	r3, r3, #4
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <HAL_SPI_MspInit+0x8c>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0304 	and.w	r3, r3, #4
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000484:	23a0      	movs	r3, #160	; 0xa0
 8000486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000488:	2302      	movs	r3, #2
 800048a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048c:	2303      	movs	r3, #3
 800048e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	480b      	ldr	r0, [pc, #44]	; (80004c4 <HAL_SPI_MspInit+0x90>)
 8000498:	f000 f9d4 	bl	8000844 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800049c:	2340      	movs	r3, #64	; 0x40
 800049e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a8:	f107 0310 	add.w	r3, r7, #16
 80004ac:	4619      	mov	r1, r3
 80004ae:	4805      	ldr	r0, [pc, #20]	; (80004c4 <HAL_SPI_MspInit+0x90>)
 80004b0:	f000 f9c8 	bl	8000844 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80004b4:	bf00      	nop
 80004b6:	3720      	adds	r7, #32
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40013000 	.word	0x40013000
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40010800 	.word	0x40010800

080004c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <NMI_Handler+0x4>

080004ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004d2:	e7fe      	b.n	80004d2 <HardFault_Handler+0x4>

080004d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004d8:	e7fe      	b.n	80004d8 <MemManage_Handler+0x4>

080004da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004da:	b480      	push	{r7}
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004de:	e7fe      	b.n	80004de <BusFault_Handler+0x4>

080004e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004e4:	e7fe      	b.n	80004e4 <UsageFault_Handler+0x4>

080004e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004e6:	b480      	push	{r7}
 80004e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004ea:	bf00      	nop
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bc80      	pop	{r7}
 80004f0:	4770      	bx	lr

080004f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004f2:	b480      	push	{r7}
 80004f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004f6:	bf00      	nop
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bc80      	pop	{r7}
 80004fc:	4770      	bx	lr

080004fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004fe:	b480      	push	{r7}
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000502:	bf00      	nop
 8000504:	46bd      	mov	sp, r7
 8000506:	bc80      	pop	{r7}
 8000508:	4770      	bx	lr

0800050a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800050e:	f000 f875 	bl	80005fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}

08000516 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000516:	b480      	push	{r7}
 8000518:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800051a:	bf00      	nop
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr
	...

08000524 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000524:	480c      	ldr	r0, [pc, #48]	; (8000558 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000526:	490d      	ldr	r1, [pc, #52]	; (800055c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000528:	4a0d      	ldr	r2, [pc, #52]	; (8000560 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800052c:	e002      	b.n	8000534 <LoopCopyDataInit>

0800052e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000532:	3304      	adds	r3, #4

08000534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000538:	d3f9      	bcc.n	800052e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053a:	4a0a      	ldr	r2, [pc, #40]	; (8000564 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800053c:	4c0a      	ldr	r4, [pc, #40]	; (8000568 <LoopFillZerobss+0x22>)
  movs r3, #0
 800053e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000540:	e001      	b.n	8000546 <LoopFillZerobss>

08000542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000544:	3204      	adds	r2, #4

08000546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000548:	d3fb      	bcc.n	8000542 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800054a:	f7ff ffe4 	bl	8000516 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800054e:	f001 ff93 	bl	8002478 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000552:	f7ff fe67 	bl	8000224 <main>
  bx lr
 8000556:	4770      	bx	lr
  ldr r0, =_sdata
 8000558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800055c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000560:	08002510 	.word	0x08002510
  ldr r2, =_sbss
 8000564:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000568:	200009e8 	.word	0x200009e8

0800056c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800056c:	e7fe      	b.n	800056c <ADC1_2_IRQHandler>
	...

08000570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000574:	4b08      	ldr	r3, [pc, #32]	; (8000598 <HAL_Init+0x28>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a07      	ldr	r2, [pc, #28]	; (8000598 <HAL_Init+0x28>)
 800057a:	f043 0310 	orr.w	r3, r3, #16
 800057e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000580:	2003      	movs	r0, #3
 8000582:	f000 f92b 	bl	80007dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000586:	200f      	movs	r0, #15
 8000588:	f000 f808 	bl	800059c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800058c:	f7ff ff20 	bl	80003d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000590:	2300      	movs	r3, #0
}
 8000592:	4618      	mov	r0, r3
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	40022000 	.word	0x40022000

0800059c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a4:	4b12      	ldr	r3, [pc, #72]	; (80005f0 <HAL_InitTick+0x54>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <HAL_InitTick+0x58>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	4619      	mov	r1, r3
 80005ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 f935 	bl	800082a <HAL_SYSTICK_Config>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005c6:	2301      	movs	r3, #1
 80005c8:	e00e      	b.n	80005e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	2b0f      	cmp	r3, #15
 80005ce:	d80a      	bhi.n	80005e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005d0:	2200      	movs	r2, #0
 80005d2:	6879      	ldr	r1, [r7, #4]
 80005d4:	f04f 30ff 	mov.w	r0, #4294967295
 80005d8:	f000 f90b 	bl	80007f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005dc:	4a06      	ldr	r2, [pc, #24]	; (80005f8 <HAL_InitTick+0x5c>)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005e2:	2300      	movs	r3, #0
 80005e4:	e000      	b.n	80005e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005e6:	2301      	movs	r3, #1
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000000 	.word	0x20000000
 80005f4:	20000008 	.word	0x20000008
 80005f8:	20000004 	.word	0x20000004

080005fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000600:	4b05      	ldr	r3, [pc, #20]	; (8000618 <HAL_IncTick+0x1c>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	461a      	mov	r2, r3
 8000606:	4b05      	ldr	r3, [pc, #20]	; (800061c <HAL_IncTick+0x20>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4413      	add	r3, r2
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <HAL_IncTick+0x20>)
 800060e:	6013      	str	r3, [r2, #0]
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr
 8000618:	20000008 	.word	0x20000008
 800061c:	20000578 	.word	0x20000578

08000620 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  return uwTick;
 8000624:	4b02      	ldr	r3, [pc, #8]	; (8000630 <HAL_GetTick+0x10>)
 8000626:	681b      	ldr	r3, [r3, #0]
}
 8000628:	4618      	mov	r0, r3
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	20000578 	.word	0x20000578

08000634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800063c:	f7ff fff0 	bl	8000620 <HAL_GetTick>
 8000640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800064c:	d005      	beq.n	800065a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800064e:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <HAL_Delay+0x44>)
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	461a      	mov	r2, r3
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	4413      	add	r3, r2
 8000658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800065a:	bf00      	nop
 800065c:	f7ff ffe0 	bl	8000620 <HAL_GetTick>
 8000660:	4602      	mov	r2, r0
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	1ad3      	subs	r3, r2, r3
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	429a      	cmp	r2, r3
 800066a:	d8f7      	bhi.n	800065c <HAL_Delay+0x28>
  {
  }
}
 800066c:	bf00      	nop
 800066e:	bf00      	nop
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000008 	.word	0x20000008

0800067c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f003 0307 	and.w	r3, r3, #7
 800068a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <__NVIC_SetPriorityGrouping+0x44>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000692:	68ba      	ldr	r2, [r7, #8]
 8000694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000698:	4013      	ands	r3, r2
 800069a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ae:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <__NVIC_SetPriorityGrouping+0x44>)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	60d3      	str	r3, [r2, #12]
}
 80006b4:	bf00      	nop
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c8:	4b04      	ldr	r3, [pc, #16]	; (80006dc <__NVIC_GetPriorityGrouping+0x18>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	0a1b      	lsrs	r3, r3, #8
 80006ce:	f003 0307 	and.w	r3, r3, #7
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	6039      	str	r1, [r7, #0]
 80006ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	db0a      	blt.n	800070a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	490c      	ldr	r1, [pc, #48]	; (800072c <__NVIC_SetPriority+0x4c>)
 80006fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fe:	0112      	lsls	r2, r2, #4
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	440b      	add	r3, r1
 8000704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000708:	e00a      	b.n	8000720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	b2da      	uxtb	r2, r3
 800070e:	4908      	ldr	r1, [pc, #32]	; (8000730 <__NVIC_SetPriority+0x50>)
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	f003 030f 	and.w	r3, r3, #15
 8000716:	3b04      	subs	r3, #4
 8000718:	0112      	lsls	r2, r2, #4
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	440b      	add	r3, r1
 800071e:	761a      	strb	r2, [r3, #24]
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	bc80      	pop	{r7}
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	e000e100 	.word	0xe000e100
 8000730:	e000ed00 	.word	0xe000ed00

08000734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000734:	b480      	push	{r7}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f003 0307 	and.w	r3, r3, #7
 8000746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	f1c3 0307 	rsb	r3, r3, #7
 800074e:	2b04      	cmp	r3, #4
 8000750:	bf28      	it	cs
 8000752:	2304      	movcs	r3, #4
 8000754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	3304      	adds	r3, #4
 800075a:	2b06      	cmp	r3, #6
 800075c:	d902      	bls.n	8000764 <NVIC_EncodePriority+0x30>
 800075e:	69fb      	ldr	r3, [r7, #28]
 8000760:	3b03      	subs	r3, #3
 8000762:	e000      	b.n	8000766 <NVIC_EncodePriority+0x32>
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000768:	f04f 32ff 	mov.w	r2, #4294967295
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	fa02 f303 	lsl.w	r3, r2, r3
 8000772:	43da      	mvns	r2, r3
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	401a      	ands	r2, r3
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800077c:	f04f 31ff 	mov.w	r1, #4294967295
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	fa01 f303 	lsl.w	r3, r1, r3
 8000786:	43d9      	mvns	r1, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800078c:	4313      	orrs	r3, r2
         );
}
 800078e:	4618      	mov	r0, r3
 8000790:	3724      	adds	r7, #36	; 0x24
 8000792:	46bd      	mov	sp, r7
 8000794:	bc80      	pop	{r7}
 8000796:	4770      	bx	lr

08000798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a8:	d301      	bcc.n	80007ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007aa:	2301      	movs	r3, #1
 80007ac:	e00f      	b.n	80007ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ae:	4a0a      	ldr	r2, [pc, #40]	; (80007d8 <SysTick_Config+0x40>)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3b01      	subs	r3, #1
 80007b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b6:	210f      	movs	r1, #15
 80007b8:	f04f 30ff 	mov.w	r0, #4294967295
 80007bc:	f7ff ff90 	bl	80006e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <SysTick_Config+0x40>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <SysTick_Config+0x40>)
 80007c8:	2207      	movs	r2, #7
 80007ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007cc:	2300      	movs	r3, #0
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	e000e010 	.word	0xe000e010

080007dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f7ff ff49 	bl	800067c <__NVIC_SetPriorityGrouping>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	4603      	mov	r3, r0
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
 80007fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000804:	f7ff ff5e 	bl	80006c4 <__NVIC_GetPriorityGrouping>
 8000808:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	68b9      	ldr	r1, [r7, #8]
 800080e:	6978      	ldr	r0, [r7, #20]
 8000810:	f7ff ff90 	bl	8000734 <NVIC_EncodePriority>
 8000814:	4602      	mov	r2, r0
 8000816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800081a:	4611      	mov	r1, r2
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff5f 	bl	80006e0 <__NVIC_SetPriority>
}
 8000822:	bf00      	nop
 8000824:	3718      	adds	r7, #24
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800082a:	b580      	push	{r7, lr}
 800082c:	b082      	sub	sp, #8
 800082e:	af00      	add	r7, sp, #0
 8000830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f7ff ffb0 	bl	8000798 <SysTick_Config>
 8000838:	4603      	mov	r3, r0
}
 800083a:	4618      	mov	r0, r3
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000844:	b480      	push	{r7}
 8000846:	b08b      	sub	sp, #44	; 0x2c
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800084e:	2300      	movs	r3, #0
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000852:	2300      	movs	r3, #0
 8000854:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000856:	e179      	b.n	8000b4c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000858:	2201      	movs	r2, #1
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	69fa      	ldr	r2, [r7, #28]
 8000868:	4013      	ands	r3, r2
 800086a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800086c:	69ba      	ldr	r2, [r7, #24]
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	429a      	cmp	r2, r3
 8000872:	f040 8168 	bne.w	8000b46 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	4aa0      	ldr	r2, [pc, #640]	; (8000afc <HAL_GPIO_Init+0x2b8>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d05e      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 8000880:	4a9e      	ldr	r2, [pc, #632]	; (8000afc <HAL_GPIO_Init+0x2b8>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d875      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 8000886:	4a9e      	ldr	r2, [pc, #632]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d058      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 800088c:	4a9c      	ldr	r2, [pc, #624]	; (8000b00 <HAL_GPIO_Init+0x2bc>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d86f      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 8000892:	4a9c      	ldr	r2, [pc, #624]	; (8000b04 <HAL_GPIO_Init+0x2c0>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d052      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 8000898:	4a9a      	ldr	r2, [pc, #616]	; (8000b04 <HAL_GPIO_Init+0x2c0>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d869      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 800089e:	4a9a      	ldr	r2, [pc, #616]	; (8000b08 <HAL_GPIO_Init+0x2c4>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d04c      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 80008a4:	4a98      	ldr	r2, [pc, #608]	; (8000b08 <HAL_GPIO_Init+0x2c4>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d863      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 80008aa:	4a98      	ldr	r2, [pc, #608]	; (8000b0c <HAL_GPIO_Init+0x2c8>)
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d046      	beq.n	800093e <HAL_GPIO_Init+0xfa>
 80008b0:	4a96      	ldr	r2, [pc, #600]	; (8000b0c <HAL_GPIO_Init+0x2c8>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d85d      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 80008b6:	2b12      	cmp	r3, #18
 80008b8:	d82a      	bhi.n	8000910 <HAL_GPIO_Init+0xcc>
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d859      	bhi.n	8000972 <HAL_GPIO_Init+0x12e>
 80008be:	a201      	add	r2, pc, #4	; (adr r2, 80008c4 <HAL_GPIO_Init+0x80>)
 80008c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c4:	0800093f 	.word	0x0800093f
 80008c8:	08000919 	.word	0x08000919
 80008cc:	0800092b 	.word	0x0800092b
 80008d0:	0800096d 	.word	0x0800096d
 80008d4:	08000973 	.word	0x08000973
 80008d8:	08000973 	.word	0x08000973
 80008dc:	08000973 	.word	0x08000973
 80008e0:	08000973 	.word	0x08000973
 80008e4:	08000973 	.word	0x08000973
 80008e8:	08000973 	.word	0x08000973
 80008ec:	08000973 	.word	0x08000973
 80008f0:	08000973 	.word	0x08000973
 80008f4:	08000973 	.word	0x08000973
 80008f8:	08000973 	.word	0x08000973
 80008fc:	08000973 	.word	0x08000973
 8000900:	08000973 	.word	0x08000973
 8000904:	08000973 	.word	0x08000973
 8000908:	08000921 	.word	0x08000921
 800090c:	08000935 	.word	0x08000935
 8000910:	4a7f      	ldr	r2, [pc, #508]	; (8000b10 <HAL_GPIO_Init+0x2cc>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d013      	beq.n	800093e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000916:	e02c      	b.n	8000972 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	623b      	str	r3, [r7, #32]
          break;
 800091e:	e029      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	3304      	adds	r3, #4
 8000926:	623b      	str	r3, [r7, #32]
          break;
 8000928:	e024      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	3308      	adds	r3, #8
 8000930:	623b      	str	r3, [r7, #32]
          break;
 8000932:	e01f      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	330c      	adds	r3, #12
 800093a:	623b      	str	r3, [r7, #32]
          break;
 800093c:	e01a      	b.n	8000974 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d102      	bne.n	800094c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000946:	2304      	movs	r3, #4
 8000948:	623b      	str	r3, [r7, #32]
          break;
 800094a:	e013      	b.n	8000974 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	2b01      	cmp	r3, #1
 8000952:	d105      	bne.n	8000960 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000954:	2308      	movs	r3, #8
 8000956:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	69fa      	ldr	r2, [r7, #28]
 800095c:	611a      	str	r2, [r3, #16]
          break;
 800095e:	e009      	b.n	8000974 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000960:	2308      	movs	r3, #8
 8000962:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	69fa      	ldr	r2, [r7, #28]
 8000968:	615a      	str	r2, [r3, #20]
          break;
 800096a:	e003      	b.n	8000974 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800096c:	2300      	movs	r3, #0
 800096e:	623b      	str	r3, [r7, #32]
          break;
 8000970:	e000      	b.n	8000974 <HAL_GPIO_Init+0x130>
          break;
 8000972:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	2bff      	cmp	r3, #255	; 0xff
 8000978:	d801      	bhi.n	800097e <HAL_GPIO_Init+0x13a>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	e001      	b.n	8000982 <HAL_GPIO_Init+0x13e>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	3304      	adds	r3, #4
 8000982:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	2bff      	cmp	r3, #255	; 0xff
 8000988:	d802      	bhi.n	8000990 <HAL_GPIO_Init+0x14c>
 800098a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	e002      	b.n	8000996 <HAL_GPIO_Init+0x152>
 8000990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000992:	3b08      	subs	r3, #8
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	210f      	movs	r1, #15
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	fa01 f303 	lsl.w	r3, r1, r3
 80009a4:	43db      	mvns	r3, r3
 80009a6:	401a      	ands	r2, r3
 80009a8:	6a39      	ldr	r1, [r7, #32]
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	fa01 f303 	lsl.w	r3, r1, r3
 80009b0:	431a      	orrs	r2, r3
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f000 80c1 	beq.w	8000b46 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009c4:	4b53      	ldr	r3, [pc, #332]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a52      	ldr	r2, [pc, #328]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b50      	ldr	r3, [pc, #320]	; (8000b14 <HAL_GPIO_Init+0x2d0>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009dc:	4a4e      	ldr	r2, [pc, #312]	; (8000b18 <HAL_GPIO_Init+0x2d4>)
 80009de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e0:	089b      	lsrs	r3, r3, #2
 80009e2:	3302      	adds	r3, #2
 80009e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ec:	f003 0303 	and.w	r3, r3, #3
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	220f      	movs	r2, #15
 80009f4:	fa02 f303 	lsl.w	r3, r2, r3
 80009f8:	43db      	mvns	r3, r3
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	4013      	ands	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a46      	ldr	r2, [pc, #280]	; (8000b1c <HAL_GPIO_Init+0x2d8>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d01f      	beq.n	8000a48 <HAL_GPIO_Init+0x204>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a45      	ldr	r2, [pc, #276]	; (8000b20 <HAL_GPIO_Init+0x2dc>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d019      	beq.n	8000a44 <HAL_GPIO_Init+0x200>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a44      	ldr	r2, [pc, #272]	; (8000b24 <HAL_GPIO_Init+0x2e0>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d013      	beq.n	8000a40 <HAL_GPIO_Init+0x1fc>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a43      	ldr	r2, [pc, #268]	; (8000b28 <HAL_GPIO_Init+0x2e4>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d00d      	beq.n	8000a3c <HAL_GPIO_Init+0x1f8>
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a42      	ldr	r2, [pc, #264]	; (8000b2c <HAL_GPIO_Init+0x2e8>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d007      	beq.n	8000a38 <HAL_GPIO_Init+0x1f4>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4a41      	ldr	r2, [pc, #260]	; (8000b30 <HAL_GPIO_Init+0x2ec>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d101      	bne.n	8000a34 <HAL_GPIO_Init+0x1f0>
 8000a30:	2305      	movs	r3, #5
 8000a32:	e00a      	b.n	8000a4a <HAL_GPIO_Init+0x206>
 8000a34:	2306      	movs	r3, #6
 8000a36:	e008      	b.n	8000a4a <HAL_GPIO_Init+0x206>
 8000a38:	2304      	movs	r3, #4
 8000a3a:	e006      	b.n	8000a4a <HAL_GPIO_Init+0x206>
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	e004      	b.n	8000a4a <HAL_GPIO_Init+0x206>
 8000a40:	2302      	movs	r3, #2
 8000a42:	e002      	b.n	8000a4a <HAL_GPIO_Init+0x206>
 8000a44:	2301      	movs	r3, #1
 8000a46:	e000      	b.n	8000a4a <HAL_GPIO_Init+0x206>
 8000a48:	2300      	movs	r3, #0
 8000a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a4c:	f002 0203 	and.w	r2, r2, #3
 8000a50:	0092      	lsls	r2, r2, #2
 8000a52:	4093      	lsls	r3, r2
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a5a:	492f      	ldr	r1, [pc, #188]	; (8000b18 <HAL_GPIO_Init+0x2d4>)
 8000a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5e:	089b      	lsrs	r3, r3, #2
 8000a60:	3302      	adds	r3, #2
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d006      	beq.n	8000a82 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a74:	4b2f      	ldr	r3, [pc, #188]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	492e      	ldr	r1, [pc, #184]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	600b      	str	r3, [r1, #0]
 8000a80:	e006      	b.n	8000a90 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a82:	4b2c      	ldr	r3, [pc, #176]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	69bb      	ldr	r3, [r7, #24]
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	492a      	ldr	r1, [pc, #168]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d006      	beq.n	8000aaa <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a9c:	4b25      	ldr	r3, [pc, #148]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000a9e:	685a      	ldr	r2, [r3, #4]
 8000aa0:	4924      	ldr	r1, [pc, #144]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000aa2:	69bb      	ldr	r3, [r7, #24]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	604b      	str	r3, [r1, #4]
 8000aa8:	e006      	b.n	8000ab8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aaa:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000aac:	685a      	ldr	r2, [r3, #4]
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	4920      	ldr	r1, [pc, #128]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d006      	beq.n	8000ad2 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000ac6:	689a      	ldr	r2, [r3, #8]
 8000ac8:	491a      	ldr	r1, [pc, #104]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	608b      	str	r3, [r1, #8]
 8000ad0:	e006      	b.n	8000ae0 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000ad4:	689a      	ldr	r2, [r3, #8]
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	4916      	ldr	r1, [pc, #88]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000adc:	4013      	ands	r3, r2
 8000ade:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d025      	beq.n	8000b38 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000aec:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000aee:	68da      	ldr	r2, [r3, #12]
 8000af0:	4910      	ldr	r1, [pc, #64]	; (8000b34 <HAL_GPIO_Init+0x2f0>)
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	60cb      	str	r3, [r1, #12]
 8000af8:	e025      	b.n	8000b46 <HAL_GPIO_Init+0x302>
 8000afa:	bf00      	nop
 8000afc:	10320000 	.word	0x10320000
 8000b00:	10310000 	.word	0x10310000
 8000b04:	10220000 	.word	0x10220000
 8000b08:	10210000 	.word	0x10210000
 8000b0c:	10120000 	.word	0x10120000
 8000b10:	10110000 	.word	0x10110000
 8000b14:	40021000 	.word	0x40021000
 8000b18:	40010000 	.word	0x40010000
 8000b1c:	40010800 	.word	0x40010800
 8000b20:	40010c00 	.word	0x40010c00
 8000b24:	40011000 	.word	0x40011000
 8000b28:	40011400 	.word	0x40011400
 8000b2c:	40011800 	.word	0x40011800
 8000b30:	40011c00 	.word	0x40011c00
 8000b34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <HAL_GPIO_Init+0x324>)
 8000b3a:	68da      	ldr	r2, [r3, #12]
 8000b3c:	69bb      	ldr	r3, [r7, #24]
 8000b3e:	43db      	mvns	r3, r3
 8000b40:	4909      	ldr	r1, [pc, #36]	; (8000b68 <HAL_GPIO_Init+0x324>)
 8000b42:	4013      	ands	r3, r2
 8000b44:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	3301      	adds	r3, #1
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b52:	fa22 f303 	lsr.w	r3, r2, r3
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f47f ae7e 	bne.w	8000858 <HAL_GPIO_Init+0x14>
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	bf00      	nop
 8000b60:	372c      	adds	r7, #44	; 0x2c
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bc80      	pop	{r7}
 8000b66:	4770      	bx	lr
 8000b68:	40010400 	.word	0x40010400

08000b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	460b      	mov	r3, r1
 8000b76:	807b      	strh	r3, [r7, #2]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b7c:	787b      	ldrb	r3, [r7, #1]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d003      	beq.n	8000b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b82:	887a      	ldrh	r2, [r7, #2]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b88:	e003      	b.n	8000b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b8a:	887b      	ldrh	r3, [r7, #2]
 8000b8c:	041a      	lsls	r2, r3, #16
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	611a      	str	r2, [r3, #16]
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr

08000b9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	041a      	lsls	r2, r3, #16
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	43d9      	mvns	r1, r3
 8000bba:	887b      	ldrh	r3, [r7, #2]
 8000bbc:	400b      	ands	r3, r1
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	611a      	str	r2, [r3, #16]
}
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bc80      	pop	{r7}
 8000bcc:	4770      	bx	lr
	...

08000bd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d101      	bne.n	8000be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bde:	2301      	movs	r3, #1
 8000be0:	e26c      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	f000 8087 	beq.w	8000cfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bf0:	4b92      	ldr	r3, [pc, #584]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f003 030c 	and.w	r3, r3, #12
 8000bf8:	2b04      	cmp	r3, #4
 8000bfa:	d00c      	beq.n	8000c16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bfc:	4b8f      	ldr	r3, [pc, #572]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 030c 	and.w	r3, r3, #12
 8000c04:	2b08      	cmp	r3, #8
 8000c06:	d112      	bne.n	8000c2e <HAL_RCC_OscConfig+0x5e>
 8000c08:	4b8c      	ldr	r3, [pc, #560]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c14:	d10b      	bne.n	8000c2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c16:	4b89      	ldr	r3, [pc, #548]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d06c      	beq.n	8000cfc <HAL_RCC_OscConfig+0x12c>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d168      	bne.n	8000cfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e246      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c36:	d106      	bne.n	8000c46 <HAL_RCC_OscConfig+0x76>
 8000c38:	4b80      	ldr	r3, [pc, #512]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a7f      	ldr	r2, [pc, #508]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c42:	6013      	str	r3, [r2, #0]
 8000c44:	e02e      	b.n	8000ca4 <HAL_RCC_OscConfig+0xd4>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d10c      	bne.n	8000c68 <HAL_RCC_OscConfig+0x98>
 8000c4e:	4b7b      	ldr	r3, [pc, #492]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a7a      	ldr	r2, [pc, #488]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c58:	6013      	str	r3, [r2, #0]
 8000c5a:	4b78      	ldr	r3, [pc, #480]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a77      	ldr	r2, [pc, #476]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	e01d      	b.n	8000ca4 <HAL_RCC_OscConfig+0xd4>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c70:	d10c      	bne.n	8000c8c <HAL_RCC_OscConfig+0xbc>
 8000c72:	4b72      	ldr	r3, [pc, #456]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a71      	ldr	r2, [pc, #452]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	4b6f      	ldr	r3, [pc, #444]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a6e      	ldr	r2, [pc, #440]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	e00b      	b.n	8000ca4 <HAL_RCC_OscConfig+0xd4>
 8000c8c:	4b6b      	ldr	r3, [pc, #428]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a6a      	ldr	r2, [pc, #424]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c96:	6013      	str	r3, [r2, #0]
 8000c98:	4b68      	ldr	r3, [pc, #416]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a67      	ldr	r2, [pc, #412]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d013      	beq.n	8000cd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cac:	f7ff fcb8 	bl	8000620 <HAL_GetTick>
 8000cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb2:	e008      	b.n	8000cc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb4:	f7ff fcb4 	bl	8000620 <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b64      	cmp	r3, #100	; 0x64
 8000cc0:	d901      	bls.n	8000cc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e1fa      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cc6:	4b5d      	ldr	r3, [pc, #372]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d0f0      	beq.n	8000cb4 <HAL_RCC_OscConfig+0xe4>
 8000cd2:	e014      	b.n	8000cfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fca4 	bl	8000620 <HAL_GetTick>
 8000cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cda:	e008      	b.n	8000cee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cdc:	f7ff fca0 	bl	8000620 <HAL_GetTick>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	2b64      	cmp	r3, #100	; 0x64
 8000ce8:	d901      	bls.n	8000cee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cea:	2303      	movs	r3, #3
 8000cec:	e1e6      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cee:	4b53      	ldr	r3, [pc, #332]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d1f0      	bne.n	8000cdc <HAL_RCC_OscConfig+0x10c>
 8000cfa:	e000      	b.n	8000cfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d063      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d0a:	4b4c      	ldr	r3, [pc, #304]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f003 030c 	and.w	r3, r3, #12
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d00b      	beq.n	8000d2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d16:	4b49      	ldr	r3, [pc, #292]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	f003 030c 	and.w	r3, r3, #12
 8000d1e:	2b08      	cmp	r3, #8
 8000d20:	d11c      	bne.n	8000d5c <HAL_RCC_OscConfig+0x18c>
 8000d22:	4b46      	ldr	r3, [pc, #280]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d116      	bne.n	8000d5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d2e:	4b43      	ldr	r3, [pc, #268]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d005      	beq.n	8000d46 <HAL_RCC_OscConfig+0x176>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	691b      	ldr	r3, [r3, #16]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d001      	beq.n	8000d46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e1ba      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d46:	4b3d      	ldr	r3, [pc, #244]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	695b      	ldr	r3, [r3, #20]
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	4939      	ldr	r1, [pc, #228]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d56:	4313      	orrs	r3, r2
 8000d58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5a:	e03a      	b.n	8000dd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691b      	ldr	r3, [r3, #16]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d020      	beq.n	8000da6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d64:	4b36      	ldr	r3, [pc, #216]	; (8000e40 <HAL_RCC_OscConfig+0x270>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6a:	f7ff fc59 	bl	8000620 <HAL_GetTick>
 8000d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d70:	e008      	b.n	8000d84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d72:	f7ff fc55 	bl	8000620 <HAL_GetTick>
 8000d76:	4602      	mov	r2, r0
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	1ad3      	subs	r3, r2, r3
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d901      	bls.n	8000d84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d80:	2303      	movs	r3, #3
 8000d82:	e19b      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d84:	4b2d      	ldr	r3, [pc, #180]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0302 	and.w	r3, r3, #2
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d0f0      	beq.n	8000d72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d90:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	695b      	ldr	r3, [r3, #20]
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	4927      	ldr	r1, [pc, #156]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000da0:	4313      	orrs	r3, r2
 8000da2:	600b      	str	r3, [r1, #0]
 8000da4:	e015      	b.n	8000dd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000da6:	4b26      	ldr	r3, [pc, #152]	; (8000e40 <HAL_RCC_OscConfig+0x270>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dac:	f7ff fc38 	bl	8000620 <HAL_GetTick>
 8000db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000db2:	e008      	b.n	8000dc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db4:	f7ff fc34 	bl	8000620 <HAL_GetTick>
 8000db8:	4602      	mov	r2, r0
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d901      	bls.n	8000dc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	e17a      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dc6:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0302 	and.w	r3, r3, #2
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d1f0      	bne.n	8000db4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d03a      	beq.n	8000e54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	699b      	ldr	r3, [r3, #24]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d019      	beq.n	8000e1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000de6:	4b17      	ldr	r3, [pc, #92]	; (8000e44 <HAL_RCC_OscConfig+0x274>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dec:	f7ff fc18 	bl	8000620 <HAL_GetTick>
 8000df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000df2:	e008      	b.n	8000e06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000df4:	f7ff fc14 	bl	8000620 <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e15a      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e06:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <HAL_RCC_OscConfig+0x26c>)
 8000e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0a:	f003 0302 	and.w	r3, r3, #2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d0f0      	beq.n	8000df4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e12:	2001      	movs	r0, #1
 8000e14:	f000 faa6 	bl	8001364 <RCC_Delay>
 8000e18:	e01c      	b.n	8000e54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_RCC_OscConfig+0x274>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e20:	f7ff fbfe 	bl	8000620 <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e26:	e00f      	b.n	8000e48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e28:	f7ff fbfa 	bl	8000620 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d908      	bls.n	8000e48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e140      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
 8000e3a:	bf00      	nop
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	42420000 	.word	0x42420000
 8000e44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e48:	4b9e      	ldr	r3, [pc, #632]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d1e9      	bne.n	8000e28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 0304 	and.w	r3, r3, #4
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	f000 80a6 	beq.w	8000fae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e62:	2300      	movs	r3, #0
 8000e64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e66:	4b97      	ldr	r3, [pc, #604]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000e68:	69db      	ldr	r3, [r3, #28]
 8000e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d10d      	bne.n	8000e8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e72:	4b94      	ldr	r3, [pc, #592]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	4a93      	ldr	r2, [pc, #588]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	61d3      	str	r3, [r2, #28]
 8000e7e:	4b91      	ldr	r3, [pc, #580]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e8e:	4b8e      	ldr	r3, [pc, #568]	; (80010c8 <HAL_RCC_OscConfig+0x4f8>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d118      	bne.n	8000ecc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e9a:	4b8b      	ldr	r3, [pc, #556]	; (80010c8 <HAL_RCC_OscConfig+0x4f8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a8a      	ldr	r2, [pc, #552]	; (80010c8 <HAL_RCC_OscConfig+0x4f8>)
 8000ea0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ea6:	f7ff fbbb 	bl	8000620 <HAL_GetTick>
 8000eaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eae:	f7ff fbb7 	bl	8000620 <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b64      	cmp	r3, #100	; 0x64
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e0fd      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec0:	4b81      	ldr	r3, [pc, #516]	; (80010c8 <HAL_RCC_OscConfig+0x4f8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0f0      	beq.n	8000eae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d106      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x312>
 8000ed4:	4b7b      	ldr	r3, [pc, #492]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000ed6:	6a1b      	ldr	r3, [r3, #32]
 8000ed8:	4a7a      	ldr	r2, [pc, #488]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6213      	str	r3, [r2, #32]
 8000ee0:	e02d      	b.n	8000f3e <HAL_RCC_OscConfig+0x36e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d10c      	bne.n	8000f04 <HAL_RCC_OscConfig+0x334>
 8000eea:	4b76      	ldr	r3, [pc, #472]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000eec:	6a1b      	ldr	r3, [r3, #32]
 8000eee:	4a75      	ldr	r2, [pc, #468]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000ef0:	f023 0301 	bic.w	r3, r3, #1
 8000ef4:	6213      	str	r3, [r2, #32]
 8000ef6:	4b73      	ldr	r3, [pc, #460]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000ef8:	6a1b      	ldr	r3, [r3, #32]
 8000efa:	4a72      	ldr	r2, [pc, #456]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000efc:	f023 0304 	bic.w	r3, r3, #4
 8000f00:	6213      	str	r3, [r2, #32]
 8000f02:	e01c      	b.n	8000f3e <HAL_RCC_OscConfig+0x36e>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	2b05      	cmp	r3, #5
 8000f0a:	d10c      	bne.n	8000f26 <HAL_RCC_OscConfig+0x356>
 8000f0c:	4b6d      	ldr	r3, [pc, #436]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f0e:	6a1b      	ldr	r3, [r3, #32]
 8000f10:	4a6c      	ldr	r2, [pc, #432]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f12:	f043 0304 	orr.w	r3, r3, #4
 8000f16:	6213      	str	r3, [r2, #32]
 8000f18:	4b6a      	ldr	r3, [pc, #424]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f1a:	6a1b      	ldr	r3, [r3, #32]
 8000f1c:	4a69      	ldr	r2, [pc, #420]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6213      	str	r3, [r2, #32]
 8000f24:	e00b      	b.n	8000f3e <HAL_RCC_OscConfig+0x36e>
 8000f26:	4b67      	ldr	r3, [pc, #412]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f28:	6a1b      	ldr	r3, [r3, #32]
 8000f2a:	4a66      	ldr	r2, [pc, #408]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f2c:	f023 0301 	bic.w	r3, r3, #1
 8000f30:	6213      	str	r3, [r2, #32]
 8000f32:	4b64      	ldr	r3, [pc, #400]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f34:	6a1b      	ldr	r3, [r3, #32]
 8000f36:	4a63      	ldr	r2, [pc, #396]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f38:	f023 0304 	bic.w	r3, r3, #4
 8000f3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	68db      	ldr	r3, [r3, #12]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d015      	beq.n	8000f72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f46:	f7ff fb6b 	bl	8000620 <HAL_GetTick>
 8000f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f4c:	e00a      	b.n	8000f64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f4e:	f7ff fb67 	bl	8000620 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e0ab      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f64:	4b57      	ldr	r3, [pc, #348]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0ee      	beq.n	8000f4e <HAL_RCC_OscConfig+0x37e>
 8000f70:	e014      	b.n	8000f9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f72:	f7ff fb55 	bl	8000620 <HAL_GetTick>
 8000f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f78:	e00a      	b.n	8000f90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7a:	f7ff fb51 	bl	8000620 <HAL_GetTick>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e095      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f90:	4b4c      	ldr	r3, [pc, #304]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1ee      	bne.n	8000f7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f9c:	7dfb      	ldrb	r3, [r7, #23]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d105      	bne.n	8000fae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fa2:	4b48      	ldr	r3, [pc, #288]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	4a47      	ldr	r2, [pc, #284]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000fa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f000 8081 	beq.w	80010ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fb8:	4b42      	ldr	r3, [pc, #264]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f003 030c 	and.w	r3, r3, #12
 8000fc0:	2b08      	cmp	r3, #8
 8000fc2:	d061      	beq.n	8001088 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	69db      	ldr	r3, [r3, #28]
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d146      	bne.n	800105a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fcc:	4b3f      	ldr	r3, [pc, #252]	; (80010cc <HAL_RCC_OscConfig+0x4fc>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd2:	f7ff fb25 	bl	8000620 <HAL_GetTick>
 8000fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd8:	e008      	b.n	8000fec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fda:	f7ff fb21 	bl	8000620 <HAL_GetTick>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d901      	bls.n	8000fec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	e067      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fec:	4b35      	ldr	r3, [pc, #212]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d1f0      	bne.n	8000fda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001000:	d108      	bne.n	8001014 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001002:	4b30      	ldr	r3, [pc, #192]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	492d      	ldr	r1, [pc, #180]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8001010:	4313      	orrs	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001014:	4b2b      	ldr	r3, [pc, #172]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a19      	ldr	r1, [r3, #32]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001024:	430b      	orrs	r3, r1
 8001026:	4927      	ldr	r1, [pc, #156]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8001028:	4313      	orrs	r3, r2
 800102a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800102c:	4b27      	ldr	r3, [pc, #156]	; (80010cc <HAL_RCC_OscConfig+0x4fc>)
 800102e:	2201      	movs	r2, #1
 8001030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001032:	f7ff faf5 	bl	8000620 <HAL_GetTick>
 8001036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001038:	e008      	b.n	800104c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800103a:	f7ff faf1 	bl	8000620 <HAL_GetTick>
 800103e:	4602      	mov	r2, r0
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d901      	bls.n	800104c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001048:	2303      	movs	r3, #3
 800104a:	e037      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800104c:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d0f0      	beq.n	800103a <HAL_RCC_OscConfig+0x46a>
 8001058:	e02f      	b.n	80010ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800105a:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <HAL_RCC_OscConfig+0x4fc>)
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fade 	bl	8000620 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001068:	f7ff fada 	bl	8000620 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b02      	cmp	r3, #2
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e020      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1f0      	bne.n	8001068 <HAL_RCC_OscConfig+0x498>
 8001086:	e018      	b.n	80010ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	69db      	ldr	r3, [r3, #28]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d101      	bne.n	8001094 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e013      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001094:	4b0b      	ldr	r3, [pc, #44]	; (80010c4 <HAL_RCC_OscConfig+0x4f4>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d106      	bne.n	80010b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d001      	beq.n	80010ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e000      	b.n	80010bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40007000 	.word	0x40007000
 80010cc:	42420060 	.word	0x42420060

080010d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d101      	bne.n	80010e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e0d0      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010e4:	4b6a      	ldr	r3, [pc, #424]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d910      	bls.n	8001114 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010f2:	4b67      	ldr	r3, [pc, #412]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 0207 	bic.w	r2, r3, #7
 80010fa:	4965      	ldr	r1, [pc, #404]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	4313      	orrs	r3, r2
 8001100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001102:	4b63      	ldr	r3, [pc, #396]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	429a      	cmp	r2, r3
 800110e:	d001      	beq.n	8001114 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0b8      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0302 	and.w	r3, r3, #2
 800111c:	2b00      	cmp	r3, #0
 800111e:	d020      	beq.n	8001162 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0304 	and.w	r3, r3, #4
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800112c:	4b59      	ldr	r3, [pc, #356]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	4a58      	ldr	r2, [pc, #352]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001136:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0308 	and.w	r3, r3, #8
 8001140:	2b00      	cmp	r3, #0
 8001142:	d005      	beq.n	8001150 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001144:	4b53      	ldr	r3, [pc, #332]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	4a52      	ldr	r2, [pc, #328]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800114a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800114e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001150:	4b50      	ldr	r3, [pc, #320]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	494d      	ldr	r1, [pc, #308]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800115e:	4313      	orrs	r3, r2
 8001160:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	d040      	beq.n	80011f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001176:	4b47      	ldr	r3, [pc, #284]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d115      	bne.n	80011ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e07f      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2b02      	cmp	r3, #2
 800118c:	d107      	bne.n	800119e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800118e:	4b41      	ldr	r3, [pc, #260]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d109      	bne.n	80011ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e073      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119e:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e06b      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ae:	4b39      	ldr	r3, [pc, #228]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f023 0203 	bic.w	r2, r3, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	4936      	ldr	r1, [pc, #216]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011bc:	4313      	orrs	r3, r2
 80011be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011c0:	f7ff fa2e 	bl	8000620 <HAL_GetTick>
 80011c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	e00a      	b.n	80011de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011c8:	f7ff fa2a 	bl	8000620 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e053      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011de:	4b2d      	ldr	r3, [pc, #180]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f003 020c 	and.w	r2, r3, #12
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d1eb      	bne.n	80011c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011f0:	4b27      	ldr	r3, [pc, #156]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0307 	and.w	r3, r3, #7
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d210      	bcs.n	8001220 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fe:	4b24      	ldr	r3, [pc, #144]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f023 0207 	bic.w	r2, r3, #7
 8001206:	4922      	ldr	r1, [pc, #136]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4313      	orrs	r3, r2
 800120c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800120e:	4b20      	ldr	r3, [pc, #128]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	683a      	ldr	r2, [r7, #0]
 8001218:	429a      	cmp	r2, r3
 800121a:	d001      	beq.n	8001220 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e032      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d008      	beq.n	800123e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	4916      	ldr	r1, [pc, #88]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800123a:	4313      	orrs	r3, r2
 800123c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0308 	and.w	r3, r3, #8
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800124a:	4b12      	ldr	r3, [pc, #72]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	490e      	ldr	r1, [pc, #56]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800125a:	4313      	orrs	r3, r2
 800125c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800125e:	f000 f821 	bl	80012a4 <HAL_RCC_GetSysClockFreq>
 8001262:	4602      	mov	r2, r0
 8001264:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	091b      	lsrs	r3, r3, #4
 800126a:	f003 030f 	and.w	r3, r3, #15
 800126e:	490a      	ldr	r1, [pc, #40]	; (8001298 <HAL_RCC_ClockConfig+0x1c8>)
 8001270:	5ccb      	ldrb	r3, [r1, r3]
 8001272:	fa22 f303 	lsr.w	r3, r2, r3
 8001276:	4a09      	ldr	r2, [pc, #36]	; (800129c <HAL_RCC_ClockConfig+0x1cc>)
 8001278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_RCC_ClockConfig+0x1d0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f98c 	bl	800059c <HAL_InitTick>

  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40022000 	.word	0x40022000
 8001294:	40021000 	.word	0x40021000
 8001298:	080024f8 	.word	0x080024f8
 800129c:	20000000 	.word	0x20000000
 80012a0:	20000004 	.word	0x20000004

080012a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012a4:	b490      	push	{r4, r7}
 80012a6:	b08a      	sub	sp, #40	; 0x28
 80012a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012aa:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012ac:	1d3c      	adds	r4, r7, #4
 80012ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012b4:	f240 2301 	movw	r3, #513	; 0x201
 80012b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	2300      	movs	r3, #0
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012ce:	4b22      	ldr	r3, [pc, #136]	; (8001358 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d002      	beq.n	80012e4 <HAL_RCC_GetSysClockFreq+0x40>
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d003      	beq.n	80012ea <HAL_RCC_GetSysClockFreq+0x46>
 80012e2:	e02d      	b.n	8001340 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012e4:	4b1d      	ldr	r3, [pc, #116]	; (800135c <HAL_RCC_GetSysClockFreq+0xb8>)
 80012e6:	623b      	str	r3, [r7, #32]
      break;
 80012e8:	e02d      	b.n	8001346 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	0c9b      	lsrs	r3, r3, #18
 80012ee:	f003 030f 	and.w	r3, r3, #15
 80012f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012f6:	4413      	add	r3, r2
 80012f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80012fc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d013      	beq.n	8001330 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <HAL_RCC_GetSysClockFreq+0xb4>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	0c5b      	lsrs	r3, r3, #17
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001316:	4413      	add	r3, r2
 8001318:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800131c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	4a0e      	ldr	r2, [pc, #56]	; (800135c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001322:	fb02 f203 	mul.w	r2, r2, r3
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	fbb2 f3f3 	udiv	r3, r2, r3
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
 800132e:	e004      	b.n	800133a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001334:	fb02 f303 	mul.w	r3, r2, r3
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	623b      	str	r3, [r7, #32]
      break;
 800133e:	e002      	b.n	8001346 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001340:	4b06      	ldr	r3, [pc, #24]	; (800135c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001342:	623b      	str	r3, [r7, #32]
      break;
 8001344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001346:	6a3b      	ldr	r3, [r7, #32]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3728      	adds	r7, #40	; 0x28
 800134c:	46bd      	mov	sp, r7
 800134e:	bc90      	pop	{r4, r7}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	080024e8 	.word	0x080024e8
 8001358:	40021000 	.word	0x40021000
 800135c:	007a1200 	.word	0x007a1200
 8001360:	003d0900 	.word	0x003d0900

08001364 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800136c:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <RCC_Delay+0x34>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a0a      	ldr	r2, [pc, #40]	; (800139c <RCC_Delay+0x38>)
 8001372:	fba2 2303 	umull	r2, r3, r2, r3
 8001376:	0a5b      	lsrs	r3, r3, #9
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	fb02 f303 	mul.w	r3, r2, r3
 800137e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001380:	bf00      	nop
  }
  while (Delay --);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	1e5a      	subs	r2, r3, #1
 8001386:	60fa      	str	r2, [r7, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1f9      	bne.n	8001380 <RCC_Delay+0x1c>
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr
 8001398:	20000000 	.word	0x20000000
 800139c:	10624dd3 	.word	0x10624dd3

080013a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e076      	b.n	80014a0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d108      	bne.n	80013cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80013c2:	d009      	beq.n	80013d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
 80013ca:	e005      	b.n	80013d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d106      	bne.n	80013f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff f81e 	bl	8000434 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2202      	movs	r2, #2
 80013fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800140e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001420:	431a      	orrs	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800142a:	431a      	orrs	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	691b      	ldr	r3, [r3, #16]
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	431a      	orrs	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001448:	431a      	orrs	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001452:	431a      	orrs	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145c:	ea42 0103 	orr.w	r1, r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001464:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	430a      	orrs	r2, r1
 800146e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	0c1a      	lsrs	r2, r3, #16
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f002 0204 	and.w	r2, r2, #4
 800147e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	69da      	ldr	r2, [r3, #28]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800148e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2201      	movs	r2, #1
 800149a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	; 0x30
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
 80014b4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80014b6:	2301      	movs	r3, #1
 80014b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d101      	bne.n	80014ce <HAL_SPI_TransmitReceive+0x26>
 80014ca:	2302      	movs	r3, #2
 80014cc:	e18a      	b.n	80017e4 <HAL_SPI_TransmitReceive+0x33c>
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2201      	movs	r2, #1
 80014d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80014d6:	f7ff f8a3 	bl	8000620 <HAL_GetTick>
 80014da:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80014e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80014ec:	887b      	ldrh	r3, [r7, #2]
 80014ee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80014f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d00f      	beq.n	8001518 <HAL_SPI_TransmitReceive+0x70>
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80014fe:	d107      	bne.n	8001510 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d103      	bne.n	8001510 <HAL_SPI_TransmitReceive+0x68>
 8001508:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800150c:	2b04      	cmp	r3, #4
 800150e:	d003      	beq.n	8001518 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001510:	2302      	movs	r3, #2
 8001512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001516:	e15b      	b.n	80017d0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d005      	beq.n	800152a <HAL_SPI_TransmitReceive+0x82>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <HAL_SPI_TransmitReceive+0x82>
 8001524:	887b      	ldrh	r3, [r7, #2]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d103      	bne.n	8001532 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001530:	e14e      	b.n	80017d0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b04      	cmp	r3, #4
 800153c:	d003      	beq.n	8001546 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2205      	movs	r2, #5
 8001542:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2200      	movs	r2, #0
 800154a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	887a      	ldrh	r2, [r7, #2]
 8001556:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	887a      	ldrh	r2, [r7, #2]
 800155c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	68ba      	ldr	r2, [r7, #8]
 8001562:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	887a      	ldrh	r2, [r7, #2]
 8001568:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	887a      	ldrh	r2, [r7, #2]
 800156e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2200      	movs	r2, #0
 8001574:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2200      	movs	r2, #0
 800157a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001586:	2b40      	cmp	r3, #64	; 0x40
 8001588:	d007      	beq.n	800159a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001598:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015a2:	d178      	bne.n	8001696 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d002      	beq.n	80015b2 <HAL_SPI_TransmitReceive+0x10a>
 80015ac:	8b7b      	ldrh	r3, [r7, #26]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d166      	bne.n	8001680 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	881a      	ldrh	r2, [r3, #0]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	1c9a      	adds	r2, r3, #2
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	3b01      	subs	r3, #1
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80015d6:	e053      	b.n	8001680 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d11b      	bne.n	800161e <HAL_SPI_TransmitReceive+0x176>
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d016      	beq.n	800161e <HAL_SPI_TransmitReceive+0x176>
 80015f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d113      	bne.n	800161e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	881a      	ldrh	r2, [r3, #0]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	1c9a      	adds	r2, r3, #2
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001610:	b29b      	uxth	r3, r3
 8001612:	3b01      	subs	r3, #1
 8001614:	b29a      	uxth	r2, r3
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800161a:	2300      	movs	r3, #0
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	2b01      	cmp	r3, #1
 800162a:	d119      	bne.n	8001660 <HAL_SPI_TransmitReceive+0x1b8>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001630:	b29b      	uxth	r3, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	d014      	beq.n	8001660 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001640:	b292      	uxth	r2, r2
 8001642:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001648:	1c9a      	adds	r2, r3, #2
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001652:	b29b      	uxth	r3, r3
 8001654:	3b01      	subs	r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800165c:	2301      	movs	r3, #1
 800165e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001660:	f7fe ffde 	bl	8000620 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800166c:	429a      	cmp	r2, r3
 800166e:	d807      	bhi.n	8001680 <HAL_SPI_TransmitReceive+0x1d8>
 8001670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001676:	d003      	beq.n	8001680 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800167e:	e0a7      	b.n	80017d0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001684:	b29b      	uxth	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1a6      	bne.n	80015d8 <HAL_SPI_TransmitReceive+0x130>
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800168e:	b29b      	uxth	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1a1      	bne.n	80015d8 <HAL_SPI_TransmitReceive+0x130>
 8001694:	e07c      	b.n	8001790 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d002      	beq.n	80016a4 <HAL_SPI_TransmitReceive+0x1fc>
 800169e:	8b7b      	ldrh	r3, [r7, #26]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d16b      	bne.n	800177c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	330c      	adds	r3, #12
 80016ae:	7812      	ldrb	r2, [r2, #0]
 80016b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	1c5a      	adds	r2, r3, #1
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	3b01      	subs	r3, #1
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80016ca:	e057      	b.n	800177c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d11c      	bne.n	8001714 <HAL_SPI_TransmitReceive+0x26c>
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80016de:	b29b      	uxth	r3, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d017      	beq.n	8001714 <HAL_SPI_TransmitReceive+0x26c>
 80016e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d114      	bne.n	8001714 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	330c      	adds	r3, #12
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fc:	1c5a      	adds	r2, r3, #1
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001706:	b29b      	uxth	r3, r3
 8001708:	3b01      	subs	r3, #1
 800170a:	b29a      	uxth	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b01      	cmp	r3, #1
 8001720:	d119      	bne.n	8001756 <HAL_SPI_TransmitReceive+0x2ae>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001726:	b29b      	uxth	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d014      	beq.n	8001756 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001748:	b29b      	uxth	r3, r3
 800174a:	3b01      	subs	r3, #1
 800174c:	b29a      	uxth	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001752:	2301      	movs	r3, #1
 8001754:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001756:	f7fe ff63 	bl	8000620 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001762:	429a      	cmp	r2, r3
 8001764:	d803      	bhi.n	800176e <HAL_SPI_TransmitReceive+0x2c6>
 8001766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d102      	bne.n	8001774 <HAL_SPI_TransmitReceive+0x2cc>
 800176e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001770:	2b00      	cmp	r3, #0
 8001772:	d103      	bne.n	800177c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800177a:	e029      	b.n	80017d0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001780:	b29b      	uxth	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d1a2      	bne.n	80016cc <HAL_SPI_TransmitReceive+0x224>
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800178a:	b29b      	uxth	r3, r3
 800178c:	2b00      	cmp	r3, #0
 800178e:	d19d      	bne.n	80016cc <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001792:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001794:	68f8      	ldr	r0, [r7, #12]
 8001796:	f000 f8b1 	bl	80018fc <SPI_EndRxTxTransaction>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d006      	beq.n	80017ae <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2220      	movs	r2, #32
 80017aa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80017ac:	e010      	b.n	80017d0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d10b      	bne.n	80017ce <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	617b      	str	r3, [r7, #20]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	e000      	b.n	80017d0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80017ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80017e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3730      	adds	r7, #48	; 0x30
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b088      	sub	sp, #32
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	603b      	str	r3, [r7, #0]
 80017f8:	4613      	mov	r3, r2
 80017fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80017fc:	f7fe ff10 	bl	8000620 <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001804:	1a9b      	subs	r3, r3, r2
 8001806:	683a      	ldr	r2, [r7, #0]
 8001808:	4413      	add	r3, r2
 800180a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800180c:	f7fe ff08 	bl	8000620 <HAL_GetTick>
 8001810:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001812:	4b39      	ldr	r3, [pc, #228]	; (80018f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	015b      	lsls	r3, r3, #5
 8001818:	0d1b      	lsrs	r3, r3, #20
 800181a:	69fa      	ldr	r2, [r7, #28]
 800181c:	fb02 f303 	mul.w	r3, r2, r3
 8001820:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001822:	e054      	b.n	80018ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800182a:	d050      	beq.n	80018ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800182c:	f7fe fef8 	bl	8000620 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	429a      	cmp	r2, r3
 800183a:	d902      	bls.n	8001842 <SPI_WaitFlagStateUntilTimeout+0x56>
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d13d      	bne.n	80018be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001850:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800185a:	d111      	bne.n	8001880 <SPI_WaitFlagStateUntilTimeout+0x94>
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001864:	d004      	beq.n	8001870 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800186e:	d107      	bne.n	8001880 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800187e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001888:	d10f      	bne.n	80018aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80018a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e017      	b.n	80018ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4013      	ands	r3, r2
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	429a      	cmp	r2, r3
 80018dc:	bf0c      	ite	eq
 80018de:	2301      	moveq	r3, #1
 80018e0:	2300      	movne	r3, #0
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	461a      	mov	r2, r3
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d19b      	bne.n	8001824 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3720      	adds	r7, #32
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000000 	.word	0x20000000

080018fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af02      	add	r7, sp, #8
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	2200      	movs	r2, #0
 8001910:	2180      	movs	r1, #128	; 0x80
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f7ff ff6a 	bl	80017ec <SPI_WaitFlagStateUntilTimeout>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d007      	beq.n	800192e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001922:	f043 0220 	orr.w	r2, r3, #32
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e000      	b.n	8001930 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800193c:	4904      	ldr	r1, [pc, #16]	; (8001950 <MX_FATFS_Init+0x18>)
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_FATFS_Init+0x1c>)
 8001940:	f000 fd8a 	bl	8002458 <FATFS_LinkDriver>
 8001944:	4603      	mov	r3, r0
 8001946:	461a      	mov	r2, r3
 8001948:	4b03      	ldr	r3, [pc, #12]	; (8001958 <MX_FATFS_Init+0x20>)
 800194a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	2000057c 	.word	0x2000057c
 8001954:	2000000c 	.word	0x2000000c
 8001958:	20000580 	.word	0x20000580

0800195c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	4618      	mov	r0, r3
 800196a:	f000 f9d9 	bl	8001d20 <USER_SPI_initialize>
 800196e:	4603      	mov	r3, r0
   // Stat = STA_NOINIT;
   // return Stat;
  /* USER CODE END INIT */
}
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	4618      	mov	r0, r3
 8001986:	f000 fab7 	bl	8001ef8 <USER_SPI_status>
 800198a:	4603      	mov	r3, r0
   // Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END STATUS */
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	4603      	mov	r3, r0
 80019a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 80019a4:	7bf8      	ldrb	r0, [r7, #15]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	68b9      	ldr	r1, [r7, #8]
 80019ac:	f000 fab8 	bl	8001f20 <USER_SPI_read>
 80019b0:	4603      	mov	r3, r0
    //return RES_OK;
  /* USER CODE END READ */
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b084      	sub	sp, #16
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
 80019c4:	603b      	str	r3, [r7, #0]
 80019c6:	4603      	mov	r3, r0
 80019c8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 80019ca:	7bf8      	ldrb	r0, [r7, #15]
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	68b9      	ldr	r1, [r7, #8]
 80019d2:	f000 fb0b 	bl	8001fec <USER_SPI_write>
 80019d6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	603a      	str	r2, [r7, #0]
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	460b      	mov	r3, r1
 80019ee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 80019f0:	79b9      	ldrb	r1, [r7, #6]
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 fb74 	bl	80020e4 <USER_SPI_ioctl>
 80019fc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8001a10:	f7fe fe06 	bl	8000620 <HAL_GetTick>
 8001a14:	4603      	mov	r3, r0
 8001a16:	4a04      	ldr	r2, [pc, #16]	; (8001a28 <SPI_Timer_On+0x20>)
 8001a18:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8001a1a:	4a04      	ldr	r2, [pc, #16]	; (8001a2c <SPI_Timer_On+0x24>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6013      	str	r3, [r2, #0]
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	200009e0 	.word	0x200009e0
 8001a2c:	200009e4 	.word	0x200009e4

08001a30 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8001a34:	f7fe fdf4 	bl	8000620 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <SPI_Timer_Status+0x24>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	1ad2      	subs	r2, r2, r3
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <SPI_Timer_Status+0x28>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	bf34      	ite	cc
 8001a48:	2301      	movcc	r3, #1
 8001a4a:	2300      	movcs	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	200009e0 	.word	0x200009e0
 8001a58:	200009e4 	.word	0x200009e4

08001a5c <xchg_spi>:

/* Exchange a byte */
static BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af02      	add	r7, sp, #8
 8001a62:	4603      	mov	r3, r0
 8001a64:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8001a66:	f107 020f 	add.w	r2, r7, #15
 8001a6a:	1df9      	adds	r1, r7, #7
 8001a6c:	2332      	movs	r3, #50	; 0x32
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	2301      	movs	r3, #1
 8001a72:	4804      	ldr	r0, [pc, #16]	; (8001a84 <xchg_spi+0x28>)
 8001a74:	f7ff fd18 	bl	80014a8 <HAL_SPI_TransmitReceive>
    return rxDat;
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200002e8 	.word	0x200002e8

08001a88 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8001a88:	b590      	push	{r4, r7, lr}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	e00a      	b.n	8001aae <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	18d4      	adds	r4, r2, r3
 8001a9e:	20ff      	movs	r0, #255	; 0xff
 8001aa0:	f7ff ffdc 	bl	8001a5c <xchg_spi>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d3f0      	bcc.n	8001a98 <rcvr_spi_multi+0x10>
	}
}
 8001ab6:	bf00      	nop
 8001ab8:	bf00      	nop
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd90      	pop	{r4, r7, pc}

08001ac0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	e009      	b.n	8001ae4 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ffbf 	bl	8001a5c <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d3f1      	bcc.n	8001ad0 <xmit_spi_multi+0x10>
	}
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b086      	sub	sp, #24
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8001afe:	f7fe fd8f 	bl	8000620 <HAL_GetTick>
 8001b02:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8001b08:	20ff      	movs	r0, #255	; 0xff
 8001b0a:	f7ff ffa7 	bl	8001a5c <xchg_spi>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	2bff      	cmp	r3, #255	; 0xff
 8001b16:	d007      	beq.n	8001b28 <wait_ready+0x32>
 8001b18:	f7fe fd82 	bl	8000620 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d8ef      	bhi.n	8001b08 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2bff      	cmp	r3, #255	; 0xff
 8001b2c:	bf0c      	ite	eq
 8001b2e:	2301      	moveq	r3, #1
 8001b30:	2300      	movne	r3, #0
 8001b32:	b2db      	uxtb	r3, r3
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8001b40:	2201      	movs	r2, #1
 8001b42:	2110      	movs	r1, #16
 8001b44:	4803      	ldr	r0, [pc, #12]	; (8001b54 <despiselect+0x18>)
 8001b46:	f7ff f811 	bl	8000b6c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001b4a:	20ff      	movs	r0, #255	; 0xff
 8001b4c:	f7ff ff86 	bl	8001a5c <xchg_spi>

}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40010800 	.word	0x40010800

08001b58 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2110      	movs	r1, #16
 8001b60:	4809      	ldr	r0, [pc, #36]	; (8001b88 <spiselect+0x30>)
 8001b62:	f7ff f803 	bl	8000b6c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8001b66:	20ff      	movs	r0, #255	; 0xff
 8001b68:	f7ff ff78 	bl	8001a5c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001b6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b70:	f7ff ffc1 	bl	8001af6 <wait_ready>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <spiselect+0x26>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e002      	b.n	8001b84 <spiselect+0x2c>

	despiselect();
 8001b7e:	f7ff ffdd 	bl	8001b3c <despiselect>
	return 0;	/* Timeout */
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40010800 	.word	0x40010800

08001b8c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8001b96:	20c8      	movs	r0, #200	; 0xc8
 8001b98:	f7ff ff36 	bl	8001a08 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001b9c:	20ff      	movs	r0, #255	; 0xff
 8001b9e:	f7ff ff5d 	bl	8001a5c <xchg_spi>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	2bff      	cmp	r3, #255	; 0xff
 8001baa:	d104      	bne.n	8001bb6 <rcvr_datablock+0x2a>
 8001bac:	f7ff ff40 	bl	8001a30 <SPI_Timer_Status>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f2      	bne.n	8001b9c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	2bfe      	cmp	r3, #254	; 0xfe
 8001bba:	d001      	beq.n	8001bc0 <rcvr_datablock+0x34>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	e00a      	b.n	8001bd6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8001bc0:	6839      	ldr	r1, [r7, #0]
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff ff60 	bl	8001a88 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001bc8:	20ff      	movs	r0, #255	; 0xff
 8001bca:	f7ff ff47 	bl	8001a5c <xchg_spi>
 8001bce:	20ff      	movs	r0, #255	; 0xff
 8001bd0:	f7ff ff44 	bl	8001a5c <xchg_spi>

	return 1;						/* Function succeeded */
 8001bd4:	2301      	movs	r3, #1
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	460b      	mov	r3, r1
 8001be8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8001bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bee:	f7ff ff82 	bl	8001af6 <wait_ready>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <xmit_datablock+0x1e>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	e01e      	b.n	8001c3a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8001bfc:	78fb      	ldrb	r3, [r7, #3]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff ff2c 	bl	8001a5c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8001c04:	78fb      	ldrb	r3, [r7, #3]
 8001c06:	2bfd      	cmp	r3, #253	; 0xfd
 8001c08:	d016      	beq.n	8001c38 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8001c0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff ff56 	bl	8001ac0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8001c14:	20ff      	movs	r0, #255	; 0xff
 8001c16:	f7ff ff21 	bl	8001a5c <xchg_spi>
 8001c1a:	20ff      	movs	r0, #255	; 0xff
 8001c1c:	f7ff ff1e 	bl	8001a5c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8001c20:	20ff      	movs	r0, #255	; 0xff
 8001c22:	f7ff ff1b 	bl	8001a5c <xchg_spi>
 8001c26:	4603      	mov	r3, r0
 8001c28:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	f003 031f 	and.w	r3, r3, #31
 8001c30:	2b05      	cmp	r3, #5
 8001c32:	d001      	beq.n	8001c38 <xmit_datablock+0x5a>
 8001c34:	2300      	movs	r3, #0
 8001c36:	e000      	b.n	8001c3a <xmit_datablock+0x5c>
	}
	return 1;
 8001c38:	2301      	movs	r3, #1
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b084      	sub	sp, #16
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	4603      	mov	r3, r0
 8001c4a:	6039      	str	r1, [r7, #0]
 8001c4c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	da0e      	bge.n	8001c74 <send_cmd+0x32>
		cmd &= 0x7F;
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c5c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8001c5e:	2100      	movs	r1, #0
 8001c60:	2037      	movs	r0, #55	; 0x37
 8001c62:	f7ff ffee 	bl	8001c42 <send_cmd>
 8001c66:	4603      	mov	r3, r0
 8001c68:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8001c6a:	7bbb      	ldrb	r3, [r7, #14]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d901      	bls.n	8001c74 <send_cmd+0x32>
 8001c70:	7bbb      	ldrb	r3, [r7, #14]
 8001c72:	e051      	b.n	8001d18 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	2b0c      	cmp	r3, #12
 8001c78:	d008      	beq.n	8001c8c <send_cmd+0x4a>
		despiselect();
 8001c7a:	f7ff ff5f 	bl	8001b3c <despiselect>
		if (!spiselect()) return 0xFF;
 8001c7e:	f7ff ff6b 	bl	8001b58 <spiselect>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <send_cmd+0x4a>
 8001c88:	23ff      	movs	r3, #255	; 0xff
 8001c8a:	e045      	b.n	8001d18 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fee1 	bl	8001a5c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	0e1b      	lsrs	r3, r3, #24
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff fedb 	bl	8001a5c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	0c1b      	lsrs	r3, r3, #16
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fed5 	bl	8001a5c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	0a1b      	lsrs	r3, r3, #8
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fecf 	bl	8001a5c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff feca 	bl	8001a5c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001cc8:	2301      	movs	r3, #1
 8001cca:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <send_cmd+0x94>
 8001cd2:	2395      	movs	r3, #149	; 0x95
 8001cd4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8001cd6:	79fb      	ldrb	r3, [r7, #7]
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d101      	bne.n	8001ce0 <send_cmd+0x9e>
 8001cdc:	2387      	movs	r3, #135	; 0x87
 8001cde:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff feba 	bl	8001a5c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	2b0c      	cmp	r3, #12
 8001cec:	d102      	bne.n	8001cf4 <send_cmd+0xb2>
 8001cee:	20ff      	movs	r0, #255	; 0xff
 8001cf0:	f7ff feb4 	bl	8001a5c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8001cf4:	230a      	movs	r3, #10
 8001cf6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8001cf8:	20ff      	movs	r0, #255	; 0xff
 8001cfa:	f7ff feaf 	bl	8001a5c <xchg_spi>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8001d02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	da05      	bge.n	8001d16 <send_cmd+0xd4>
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	73fb      	strb	r3, [r7, #15]
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <send_cmd+0xb6>

	return res;							/* Return received response */
 8001d16:	7bbb      	ldrb	r3, [r7, #14]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <USER_SPI_initialize+0x14>
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0d6      	b.n	8001ee2 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8001d34:	4b6d      	ldr	r3, [pc, #436]	; (8001eec <USER_SPI_initialize+0x1cc>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <USER_SPI_initialize+0x2a>
 8001d42:	4b6a      	ldr	r3, [pc, #424]	; (8001eec <USER_SPI_initialize+0x1cc>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	e0cb      	b.n	8001ee2 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8001d4a:	4b69      	ldr	r3, [pc, #420]	; (8001ef0 <USER_SPI_initialize+0x1d0>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8001d54:	4b66      	ldr	r3, [pc, #408]	; (8001ef0 <USER_SPI_initialize+0x1d0>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8001d5c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001d5e:	230a      	movs	r3, #10
 8001d60:	73fb      	strb	r3, [r7, #15]
 8001d62:	e005      	b.n	8001d70 <USER_SPI_initialize+0x50>
 8001d64:	20ff      	movs	r0, #255	; 0xff
 8001d66:	f7ff fe79 	bl	8001a5c <xchg_spi>
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	73fb      	strb	r3, [r7, #15]
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f6      	bne.n	8001d64 <USER_SPI_initialize+0x44>

	ty = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f7ff ff60 	bl	8001c42 <send_cmd>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	f040 808b 	bne.w	8001ea0 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8001d8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d8e:	f7ff fe3b 	bl	8001a08 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8001d92:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001d96:	2008      	movs	r0, #8
 8001d98:	f7ff ff53 	bl	8001c42 <send_cmd>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d151      	bne.n	8001e46 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8001da2:	2300      	movs	r3, #0
 8001da4:	73fb      	strb	r3, [r7, #15]
 8001da6:	e00d      	b.n	8001dc4 <USER_SPI_initialize+0xa4>
 8001da8:	7bfc      	ldrb	r4, [r7, #15]
 8001daa:	20ff      	movs	r0, #255	; 0xff
 8001dac:	f7ff fe56 	bl	8001a5c <xchg_spi>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	f107 0310 	add.w	r3, r7, #16
 8001db8:	4423      	add	r3, r4
 8001dba:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d9ee      	bls.n	8001da8 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8001dca:	7abb      	ldrb	r3, [r7, #10]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d167      	bne.n	8001ea0 <USER_SPI_initialize+0x180>
 8001dd0:	7afb      	ldrb	r3, [r7, #11]
 8001dd2:	2baa      	cmp	r3, #170	; 0xaa
 8001dd4:	d164      	bne.n	8001ea0 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8001dd6:	bf00      	nop
 8001dd8:	f7ff fe2a 	bl	8001a30 <SPI_Timer_Status>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <USER_SPI_initialize+0xd2>
 8001de2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001de6:	20a9      	movs	r0, #169	; 0xa9
 8001de8:	f7ff ff2b 	bl	8001c42 <send_cmd>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f2      	bne.n	8001dd8 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8001df2:	f7ff fe1d 	bl	8001a30 <SPI_Timer_Status>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d051      	beq.n	8001ea0 <USER_SPI_initialize+0x180>
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	203a      	movs	r0, #58	; 0x3a
 8001e00:	f7ff ff1f 	bl	8001c42 <send_cmd>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d14a      	bne.n	8001ea0 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]
 8001e0e:	e00d      	b.n	8001e2c <USER_SPI_initialize+0x10c>
 8001e10:	7bfc      	ldrb	r4, [r7, #15]
 8001e12:	20ff      	movs	r0, #255	; 0xff
 8001e14:	f7ff fe22 	bl	8001a5c <xchg_spi>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	4423      	add	r3, r4
 8001e22:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	d9ee      	bls.n	8001e10 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8001e32:	7a3b      	ldrb	r3, [r7, #8]
 8001e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <USER_SPI_initialize+0x120>
 8001e3c:	230c      	movs	r3, #12
 8001e3e:	e000      	b.n	8001e42 <USER_SPI_initialize+0x122>
 8001e40:	2304      	movs	r3, #4
 8001e42:	737b      	strb	r3, [r7, #13]
 8001e44:	e02c      	b.n	8001ea0 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8001e46:	2100      	movs	r1, #0
 8001e48:	20a9      	movs	r0, #169	; 0xa9
 8001e4a:	f7ff fefa 	bl	8001c42 <send_cmd>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d804      	bhi.n	8001e5e <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8001e54:	2302      	movs	r3, #2
 8001e56:	737b      	strb	r3, [r7, #13]
 8001e58:	23a9      	movs	r3, #169	; 0xa9
 8001e5a:	73bb      	strb	r3, [r7, #14]
 8001e5c:	e003      	b.n	8001e66 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001e5e:	2301      	movs	r3, #1
 8001e60:	737b      	strb	r3, [r7, #13]
 8001e62:	2301      	movs	r3, #1
 8001e64:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8001e66:	bf00      	nop
 8001e68:	f7ff fde2 	bl	8001a30 <SPI_Timer_Status>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d007      	beq.n	8001e82 <USER_SPI_initialize+0x162>
 8001e72:	7bbb      	ldrb	r3, [r7, #14]
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fee3 	bl	8001c42 <send_cmd>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d1f2      	bne.n	8001e68 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8001e82:	f7ff fdd5 	bl	8001a30 <SPI_Timer_Status>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d007      	beq.n	8001e9c <USER_SPI_initialize+0x17c>
 8001e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e90:	2010      	movs	r0, #16
 8001e92:	f7ff fed6 	bl	8001c42 <send_cmd>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <USER_SPI_initialize+0x180>
				ty = 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001ea0:	4a14      	ldr	r2, [pc, #80]	; (8001ef4 <USER_SPI_initialize+0x1d4>)
 8001ea2:	7b7b      	ldrb	r3, [r7, #13]
 8001ea4:	7013      	strb	r3, [r2, #0]
	despiselect();
 8001ea6:	f7ff fe49 	bl	8001b3c <despiselect>

	if (ty) {			/* OK */
 8001eaa:	7b7b      	ldrb	r3, [r7, #13]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d012      	beq.n	8001ed6 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <USER_SPI_initialize+0x1d0>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8001eba:	4b0d      	ldr	r3, [pc, #52]	; (8001ef0 <USER_SPI_initialize+0x1d0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f042 0210 	orr.w	r2, r2, #16
 8001ec2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <USER_SPI_initialize+0x1cc>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	f023 0301 	bic.w	r3, r3, #1
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	4b06      	ldr	r3, [pc, #24]	; (8001eec <USER_SPI_initialize+0x1cc>)
 8001ed2:	701a      	strb	r2, [r3, #0]
 8001ed4:	e002      	b.n	8001edc <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <USER_SPI_initialize+0x1cc>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001edc:	4b03      	ldr	r3, [pc, #12]	; (8001eec <USER_SPI_initialize+0x1cc>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	b2db      	uxtb	r3, r3
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd90      	pop	{r4, r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000020 	.word	0x20000020
 8001ef0:	200002e8 	.word	0x200002e8
 8001ef4:	20000040 	.word	0x20000040

08001ef8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <USER_SPI_status+0x14>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e002      	b.n	8001f12 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8001f0c:	4b03      	ldr	r3, [pc, #12]	; (8001f1c <USER_SPI_status+0x24>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	b2db      	uxtb	r3, r3
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	20000020 	.word	0x20000020

08001f20 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60b9      	str	r1, [r7, #8]
 8001f28:	607a      	str	r2, [r7, #4]
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d102      	bne.n	8001f3c <USER_SPI_read+0x1c>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <USER_SPI_read+0x20>
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	e04d      	b.n	8001fdc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001f40:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <USER_SPI_read+0xc4>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <USER_SPI_read+0x32>
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e044      	b.n	8001fdc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8001f52:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <USER_SPI_read+0xc8>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	f003 0308 	and.w	r3, r3, #8
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d102      	bne.n	8001f64 <USER_SPI_read+0x44>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	025b      	lsls	r3, r3, #9
 8001f62:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d111      	bne.n	8001f8e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	2011      	movs	r0, #17
 8001f6e:	f7ff fe68 	bl	8001c42 <send_cmd>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d129      	bne.n	8001fcc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8001f78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f7c:	68b8      	ldr	r0, [r7, #8]
 8001f7e:	f7ff fe05 	bl	8001b8c <rcvr_datablock>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d021      	beq.n	8001fcc <USER_SPI_read+0xac>
			count = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	e01e      	b.n	8001fcc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	2012      	movs	r0, #18
 8001f92:	f7ff fe56 	bl	8001c42 <send_cmd>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d117      	bne.n	8001fcc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8001f9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fa0:	68b8      	ldr	r0, [r7, #8]
 8001fa2:	f7ff fdf3 	bl	8001b8c <rcvr_datablock>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00a      	beq.n	8001fc2 <USER_SPI_read+0xa2>
				buff += 512;
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001fb2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	603b      	str	r3, [r7, #0]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d1ed      	bne.n	8001f9c <USER_SPI_read+0x7c>
 8001fc0:	e000      	b.n	8001fc4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8001fc2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	200c      	movs	r0, #12
 8001fc8:	f7ff fe3b 	bl	8001c42 <send_cmd>
		}
	}
	despiselect();
 8001fcc:	f7ff fdb6 	bl	8001b3c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	bf14      	ite	ne
 8001fd6:	2301      	movne	r3, #1
 8001fd8:	2300      	moveq	r3, #0
 8001fda:	b2db      	uxtb	r3, r3
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000020 	.word	0x20000020
 8001fe8:	20000040 	.word	0x20000040

08001fec <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	603b      	str	r3, [r7, #0]
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d102      	bne.n	8002008 <USER_SPI_write+0x1c>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <USER_SPI_write+0x20>
 8002008:	2304      	movs	r3, #4
 800200a:	e063      	b.n	80020d4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800200c:	4b33      	ldr	r3, [pc, #204]	; (80020dc <USER_SPI_write+0xf0>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	b2db      	uxtb	r3, r3
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <USER_SPI_write+0x32>
 800201a:	2303      	movs	r3, #3
 800201c:	e05a      	b.n	80020d4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800201e:	4b2f      	ldr	r3, [pc, #188]	; (80020dc <USER_SPI_write+0xf0>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <USER_SPI_write+0x44>
 800202c:	2302      	movs	r3, #2
 800202e:	e051      	b.n	80020d4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8002030:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <USER_SPI_write+0xf4>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	f003 0308 	and.w	r3, r3, #8
 8002038:	2b00      	cmp	r3, #0
 800203a:	d102      	bne.n	8002042 <USER_SPI_write+0x56>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	025b      	lsls	r3, r3, #9
 8002040:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d110      	bne.n	800206a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002048:	6879      	ldr	r1, [r7, #4]
 800204a:	2018      	movs	r0, #24
 800204c:	f7ff fdf9 	bl	8001c42 <send_cmd>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d136      	bne.n	80020c4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8002056:	21fe      	movs	r1, #254	; 0xfe
 8002058:	68b8      	ldr	r0, [r7, #8]
 800205a:	f7ff fdc0 	bl	8001bde <xmit_datablock>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d02f      	beq.n	80020c4 <USER_SPI_write+0xd8>
			count = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	e02c      	b.n	80020c4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800206a:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <USER_SPI_write+0xf4>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	f003 0306 	and.w	r3, r3, #6
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <USER_SPI_write+0x92>
 8002076:	6839      	ldr	r1, [r7, #0]
 8002078:	2097      	movs	r0, #151	; 0x97
 800207a:	f7ff fde2 	bl	8001c42 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	2019      	movs	r0, #25
 8002082:	f7ff fdde 	bl	8001c42 <send_cmd>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d11b      	bne.n	80020c4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800208c:	21fc      	movs	r1, #252	; 0xfc
 800208e:	68b8      	ldr	r0, [r7, #8]
 8002090:	f7ff fda5 	bl	8001bde <xmit_datablock>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <USER_SPI_write+0xc4>
				buff += 512;
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80020a0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	3b01      	subs	r3, #1
 80020a6:	603b      	str	r3, [r7, #0]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1ee      	bne.n	800208c <USER_SPI_write+0xa0>
 80020ae:	e000      	b.n	80020b2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80020b0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80020b2:	21fd      	movs	r1, #253	; 0xfd
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7ff fd92 	bl	8001bde <xmit_datablock>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <USER_SPI_write+0xd8>
 80020c0:	2301      	movs	r3, #1
 80020c2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80020c4:	f7ff fd3a 	bl	8001b3c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	bf14      	ite	ne
 80020ce:	2301      	movne	r3, #1
 80020d0:	2300      	moveq	r3, #0
 80020d2:	b2db      	uxtb	r3, r3
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20000020 	.word	0x20000020
 80020e0:	20000040 	.word	0x20000040

080020e4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08c      	sub	sp, #48	; 0x30
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	603a      	str	r2, [r7, #0]
 80020ee:	71fb      	strb	r3, [r7, #7]
 80020f0:	460b      	mov	r3, r1
 80020f2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <USER_SPI_ioctl+0x1a>
 80020fa:	2304      	movs	r3, #4
 80020fc:	e15a      	b.n	80023b4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80020fe:	4baf      	ldr	r3, [pc, #700]	; (80023bc <USER_SPI_ioctl+0x2d8>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <USER_SPI_ioctl+0x2c>
 800210c:	2303      	movs	r3, #3
 800210e:	e151      	b.n	80023b4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8002116:	79bb      	ldrb	r3, [r7, #6]
 8002118:	2b04      	cmp	r3, #4
 800211a:	f200 8136 	bhi.w	800238a <USER_SPI_ioctl+0x2a6>
 800211e:	a201      	add	r2, pc, #4	; (adr r2, 8002124 <USER_SPI_ioctl+0x40>)
 8002120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002124:	08002139 	.word	0x08002139
 8002128:	0800214d 	.word	0x0800214d
 800212c:	0800238b 	.word	0x0800238b
 8002130:	080021f9 	.word	0x080021f9
 8002134:	080022ef 	.word	0x080022ef
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002138:	f7ff fd0e 	bl	8001b58 <spiselect>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 8127 	beq.w	8002392 <USER_SPI_ioctl+0x2ae>
 8002144:	2300      	movs	r3, #0
 8002146:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800214a:	e122      	b.n	8002392 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800214c:	2100      	movs	r1, #0
 800214e:	2009      	movs	r0, #9
 8002150:	f7ff fd77 	bl	8001c42 <send_cmd>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	f040 811d 	bne.w	8002396 <USER_SPI_ioctl+0x2b2>
 800215c:	f107 030c 	add.w	r3, r7, #12
 8002160:	2110      	movs	r1, #16
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fd12 	bl	8001b8c <rcvr_datablock>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 8113 	beq.w	8002396 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8002170:	7b3b      	ldrb	r3, [r7, #12]
 8002172:	099b      	lsrs	r3, r3, #6
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b01      	cmp	r3, #1
 8002178:	d111      	bne.n	800219e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800217a:	7d7b      	ldrb	r3, [r7, #21]
 800217c:	461a      	mov	r2, r3
 800217e:	7d3b      	ldrb	r3, [r7, #20]
 8002180:	021b      	lsls	r3, r3, #8
 8002182:	4413      	add	r3, r2
 8002184:	461a      	mov	r2, r3
 8002186:	7cfb      	ldrb	r3, [r7, #19]
 8002188:	041b      	lsls	r3, r3, #16
 800218a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800218e:	4413      	add	r3, r2
 8002190:	3301      	adds	r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	029a      	lsls	r2, r3, #10
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e028      	b.n	80021f0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800219e:	7c7b      	ldrb	r3, [r7, #17]
 80021a0:	f003 030f 	and.w	r3, r3, #15
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	7dbb      	ldrb	r3, [r7, #22]
 80021a8:	09db      	lsrs	r3, r3, #7
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	4413      	add	r3, r2
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	7d7b      	ldrb	r3, [r7, #21]
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	f003 0306 	and.w	r3, r3, #6
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	4413      	add	r3, r2
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	3302      	adds	r3, #2
 80021c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80021c6:	7d3b      	ldrb	r3, [r7, #20]
 80021c8:	099b      	lsrs	r3, r3, #6
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	461a      	mov	r2, r3
 80021ce:	7cfb      	ldrb	r3, [r7, #19]
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	441a      	add	r2, r3
 80021d4:	7cbb      	ldrb	r3, [r7, #18]
 80021d6:	029b      	lsls	r3, r3, #10
 80021d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80021dc:	4413      	add	r3, r2
 80021de:	3301      	adds	r3, #1
 80021e0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80021e2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80021e6:	3b09      	subs	r3, #9
 80021e8:	69fa      	ldr	r2, [r7, #28]
 80021ea:	409a      	lsls	r2, r3
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80021f0:	2300      	movs	r3, #0
 80021f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80021f6:	e0ce      	b.n	8002396 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80021f8:	4b71      	ldr	r3, [pc, #452]	; (80023c0 <USER_SPI_ioctl+0x2dc>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b00      	cmp	r3, #0
 8002202:	d031      	beq.n	8002268 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8002204:	2100      	movs	r1, #0
 8002206:	208d      	movs	r0, #141	; 0x8d
 8002208:	f7ff fd1b 	bl	8001c42 <send_cmd>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	f040 80c3 	bne.w	800239a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8002214:	20ff      	movs	r0, #255	; 0xff
 8002216:	f7ff fc21 	bl	8001a5c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	2110      	movs	r1, #16
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fcb3 	bl	8001b8c <rcvr_datablock>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 80b6 	beq.w	800239a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800222e:	2330      	movs	r3, #48	; 0x30
 8002230:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002234:	e007      	b.n	8002246 <USER_SPI_ioctl+0x162>
 8002236:	20ff      	movs	r0, #255	; 0xff
 8002238:	f7ff fc10 	bl	8001a5c <xchg_spi>
 800223c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002240:	3b01      	subs	r3, #1
 8002242:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002246:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f3      	bne.n	8002236 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800224e:	7dbb      	ldrb	r3, [r7, #22]
 8002250:	091b      	lsrs	r3, r3, #4
 8002252:	b2db      	uxtb	r3, r3
 8002254:	461a      	mov	r2, r3
 8002256:	2310      	movs	r3, #16
 8002258:	fa03 f202 	lsl.w	r2, r3, r2
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8002260:	2300      	movs	r3, #0
 8002262:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8002266:	e098      	b.n	800239a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8002268:	2100      	movs	r1, #0
 800226a:	2009      	movs	r0, #9
 800226c:	f7ff fce9 	bl	8001c42 <send_cmd>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	f040 8091 	bne.w	800239a <USER_SPI_ioctl+0x2b6>
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	2110      	movs	r1, #16
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fc84 	bl	8001b8c <rcvr_datablock>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 8087 	beq.w	800239a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800228c:	4b4c      	ldr	r3, [pc, #304]	; (80023c0 <USER_SPI_ioctl+0x2dc>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d012      	beq.n	80022be <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8002298:	7dbb      	ldrb	r3, [r7, #22]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80022a0:	7dfa      	ldrb	r2, [r7, #23]
 80022a2:	09d2      	lsrs	r2, r2, #7
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	4413      	add	r3, r2
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	7e7b      	ldrb	r3, [r7, #25]
 80022ac:	099b      	lsrs	r3, r3, #6
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	3b01      	subs	r3, #1
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	461a      	mov	r2, r3
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	e013      	b.n	80022e6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80022be:	7dbb      	ldrb	r3, [r7, #22]
 80022c0:	109b      	asrs	r3, r3, #2
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	f003 031f 	and.w	r3, r3, #31
 80022c8:	3301      	adds	r3, #1
 80022ca:	7dfa      	ldrb	r2, [r7, #23]
 80022cc:	00d2      	lsls	r2, r2, #3
 80022ce:	f002 0218 	and.w	r2, r2, #24
 80022d2:	7df9      	ldrb	r1, [r7, #23]
 80022d4:	0949      	lsrs	r1, r1, #5
 80022d6:	b2c9      	uxtb	r1, r1
 80022d8:	440a      	add	r2, r1
 80022da:	3201      	adds	r2, #1
 80022dc:	fb02 f303 	mul.w	r3, r2, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80022ec:	e055      	b.n	800239a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80022ee:	4b34      	ldr	r3, [pc, #208]	; (80023c0 <USER_SPI_ioctl+0x2dc>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	f003 0306 	and.w	r3, r3, #6
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d051      	beq.n	800239e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80022fa:	f107 020c 	add.w	r2, r7, #12
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	210b      	movs	r1, #11
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff feee 	bl	80020e4 <USER_SPI_ioctl>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d149      	bne.n	80023a2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800230e:	7b3b      	ldrb	r3, [r7, #12]
 8002310:	099b      	lsrs	r3, r3, #6
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d104      	bne.n	8002322 <USER_SPI_ioctl+0x23e>
 8002318:	7dbb      	ldrb	r3, [r7, #22]
 800231a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800231e:	2b00      	cmp	r3, #0
 8002320:	d041      	beq.n	80023a6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	623b      	str	r3, [r7, #32]
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	62bb      	str	r3, [r7, #40]	; 0x28
 800232c:	6a3b      	ldr	r3, [r7, #32]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8002332:	4b23      	ldr	r3, [pc, #140]	; (80023c0 <USER_SPI_ioctl+0x2dc>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d105      	bne.n	800234a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800233e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002340:	025b      	lsls	r3, r3, #9
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
 8002344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002346:	025b      	lsls	r3, r3, #9
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800234a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800234c:	2020      	movs	r0, #32
 800234e:	f7ff fc78 	bl	8001c42 <send_cmd>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d128      	bne.n	80023aa <USER_SPI_ioctl+0x2c6>
 8002358:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800235a:	2021      	movs	r0, #33	; 0x21
 800235c:	f7ff fc71 	bl	8001c42 <send_cmd>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d121      	bne.n	80023aa <USER_SPI_ioctl+0x2c6>
 8002366:	2100      	movs	r1, #0
 8002368:	2026      	movs	r0, #38	; 0x26
 800236a:	f7ff fc6a 	bl	8001c42 <send_cmd>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d11a      	bne.n	80023aa <USER_SPI_ioctl+0x2c6>
 8002374:	f247 5030 	movw	r0, #30000	; 0x7530
 8002378:	f7ff fbbd 	bl	8001af6 <wait_ready>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d013      	beq.n	80023aa <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8002382:	2300      	movs	r3, #0
 8002384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8002388:	e00f      	b.n	80023aa <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800238a:	2304      	movs	r3, #4
 800238c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002390:	e00c      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		break;
 8002392:	bf00      	nop
 8002394:	e00a      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		break;
 8002396:	bf00      	nop
 8002398:	e008      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		break;
 800239a:	bf00      	nop
 800239c:	e006      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800239e:	bf00      	nop
 80023a0:	e004      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80023a2:	bf00      	nop
 80023a4:	e002      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80023a6:	bf00      	nop
 80023a8:	e000      	b.n	80023ac <USER_SPI_ioctl+0x2c8>
		break;
 80023aa:	bf00      	nop
	}

	despiselect();
 80023ac:	f7ff fbc6 	bl	8001b3c <despiselect>

	return res;
 80023b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3730      	adds	r7, #48	; 0x30
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000020 	.word	0x20000020
 80023c0:	20000040 	.word	0x20000040

080023c4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b087      	sub	sp, #28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	4613      	mov	r3, r2
 80023d0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80023d2:	2301      	movs	r3, #1
 80023d4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 80023da:	4b1e      	ldr	r3, [pc, #120]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 80023dc:	7a5b      	ldrb	r3, [r3, #9]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d831      	bhi.n	8002448 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80023e4:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 80023e6:	7a5b      	ldrb	r3, [r3, #9]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b19      	ldr	r3, [pc, #100]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 80023ee:	2100      	movs	r1, #0
 80023f0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 80023f2:	4b18      	ldr	r3, [pc, #96]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 80023f4:	7a5b      	ldrb	r3, [r3, #9]
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	4a16      	ldr	r2, [pc, #88]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8002402:	4b14      	ldr	r3, [pc, #80]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 8002404:	7a5b      	ldrb	r3, [r3, #9]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	461a      	mov	r2, r3
 800240a:	4b12      	ldr	r3, [pc, #72]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 800240c:	4413      	add	r3, r2
 800240e:	79fa      	ldrb	r2, [r7, #7]
 8002410:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8002412:	4b10      	ldr	r3, [pc, #64]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 8002414:	7a5b      	ldrb	r3, [r3, #9]
 8002416:	b2db      	uxtb	r3, r3
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	b2d1      	uxtb	r1, r2
 800241c:	4a0d      	ldr	r2, [pc, #52]	; (8002454 <FATFS_LinkDriverEx+0x90>)
 800241e:	7251      	strb	r1, [r2, #9]
 8002420:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8002422:	7dbb      	ldrb	r3, [r7, #22]
 8002424:	3330      	adds	r3, #48	; 0x30
 8002426:	b2da      	uxtb	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	3301      	adds	r3, #1
 8002430:	223a      	movs	r2, #58	; 0x3a
 8002432:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	3302      	adds	r3, #2
 8002438:	222f      	movs	r2, #47	; 0x2f
 800243a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	3303      	adds	r3, #3
 8002440:	2200      	movs	r2, #0
 8002442:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8002448:	7dfb      	ldrb	r3, [r7, #23]
}
 800244a:	4618      	mov	r0, r3
 800244c:	371c      	adds	r7, #28
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	20000044 	.word	0x20000044

08002458 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	6839      	ldr	r1, [r7, #0]
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7ff ffac 	bl	80023c4 <FATFS_LinkDriverEx>
 800246c:	4603      	mov	r3, r0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <__libc_init_array>:
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	2600      	movs	r6, #0
 800247c:	4d0c      	ldr	r5, [pc, #48]	; (80024b0 <__libc_init_array+0x38>)
 800247e:	4c0d      	ldr	r4, [pc, #52]	; (80024b4 <__libc_init_array+0x3c>)
 8002480:	1b64      	subs	r4, r4, r5
 8002482:	10a4      	asrs	r4, r4, #2
 8002484:	42a6      	cmp	r6, r4
 8002486:	d109      	bne.n	800249c <__libc_init_array+0x24>
 8002488:	f000 f822 	bl	80024d0 <_init>
 800248c:	2600      	movs	r6, #0
 800248e:	4d0a      	ldr	r5, [pc, #40]	; (80024b8 <__libc_init_array+0x40>)
 8002490:	4c0a      	ldr	r4, [pc, #40]	; (80024bc <__libc_init_array+0x44>)
 8002492:	1b64      	subs	r4, r4, r5
 8002494:	10a4      	asrs	r4, r4, #2
 8002496:	42a6      	cmp	r6, r4
 8002498:	d105      	bne.n	80024a6 <__libc_init_array+0x2e>
 800249a:	bd70      	pop	{r4, r5, r6, pc}
 800249c:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a0:	4798      	blx	r3
 80024a2:	3601      	adds	r6, #1
 80024a4:	e7ee      	b.n	8002484 <__libc_init_array+0xc>
 80024a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80024aa:	4798      	blx	r3
 80024ac:	3601      	adds	r6, #1
 80024ae:	e7f2      	b.n	8002496 <__libc_init_array+0x1e>
 80024b0:	08002508 	.word	0x08002508
 80024b4:	08002508 	.word	0x08002508
 80024b8:	08002508 	.word	0x08002508
 80024bc:	0800250c 	.word	0x0800250c

080024c0 <memset>:
 80024c0:	4603      	mov	r3, r0
 80024c2:	4402      	add	r2, r0
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d100      	bne.n	80024ca <memset+0xa>
 80024c8:	4770      	bx	lr
 80024ca:	f803 1b01 	strb.w	r1, [r3], #1
 80024ce:	e7f9      	b.n	80024c4 <memset+0x4>

080024d0 <_init>:
 80024d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024d2:	bf00      	nop
 80024d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024d6:	bc08      	pop	{r3}
 80024d8:	469e      	mov	lr, r3
 80024da:	4770      	bx	lr

080024dc <_fini>:
 80024dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024de:	bf00      	nop
 80024e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024e2:	bc08      	pop	{r3}
 80024e4:	469e      	mov	lr, r3
 80024e6:	4770      	bx	lr
