#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018e32f0a3a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018e32f0a530 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0000018e32f65de0_0 .var "a", 7 0;
v0000018e32f679a0_0 .net "resl0", 7 0, L_0000018e32f68620;  1 drivers
v0000018e32f67e00_0 .net "resl1", 7 0, L_0000018e32ef9e80;  1 drivers
v0000018e32f675e0_0 .net "resr0", 7 0, L_0000018e32f684e0;  1 drivers
v0000018e32f670e0_0 .net "resr1", 7 0, L_0000018e32ef9ef0;  1 drivers
S_0000018e32ebe010 .scope module, "il0" "circular_left_shift_of_N_by_S_using_bit_slices_and_concatenation" 3 6, 4 5 0, S_0000018e32f0a530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0000018e32f04820 .param/l "N" 0 4 6, +C4<00000000000000000000000000001000>;
P_0000018e32f04858 .param/l "S" 0 4 6, +C4<00000000000000000000000000000011>;
v0000018e32ed3150_0 .net *"_ivl_1", 4 0, L_0000018e32f67b80;  1 drivers
v0000018e32f04530_0 .net *"_ivl_3", 2 0, L_0000018e32f68440;  1 drivers
v0000018e32f0a6c0_0 .net "a", 7 0, v0000018e32f65de0_0;  1 drivers
v0000018e32f65480_0 .net "res", 7 0, L_0000018e32f68620;  alias, 1 drivers
L_0000018e32f67b80 .part v0000018e32f65de0_0, 0, 5;
L_0000018e32f68440 .part v0000018e32f65de0_0, 5, 3;
L_0000018e32f68620 .concat [ 3 5 0 0], L_0000018e32f68440, L_0000018e32f67b80;
S_0000018e32ebe1a0 .scope module, "il1" "circular_left_shift_of_N_by_S_by_ORing_the_results_of_shift_operations" 3 9, 4 13 0, S_0000018e32f0a530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0000018e32f07fb0 .param/l "N" 0 4 14, +C4<00000000000000000000000000001000>;
P_0000018e32f07fe8 .param/l "S" 0 4 14, +C4<00000000000000000000000000000011>;
L_0000018e32ef9e80 .functor OR 8, L_0000018e32f67fe0, L_0000018e32f689e0, C4<00000000>, C4<00000000>;
v0000018e32f65200_0 .net *"_ivl_0", 7 0, L_0000018e32f67fe0;  1 drivers
L_0000018e32f690f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018e32f65160_0 .net *"_ivl_10", 4 0, L_0000018e32f690f0;  1 drivers
v0000018e32f65f20_0 .net *"_ivl_2", 4 0, L_0000018e32f67680;  1 drivers
L_0000018e32f690a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000018e32f65a20_0 .net *"_ivl_4", 2 0, L_0000018e32f690a8;  1 drivers
v0000018e32f652a0_0 .net *"_ivl_6", 7 0, L_0000018e32f689e0;  1 drivers
v0000018e32f65840_0 .net *"_ivl_8", 2 0, L_0000018e32f67720;  1 drivers
v0000018e32f65340_0 .net "a", 7 0, v0000018e32f65de0_0;  alias, 1 drivers
v0000018e32f65b60_0 .net "res", 7 0, L_0000018e32ef9e80;  alias, 1 drivers
L_0000018e32f67680 .part v0000018e32f65de0_0, 0, 5;
L_0000018e32f67fe0 .concat [ 3 5 0 0], L_0000018e32f690a8, L_0000018e32f67680;
L_0000018e32f67720 .part v0000018e32f65de0_0, 5, 3;
L_0000018e32f689e0 .concat [ 3 5 0 0], L_0000018e32f67720, L_0000018e32f690f0;
S_0000018e32f06440 .scope module, "ir0" "circular_right_shift_of_N_by_S_using_bit_slices_and_concatenation" 3 12, 4 25 0, S_0000018e32f0a530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0000018e32ed32c0 .param/l "N" 0 4 26, +C4<00000000000000000000000000001000>;
P_0000018e32ed32f8 .param/l "S" 0 4 26, +C4<00000000000000000000000000000011>;
v0000018e32f65e80_0 .net *"_ivl_1", 2 0, L_0000018e32f68c60;  1 drivers
v0000018e32f65fc0_0 .net *"_ivl_3", 4 0, L_0000018e32f68f80;  1 drivers
v0000018e32f65c00_0 .net "a", 7 0, v0000018e32f65de0_0;  alias, 1 drivers
v0000018e32f653e0_0 .net "res", 7 0, L_0000018e32f684e0;  alias, 1 drivers
L_0000018e32f68c60 .part v0000018e32f65de0_0, 0, 3;
L_0000018e32f68f80 .part v0000018e32f65de0_0, 3, 5;
L_0000018e32f684e0 .concat [ 5 3 0 0], L_0000018e32f68f80, L_0000018e32f68c60;
S_0000018e32f065d0 .scope module, "ir1" "circular_right_shift_of_N_by_S_by_ORing_the_results_of_shift_operations" 3 15, 4 40 0, S_0000018e32f0a530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0000018e32f0a760 .param/l "N" 0 4 41, +C4<00000000000000000000000000001000>;
P_0000018e32f0a798 .param/l "S" 0 4 41, +C4<00000000000000000000000000000011>;
L_0000018e32ef9ef0 .functor OR 8, L_0000018e32f68080, L_0000018e32f67860, C4<00000000>, C4<00000000>;
v0000018e32f658e0_0 .net *"_ivl_0", 7 0, L_0000018e32f68080;  1 drivers
L_0000018e32f69180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018e32f65520_0 .net *"_ivl_10", 4 0, L_0000018e32f69180;  1 drivers
v0000018e32f655c0_0 .net *"_ivl_2", 4 0, L_0000018e32f67d60;  1 drivers
L_0000018e32f69138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000018e32f65980_0 .net *"_ivl_4", 2 0, L_0000018e32f69138;  1 drivers
v0000018e32f65660_0 .net *"_ivl_6", 7 0, L_0000018e32f67860;  1 drivers
v0000018e32f65ca0_0 .net *"_ivl_8", 2 0, L_0000018e32f677c0;  1 drivers
v0000018e32f650c0_0 .net "a", 7 0, v0000018e32f65de0_0;  alias, 1 drivers
v0000018e32f65700_0 .net "res", 7 0, L_0000018e32ef9ef0;  alias, 1 drivers
L_0000018e32f67d60 .part v0000018e32f65de0_0, 3, 5;
L_0000018e32f68080 .concat [ 5 3 0 0], L_0000018e32f67d60, L_0000018e32f69138;
L_0000018e32f677c0 .part v0000018e32f65de0_0, 0, 3;
L_0000018e32f67860 .concat [ 5 3 0 0], L_0000018e32f69180, L_0000018e32f677c0;
S_0000018e32ed2b30 .scope task, "test" "test" 3 17, 3 17 0, S_0000018e32f0a530;
 .timescale 0 0;
v0000018e32f657a0_0 .var "t_a", 7 0;
v0000018e32f65ac0_0 .var "t_resl", 7 0;
v0000018e32f65d40_0 .var "t_resr", 7 0;
TD_testbench.test ;
    %load/vec4 v0000018e32f657a0_0;
    %store/vec4 v0000018e32f65de0_0, 0, 8;
    %delay 1, 0;
    %vpi_call/w 3 23 "$display", "TEST %b << %b %b (EXP %b) >> %b %b (EXP %b)", v0000018e32f65de0_0, v0000018e32f679a0_0, v0000018e32f67e00_0, v0000018e32f65ac0_0, v0000018e32f675e0_0, v0000018e32f670e0_0, v0000018e32f65d40_0 {0 0 0};
    %load/vec4 v0000018e32f679a0_0;
    %load/vec4 v0000018e32f65ac0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.4, 6;
    %load/vec4 v0000018e32f67e00_0;
    %load/vec4 v0000018e32f65ac0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0000018e32f675e0_0;
    %load/vec4 v0000018e32f65d40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000018e32f670e0_0;
    %load/vec4 v0000018e32f65d40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 29 "$display", "FAIL %s - see above", "testbench.sv" {0 0 0};
    %vpi_call/w 3 30 "$finish" {0 0 0};
T_0.0 ;
    %end;
    .scope S_0000018e32f0a530;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 181, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 173, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 182, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 112, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 224, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 141, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 209, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 135, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v0000018e32f657a0_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0000018e32f65ac0_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000018e32f65d40_0, 0, 8;
    %fork TD_testbench.test, S_0000018e32ed2b30;
    %join;
    %vpi_call/w 3 65 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "03_05_circular_shifts.sv";
