//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG HEADER FOR STM32F4XX DISCOVERY ADC 1,2 & 3 MODULES
//BY STUART MACVEIGH
//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR ADC1
//---------------------------------
#define STM32F4xx_ADC1_CR1_OVRIE			0
#define STM32F4xx_ADC1_CR1_RES				0
#define STM32F4xx_ADC1_CR1_AWDEN			0
#define STM32F4xx_ADC1_CR1_JAWDEN			0
#define STM32F4xx_ADC1_CR1_DISCNUM		0
#define STM32F4xx_ADC1_CR1_JDISCEN		0
#define STM32F4xx_ADC1_CR1_DISCEN			0
#define STM32F4xx_ADC1_CR1_JAUTO			0
#define STM32F4xx_ADC1_CR1_AWDSGL			0
#define STM32F4xx_ADC1_CR1_SCAN				1
#define STM32F4xx_ADC1_CR1_JEOCIE			0
#define STM32F4xx_ADC1_CR1_AWDIE			0
#define STM32F4xx_ADC1_CR1_EOCIE			0
#define STM32F4xx_ADC1_CR1_AWDCH			0

#define STM32F4xx_ADC1_CR2_EXTEN			0
#define STM32F4xx_ADC1_CR2_EXTSEL			0
#define STM32F4xx_ADC1_CR2_JEXTEN			0
#define STM32F4xx_ADC1_CR2_JEXTSEL		0
#define STM32F4xx_ADC1_CR2_ALIGN			0
#define STM32F4xx_ADC1_CR2_EOCS				1
#define STM32F4xx_ADC1_CR2_DDS				0
#define STM32F4xx_ADC1_CR2_DMA				0
#define STM32F4xx_ADC1_CR2_CONT				0

#define STM32F4xx_ADC1_SMPR1_SMP18		0
#define STM32F4xx_ADC1_SMPR1_SMP17		0
#define STM32F4xx_ADC1_SMPR1_SMP16		0
#define STM32F4xx_ADC1_SMPR1_SMP15		0
#define STM32F4xx_ADC1_SMPR1_SMP14		0
#define STM32F4xx_ADC1_SMPR1_SMP13		0
#define STM32F4xx_ADC1_SMPR1_SMP12		0
#define STM32F4xx_ADC1_SMPR1_SMP11		0
#define STM32F4xx_ADC1_SMPR1_SMP10		0

#define STM32F4xx_ADC1_SMPR2_SMP9			0
#define STM32F4xx_ADC1_SMPR2_SMP8			0
#define STM32F4xx_ADC1_SMPR2_SMP7			0
#define STM32F4xx_ADC1_SMPR2_SMP6			0
#define STM32F4xx_ADC1_SMPR2_SMP5			0
#define STM32F4xx_ADC1_SMPR2_SMP4			0
#define STM32F4xx_ADC1_SMPR2_SMP3			0
#define STM32F4xx_ADC1_SMPR2_SMP2			0
#define STM32F4xx_ADC1_SMPR2_SMP1			0
#define STM32F4xx_ADC1_SMPR2_SMP0			0

#define STM32F4xx_ADC1_JOFR1_JOFFSET	0

#define STM32F4xx_ADC1_JOFR2_JOFFSET	0

#define STM32F4xx_ADC1_JOFR3_JOFFSET	0

#define STM32F4xx_ADC1_JOFR4_JOFFSET	0

#define STM32F4xx_ADC1_HTR_HT					0

#define STM32F4xx_ADC1_LTR_LT					0

#define STM32F4xx_ADC1_SQR1_L					1
#define STM32F4xx_ADC1_SQR1_SQ16			0
#define STM32F4xx_ADC1_SQR1_SQ15			0
#define STM32F4xx_ADC1_SQR1_SQ14			0
#define STM32F4xx_ADC1_SQR1_SQ13			0

#define STM32F4xx_ADC1_SQR2_SQ12			0
#define STM32F4xx_ADC1_SQR2_SQ11			0
#define STM32F4xx_ADC1_SQR2_SQ10			0
#define STM32F4xx_ADC1_SQR2_SQ9				0
#define STM32F4xx_ADC1_SQR2_SQ8				0
#define STM32F4xx_ADC1_SQR2_SQ7				0

#define STM32F4xx_ADC1_SQR3_SQ6				0
#define STM32F4xx_ADC1_SQR3_SQ5				0
#define STM32F4xx_ADC1_SQR3_SQ4				0
#define STM32F4xx_ADC1_SQR3_SQ3				0
#define STM32F4xx_ADC1_SQR3_SQ2				2
#define STM32F4xx_ADC1_SQR3_SQ1				1

#define STM32F4xx_ADC1_JSQR_JL				0
#define STM32F4xx_ADC1_JSQR_JSQ4			0
#define STM32F4xx_ADC1_JSQR_JSQ3			0
#define STM32F4xx_ADC1_JSQR_JSQ2			0
#define STM32F4xx_ADC1_JSQR_JSQ1			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR ADC2
//---------------------------------
#define STM32F4xx_ADC2_CR1_OVRIE			0
#define STM32F4xx_ADC2_CR1_RES				0
#define STM32F4xx_ADC2_CR1_AWDEN			0
#define STM32F4xx_ADC2_CR1_JAWDEN			0
#define STM32F4xx_ADC2_CR1_DISCNUM		0
#define STM32F4xx_ADC2_CR1_JDISCEN		0
#define STM32F4xx_ADC2_CR1_DISCEN			0
#define STM32F4xx_ADC2_CR1_JAUTO			0
#define STM32F4xx_ADC2_CR1_AWDSGL			0
#define STM32F4xx_ADC2_CR1_SCAN				0
#define STM32F4xx_ADC2_CR1_JEOCIE			0
#define STM32F4xx_ADC2_CR1_AWDIE			0
#define STM32F4xx_ADC2_CR1_EOCIE			0
#define STM32F4xx_ADC2_CR1_AWDCH			0

#define STM32F4xx_ADC2_CR2_EXTEN			0
#define STM32F4xx_ADC2_CR2_EXTSEL			0
#define STM32F4xx_ADC2_CR2_JEXTEN			0
#define STM32F4xx_ADC2_CR2_JEXTSEL		0
#define STM32F4xx_ADC2_CR2_ALIGN			0
#define STM32F4xx_ADC2_CR2_EOCS				0
#define STM32F4xx_ADC2_CR2_DDS				0
#define STM32F4xx_ADC2_CR2_DMA				0
#define STM32F4xx_ADC2_CR2_CONT				0

#define STM32F4xx_ADC2_SMPR1_SMP18		0
#define STM32F4xx_ADC2_SMPR1_SMP17		0
#define STM32F4xx_ADC2_SMPR1_SMP16		0
#define STM32F4xx_ADC2_SMPR1_SMP15		0
#define STM32F4xx_ADC2_SMPR1_SMP14		0
#define STM32F4xx_ADC2_SMPR1_SMP13		0
#define STM32F4xx_ADC2_SMPR1_SMP12		0
#define STM32F4xx_ADC2_SMPR1_SMP11		0
#define STM32F4xx_ADC2_SMPR1_SMP10		0

#define STM32F4xx_ADC2_SMPR2_SMP9			0
#define STM32F4xx_ADC2_SMPR2_SMP8			0
#define STM32F4xx_ADC2_SMPR2_SMP7			0
#define STM32F4xx_ADC2_SMPR2_SMP6			0
#define STM32F4xx_ADC2_SMPR2_SMP5			0
#define STM32F4xx_ADC2_SMPR2_SMP4			0
#define STM32F4xx_ADC2_SMPR2_SMP3			0
#define STM32F4xx_ADC2_SMPR2_SMP2			0
#define STM32F4xx_ADC2_SMPR2_SMP1			0
#define STM32F4xx_ADC2_SMPR2_SMP0			0

#define STM32F4xx_ADC2_JOFR1_JOFFSET	0

#define STM32F4xx_ADC2_JOFR2_JOFFSET	0

#define STM32F4xx_ADC2_JOFR3_JOFFSET	0

#define STM32F4xx_ADC2_JOFR4_JOFFSET	0

#define STM32F4xx_ADC2_HTR_HT					0

#define STM32F4xx_ADC2_LTR_LT					0

#define STM32F4xx_ADC2_SQR1_L					0
#define STM32F4xx_ADC2_SQR1_SQ16			0
#define STM32F4xx_ADC2_SQR1_SQ15			0
#define STM32F4xx_ADC2_SQR1_SQ14			0
#define STM32F4xx_ADC2_SQR1_SQ13			0

#define STM32F4xx_ADC2_SQR2_SQ12			0
#define STM32F4xx_ADC2_SQR2_SQ11			0
#define STM32F4xx_ADC2_SQR2_SQ10			0
#define STM32F4xx_ADC2_SQR2_SQ9				0
#define STM32F4xx_ADC2_SQR2_SQ8				0
#define STM32F4xx_ADC2_SQR2_SQ7				0

#define STM32F4xx_ADC2_SQR3_SQ6				0
#define STM32F4xx_ADC2_SQR3_SQ5				0
#define STM32F4xx_ADC2_SQR3_SQ4				0
#define STM32F4xx_ADC2_SQR3_SQ3				0
#define STM32F4xx_ADC2_SQR3_SQ2				0
#define STM32F4xx_ADC2_SQR3_SQ1				0

#define STM32F4xx_ADC2_JSQR_JL				0
#define STM32F4xx_ADC2_JSQR_JSQ4			0
#define STM32F4xx_ADC2_JSQR_JSQ3			0
#define STM32F4xx_ADC2_JSQR_JSQ2			0
#define STM32F4xx_ADC2_JSQR_JSQ1			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR ADC3
//---------------------------------
#define STM32F4xx_ADC3_CR1_OVRIE			0
#define STM32F4xx_ADC3_CR1_RES				0
#define STM32F4xx_ADC3_CR1_AWDEN			0
#define STM32F4xx_ADC3_CR1_JAWDEN			0
#define STM32F4xx_ADC3_CR1_DISCNUM		0
#define STM32F4xx_ADC3_CR1_JDISCEN		0
#define STM32F4xx_ADC3_CR1_DISCEN			0
#define STM32F4xx_ADC3_CR1_JAUTO			0
#define STM32F4xx_ADC3_CR1_AWDSGL			0
#define STM32F4xx_ADC3_CR1_SCAN				0
#define STM32F4xx_ADC3_CR1_JEOCIE			0
#define STM32F4xx_ADC3_CR1_AWDIE			0
#define STM32F4xx_ADC3_CR1_EOCIE			0
#define STM32F4xx_ADC3_CR1_AWDCH			0

#define STM32F4xx_ADC3_CR2_EXTEN			0
#define STM32F4xx_ADC3_CR2_EXTSEL			0
#define STM32F4xx_ADC3_CR2_JEXTEN			0
#define STM32F4xx_ADC3_CR2_JEXTSEL		0
#define STM32F4xx_ADC3_CR2_ALIGN			0
#define STM32F4xx_ADC3_CR2_EOCS				0
#define STM32F4xx_ADC3_CR2_DDS				0
#define STM32F4xx_ADC3_CR2_DMA				0
#define STM32F4xx_ADC3_CR2_CONT				0

#define STM32F4xx_ADC3_SMPR1_SMP18		0
#define STM32F4xx_ADC3_SMPR1_SMP17		0
#define STM32F4xx_ADC3_SMPR1_SMP16		0
#define STM32F4xx_ADC3_SMPR1_SMP15		0
#define STM32F4xx_ADC3_SMPR1_SMP14		0
#define STM32F4xx_ADC3_SMPR1_SMP13		0
#define STM32F4xx_ADC3_SMPR1_SMP12		0
#define STM32F4xx_ADC3_SMPR1_SMP11		0
#define STM32F4xx_ADC3_SMPR1_SMP10		0

#define STM32F4xx_ADC3_SMPR2_SMP9			0
#define STM32F4xx_ADC3_SMPR2_SMP8			0
#define STM32F4xx_ADC3_SMPR2_SMP7			0
#define STM32F4xx_ADC3_SMPR2_SMP6			0
#define STM32F4xx_ADC3_SMPR2_SMP5			0
#define STM32F4xx_ADC3_SMPR2_SMP4			0
#define STM32F4xx_ADC3_SMPR2_SMP3			0
#define STM32F4xx_ADC3_SMPR2_SMP2			0
#define STM32F4xx_ADC3_SMPR2_SMP1			0
#define STM32F4xx_ADC3_SMPR2_SMP0			0

#define STM32F4xx_ADC3_JOFR1_JOFFSET	0

#define STM32F4xx_ADC3_JOFR2_JOFFSET	0

#define STM32F4xx_ADC3_JOFR3_JOFFSET	0

#define STM32F4xx_ADC3_JOFR4_JOFFSET	0

#define STM32F4xx_ADC3_HTR_HT					0

#define STM32F4xx_ADC3_LTR_LT					0

#define STM32F4xx_ADC3_SQR1_L					0
#define STM32F4xx_ADC3_SQR1_SQ16			0
#define STM32F4xx_ADC3_SQR1_SQ15			0
#define STM32F4xx_ADC3_SQR1_SQ14			0
#define STM32F4xx_ADC3_SQR1_SQ13			0

#define STM32F4xx_ADC3_SQR2_SQ12			0
#define STM32F4xx_ADC3_SQR2_SQ11			0
#define STM32F4xx_ADC3_SQR2_SQ10			0
#define STM32F4xx_ADC3_SQR2_SQ9				0
#define STM32F4xx_ADC3_SQR2_SQ8				0
#define STM32F4xx_ADC3_SQR2_SQ7				0

#define STM32F4xx_ADC3_SQR3_SQ6				0
#define STM32F4xx_ADC3_SQR3_SQ5				0
#define STM32F4xx_ADC3_SQR3_SQ4				0
#define STM32F4xx_ADC3_SQR3_SQ3				0
#define STM32F4xx_ADC3_SQR3_SQ2				0
#define STM32F4xx_ADC3_SQR3_SQ1				0

#define STM32F4xx_ADC3_JSQR_JL				0
#define STM32F4xx_ADC3_JSQR_JSQ4			0
#define STM32F4xx_ADC3_JSQR_JSQ3			0
#define STM32F4xx_ADC3_JSQR_JSQ2			0
#define STM32F4xx_ADC3_JSQR_JSQ1			0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR ADC COMMAN CONTROL REGISTER
//---------------------------------
#define STM32F4xx_ADC_CCR_TSVREFE			0
#define STM32F4xx_ADC_CCR_VBATE				0
#define STM32F4xx_ADC_CCR_ADCPRE			0
#define STM32F4xx_ADC_CCR_DMA					0
#define STM32F4xx_ADC_CCR_DDS					0
#define STM32F4xx_ADC_CCR_DELAY				0
#define STM32F4xx_ADC_CCR_MULTI				0


//====================================================================================
//====================================================================================
//====================================================================================
//DO NOT CHANGE ANY SETTINGS BEYOND THIS POINT!!
//====================================================================================
//====================================================================================
//REGISTER CONSTRUCTION FOR ADC1
#define STM32F4xx_ADC1_CR1						((STM32F4xx_ADC1_CR1_OVRIE<<26)|(STM32F4xx_ADC1_CR1_RES<<24)|(STM32F4xx_ADC1_CR1_AWDEN<<23)|(STM32F4xx_ADC1_CR1_JAWDEN<<22)|(STM32F4xx_ADC1_CR1_DISCNUM<<13)|(STM32F4xx_ADC1_CR1_JDISCEN<<12)|(STM32F4xx_ADC1_CR1_DISCEN<<11)|(STM32F4xx_ADC1_CR1_JAUTO<<10)|(STM32F4xx_ADC1_CR1_AWDSGL<<9)|(STM32F4xx_ADC1_CR1_SCAN<<8)|(STM32F4xx_ADC1_CR1_JEOCIE<<7)|(STM32F4xx_ADC1_CR1_AWDIE<<6)|(STM32F4xx_ADC1_CR1_EOCIE<<5)|(STM32F4xx_ADC1_CR1_AWDCH<<0))
#define STM32F4xx_ADC1_CR2						((STM32F4xx_ADC1_CR2_EXTEN<<28)|(STM32F4xx_ADC1_CR2_EXTSEL<<24)|(STM32F4xx_ADC1_CR2_JEXTEN<<20)|(STM32F4xx_ADC1_CR2_JEXTSEL<<16)|(STM32F4xx_ADC1_CR2_ALIGN<<11)|(STM32F4xx_ADC1_CR2_EOCS<<10)|(STM32F4xx_ADC1_CR2_DDS<<9)|(STM32F4xx_ADC1_CR2_DMA<<8)|(STM32F4xx_ADC1_CR2_CONT<<1))
#define STM32F4xx_ADC1_SMPR1					((STM32F4xx_ADC1_SMPR1_SMP18<<24)|(STM32F4xx_ADC1_SMPR1_SMP17<<21)|(STM32F4xx_ADC1_SMPR1_SMP16<<18)|(STM32F4xx_ADC1_SMPR1_SMP15<<15)|(STM32F4xx_ADC1_SMPR1_SMP14<<12)|(STM32F4xx_ADC1_SMPR1_SMP13<<9)|(STM32F4xx_ADC1_SMPR1_SMP12<<6)|(STM32F4xx_ADC1_SMPR1_SMP11<<3)|(STM32F4xx_ADC1_SMPR1_SMP10<<0))
#define STM32F4xx_ADC1_SMPR2					((STM32F4xx_ADC1_SMPR2_SMP9<<27)|(STM32F4xx_ADC1_SMPR2_SMP8<<24)|(STM32F4xx_ADC1_SMPR2_SMP7<<21)|(STM32F4xx_ADC1_SMPR2_SMP6<<18)|(STM32F4xx_ADC1_SMPR2_SMP5<<15)|(STM32F4xx_ADC1_SMPR2_SMP4<<12)|(STM32F4xx_ADC1_SMPR2_SMP3<<9)|(STM32F4xx_ADC1_SMPR2_SMP2<<6)|(STM32F4xx_ADC1_SMPR2_SMP1<<3)|(STM32F4xx_ADC1_SMPR2_SMP0<<0))
#define STM32F4xx_ADC1_JOFR1					(STM32F4xx_ADC1_JOFR1_JOFFSET&0x0fff)
#define STM32F4xx_ADC1_JOFR2					(STM32F4xx_ADC1_JOFR2_JOFFSET&0x0fff)
#define STM32F4xx_ADC1_JOFR3					(STM32F4xx_ADC1_JOFR3_JOFFSET&0x0fff)
#define STM32F4xx_ADC1_JOFR4					(STM32F4xx_ADC1_JOFR4_JOFFSET&0x0fff)
#define STM32F4xx_ADC1_HTR						(STM32F4xx_ADC1_HTR_HT&0x0fff)
#define STM32F4xx_ADC1_LTR						(STM32F4xx_ADC1_LTR_LT&0x0fff)
#define STM32F4xx_ADC1_SQR1						((STM32F4xx_ADC1_SQR1_L<<20)|(STM32F4xx_ADC1_SQR1_SQ16<<15)|(STM32F4xx_ADC1_SQR1_SQ15<<10)|(STM32F4xx_ADC1_SQR1_SQ14<<5)|(STM32F4xx_ADC1_SQR1_SQ13<<0))
#define STM32F4xx_ADC1_SQR2						((STM32F4xx_ADC1_SQR2_SQ12<<25)|(STM32F4xx_ADC1_SQR2_SQ11<<20)|(STM32F4xx_ADC1_SQR2_SQ10<<15)|(STM32F4xx_ADC1_SQR2_SQ9<<10)|(STM32F4xx_ADC1_SQR2_SQ8<<5)|(STM32F4xx_ADC1_SQR2_SQ7<<0))
#define STM32F4xx_ADC1_SQR3						((STM32F4xx_ADC1_SQR3_SQ6<<25)|(STM32F4xx_ADC1_SQR3_SQ5<<20)|(STM32F4xx_ADC1_SQR3_SQ4<<15)|(STM32F4xx_ADC1_SQR3_SQ3<<10)|(STM32F4xx_ADC1_SQR3_SQ2<<5)|(STM32F4xx_ADC1_SQR3_SQ1<<0))
#define STM32F4xx_ADC1_JSQR						((STM32F4xx_ADC1_JSQR_JL<<20)|(STM32F4xx_ADC1_JSQR_JSQ4<<15)|(STM32F4xx_ADC1_JSQR_JSQ3<<10)|(STM32F4xx_ADC1_JSQR_JSQ2<<5)|(STM32F4xx_ADC1_JSQR_JSQ1<<0))
#define ADC1_EOC											(ADC1->SR&0x02)
#define ADC1_DR												ADC1->DR

//REGISTER CONSTRUCTION FOR ADC2
#define STM32F4xx_ADC2_CR1						((STM32F4xx_ADC2_CR1_OVRIE<<26)|(STM32F4xx_ADC2_CR1_RES<<24)|(STM32F4xx_ADC2_CR1_AWDEN<<23)|(STM32F4xx_ADC2_CR1_JAWDEN<<22)|(STM32F4xx_ADC2_CR1_DISCNUM<<13)|(STM32F4xx_ADC2_CR1_JDISCEN<<12)|(STM32F4xx_ADC2_CR1_DISCEN<<11)|(STM32F4xx_ADC2_CR1_JAUTO<<10)|(STM32F4xx_ADC2_CR1_AWDSGL<<9)|(STM32F4xx_ADC2_CR1_SCAN<<8)|(STM32F4xx_ADC2_CR1_JEOCIE<<7)|(STM32F4xx_ADC2_CR1_AWDIE<<6)|(STM32F4xx_ADC2_CR1_EOCIE<<5)|(STM32F4xx_ADC2_CR1_AWDCH<<0))
#define STM32F4xx_ADC2_CR2						((STM32F4xx_ADC2_CR2_EXTEN<<28)|(STM32F4xx_ADC2_CR2_EXTSEL<<24)|(STM32F4xx_ADC2_CR2_JEXTEN<<20)|(STM32F4xx_ADC2_CR2_JEXTSEL<<16)|(STM32F4xx_ADC2_CR2_ALIGN<<11)|(STM32F4xx_ADC2_CR2_EOCS<<10)|(STM32F4xx_ADC2_CR2_DDS<<9)|(STM32F4xx_ADC2_CR2_DMA<<8)|(STM32F4xx_ADC2_CR2_CONT<<1))
#define STM32F4xx_ADC2_SMPR1					((STM32F4xx_ADC2_SMPR1_SMP18<<24)|(STM32F4xx_ADC2_SMPR1_SMP17<<21)|(STM32F4xx_ADC2_SMPR1_SMP16<<18)|(STM32F4xx_ADC2_SMPR1_SMP15<<15)|(STM32F4xx_ADC2_SMPR1_SMP14<<12)|(STM32F4xx_ADC2_SMPR1_SMP13<<9)|(STM32F4xx_ADC2_SMPR1_SMP12<<6)|(STM32F4xx_ADC2_SMPR1_SMP11<<3)|(STM32F4xx_ADC2_SMPR1_SMP10<<0))
#define STM32F4xx_ADC2_SMPR2					((STM32F4xx_ADC2_SMPR2_SMP9<<27)|(STM32F4xx_ADC2_SMPR2_SMP8<<24)|(STM32F4xx_ADC2_SMPR2_SMP7<<21)|(STM32F4xx_ADC2_SMPR2_SMP6<<18)|(STM32F4xx_ADC2_SMPR2_SMP5<<15)|(STM32F4xx_ADC2_SMPR2_SMP4<<12)|(STM32F4xx_ADC2_SMPR2_SMP3<<9)|(STM32F4xx_ADC2_SMPR2_SMP2<<6)|(STM32F4xx_ADC2_SMPR2_SMP1<<3)|(STM32F4xx_ADC2_SMPR2_SMP0<<0))
#define STM32F4xx_ADC2_JOFR1					(STM32F4xx_ADC2_JOFR1_JOFFSET&0x0fff)
#define STM32F4xx_ADC2_JOFR2					(STM32F4xx_ADC2_JOFR2_JOFFSET&0x0fff)
#define STM32F4xx_ADC2_JOFR3					(STM32F4xx_ADC2_JOFR3_JOFFSET&0x0fff)
#define STM32F4xx_ADC2_JOFR4					(STM32F4xx_ADC2_JOFR4_JOFFSET&0x0fff)
#define STM32F4xx_ADC2_HTR						(STM32F4xx_ADC2_HTR_HT&0x0fff)
#define STM32F4xx_ADC2_LTR						(STM32F4xx_ADC2_LTR_LT&0x0fff)
#define STM32F4xx_ADC2_SQR1						((STM32F4xx_ADC2_SQR1_L<<20)|(STM32F4xx_ADC2_SQR1_SQ16<<15)|(STM32F4xx_ADC2_SQR1_SQ15<<10)|(STM32F4xx_ADC2_SQR1_SQ14<<5)|(STM32F4xx_ADC2_SQR1_SQ13<<0))
#define STM32F4xx_ADC2_SQR2						((STM32F4xx_ADC2_SQR2_SQ12<<25)|(STM32F4xx_ADC2_SQR2_SQ11<<20)|(STM32F4xx_ADC2_SQR2_SQ10<<15)|(STM32F4xx_ADC2_SQR2_SQ9<<10)|(STM32F4xx_ADC2_SQR2_SQ8<<5)|(STM32F4xx_ADC2_SQR2_SQ7<<0))
#define STM32F4xx_ADC2_SQR3						((STM32F4xx_ADC2_SQR3_SQ6<<25)|(STM32F4xx_ADC2_SQR3_SQ5<<20)|(STM32F4xx_ADC2_SQR3_SQ4<<15)|(STM32F4xx_ADC2_SQR3_SQ3<<10)|(STM32F4xx_ADC2_SQR3_SQ2<<5)|(STM32F4xx_ADC2_SQR3_SQ1<<0))
#define STM32F4xx_ADC2_JSQR						((STM32F4xx_ADC2_JSQR_JL<<20)|(STM32F4xx_ADC2_JSQR_JSQ4<<15)|(STM32F4xx_ADC2_JSQR_JSQ3<<10)|(STM32F4xx_ADC2_JSQR_JSQ2<<5)|(STM32F4xx_ADC2_JSQR_JSQ1<<0))
#define ADC2_EOC											(ADC2->SR&0x02)
#define ADC2_DR												ADC2->DR

//REGISTER CONSTRUCTION FOR ADC3
#define STM32F4xx_ADC3_CR1						((STM32F4xx_ADC3_CR1_OVRIE<<26)|(STM32F4xx_ADC3_CR1_RES<<24)|(STM32F4xx_ADC3_CR1_AWDEN<<23)|(STM32F4xx_ADC3_CR1_JAWDEN<<22)|(STM32F4xx_ADC3_CR1_DISCNUM<<13)|(STM32F4xx_ADC3_CR1_JDISCEN<<12)|(STM32F4xx_ADC3_CR1_DISCEN<<11)|(STM32F4xx_ADC3_CR1_JAUTO<<10)|(STM32F4xx_ADC3_CR1_AWDSGL<<9)|(STM32F4xx_ADC3_CR1_SCAN<<8)|(STM32F4xx_ADC3_CR1_JEOCIE<<7)|(STM32F4xx_ADC3_CR1_AWDIE<<6)|(STM32F4xx_ADC3_CR1_EOCIE<<5)|(STM32F4xx_ADC3_CR1_AWDCH<<0))
#define STM32F4xx_ADC3_CR2						((STM32F4xx_ADC3_CR2_EXTEN<<28)|(STM32F4xx_ADC3_CR2_EXTSEL<<24)|(STM32F4xx_ADC3_CR2_JEXTEN<<20)|(STM32F4xx_ADC3_CR2_JEXTSEL<<16)|(STM32F4xx_ADC3_CR2_ALIGN<<11)|(STM32F4xx_ADC3_CR2_EOCS<<10)|(STM32F4xx_ADC3_CR2_DDS<<9)|(STM32F4xx_ADC3_CR2_DMA<<8)|(STM32F4xx_ADC3_CR2_CONT<<1))
#define STM32F4xx_ADC3_SMPR1					((STM32F4xx_ADC3_SMPR1_SMP18<<24)|(STM32F4xx_ADC3_SMPR1_SMP17<<21)|(STM32F4xx_ADC3_SMPR1_SMP16<<18)|(STM32F4xx_ADC3_SMPR1_SMP15<<15)|(STM32F4xx_ADC3_SMPR1_SMP14<<12)|(STM32F4xx_ADC3_SMPR1_SMP13<<9)|(STM32F4xx_ADC3_SMPR1_SMP12<<6)|(STM32F4xx_ADC3_SMPR1_SMP11<<3)|(STM32F4xx_ADC3_SMPR1_SMP10<<0))
#define STM32F4xx_ADC3_SMPR2					((STM32F4xx_ADC3_SMPR2_SMP9<<27)|(STM32F4xx_ADC3_SMPR2_SMP8<<24)|(STM32F4xx_ADC3_SMPR2_SMP7<<21)|(STM32F4xx_ADC3_SMPR2_SMP6<<18)|(STM32F4xx_ADC3_SMPR2_SMP5<<15)|(STM32F4xx_ADC3_SMPR2_SMP4<<12)|(STM32F4xx_ADC3_SMPR2_SMP3<<9)|(STM32F4xx_ADC3_SMPR2_SMP2<<6)|(STM32F4xx_ADC3_SMPR2_SMP1<<3)|(STM32F4xx_ADC3_SMPR2_SMP0<<0))
#define STM32F4xx_ADC3_JOFR1					(STM32F4xx_ADC3_JOFR1_JOFFSET&0x0fff)
#define STM32F4xx_ADC3_JOFR2					(STM32F4xx_ADC3_JOFR2_JOFFSET&0x0fff)
#define STM32F4xx_ADC3_JOFR3					(STM32F4xx_ADC3_JOFR3_JOFFSET&0x0fff)
#define STM32F4xx_ADC3_JOFR4					(STM32F4xx_ADC3_JOFR4_JOFFSET&0x0fff)
#define STM32F4xx_ADC3_HTR						(STM32F4xx_ADC3_HTR_HT&0x0fff)
#define STM32F4xx_ADC3_LTR						(STM32F4xx_ADC3_LTR_LT&0x0fff)
#define STM32F4xx_ADC3_SQR1						((STM32F4xx_ADC3_SQR1_L<<20)|(STM32F4xx_ADC3_SQR1_SQ16<<15)|(STM32F4xx_ADC3_SQR1_SQ15<<10)|(STM32F4xx_ADC3_SQR1_SQ14<<5)|(STM32F4xx_ADC3_SQR1_SQ13<<0))
#define STM32F4xx_ADC3_SQR2						((STM32F4xx_ADC3_SQR2_SQ12<<25)|(STM32F4xx_ADC3_SQR2_SQ11<<20)|(STM32F4xx_ADC3_SQR2_SQ10<<15)|(STM32F4xx_ADC3_SQR2_SQ9<<10)|(STM32F4xx_ADC3_SQR2_SQ8<<5)|(STM32F4xx_ADC3_SQR2_SQ7<<0))
#define STM32F4xx_ADC3_SQR3						((STM32F4xx_ADC3_SQR3_SQ6<<25)|(STM32F4xx_ADC3_SQR3_SQ5<<20)|(STM32F4xx_ADC3_SQR3_SQ4<<15)|(STM32F4xx_ADC3_SQR3_SQ3<<10)|(STM32F4xx_ADC3_SQR3_SQ2<<5)|(STM32F4xx_ADC3_SQR3_SQ1<<0))
#define STM32F4xx_ADC3_JSQR						((STM32F4xx_ADC3_JSQR_JL<<20)|(STM32F4xx_ADC3_JSQR_JSQ4<<15)|(STM32F4xx_ADC3_JSQR_JSQ3<<10)|(STM32F4xx_ADC3_JSQR_JSQ2<<5)|(STM32F4xx_ADC3_JSQR_JSQ1<<0))
#define ADC3_EOC											(ADC3->SR&0x02)
#define ADC3_DR												ADC3->DR

//COMMON CONTROL REGISTER CONSTRUCTION 
#define STM32F4xx_ADC_CCR							((STM32F4xx_ADC_CCR_TSVREFE<<23)|(STM32F4xx_ADC_CCR_VBATE<<22)|(STM32F4xx_ADC_CCR_ADCPRE<<16)|(STM32F4xx_ADC_CCR_DMA<<14)|(STM32F4xx_ADC_CCR_DDS<<13)|(STM32F4xx_ADC_CCR_DELAY<<8)|(STM32F4xx_ADC_CCR_MULTI<<0))

//====================================================================================
//====================================================================================
//CALL FUNCTIONS TO CONFIG AND ENABLE ADC WITH SELECTED SETTINGS
//====================================================================================
//CONFIG FOR ADC1
#define config_ADC1()									{RCC->APB2ENR|=0x100; ADC1->CR2&=(~0x01); NVIC->ISER[0]|=0x40000; ADC1->CR1=STM32F4xx_ADC1_CR1; ADC1->CR2=STM32F4xx_ADC1_CR2; ADC1->SMPR1=STM32F4xx_ADC1_SMPR1; ADC1->SMPR2=STM32F4xx_ADC1_SMPR2; ADC1->JOFR1=-STM32F4xx_ADC1_JOFR1; ADC1->JOFR2=STM32F4xx_ADC1_JOFR2; ADC1->JOFR3=STM32F4xx_ADC1_JOFR3; ADC1->JOFR4=STM32F4xx_ADC1_JOFR4; ADC1->HTR=STM32F4xx_ADC1_HTR; ADC1->LTR=STM32F4xx_ADC1_LTR; ADC1->SQR1=STM32F4xx_ADC1_SQR1; ADC1->SQR2=STM32F4xx_ADC1_SQR2; ADC1->SQR3=STM32F4xx_ADC1_SQR3; ADC1->JSQR=STM32F4xx_ADC1_JSQR; ADC1->CR2|=0x01;}
#define ADC1_START()								ADC1->CR2|=0x40000000
#define ADC1_STOP()									ADC1->CR2&=~0x40000000

//CONFIG FOR ADC2
#define config_ADC2()									{RCC->APB2ENR|=0x200; ADC2->CR2&=(~0x01); NVIC->ISER[0]|=0x40000; ADC2->CR1=STM32F4xx_ADC2_CR1; ADC2->CR2=STM32F4xx_ADC2_CR2; ADC2->SMPR1=STM32F4xx_ADC2_SMPR1; ADC2->SMPR2=STM32F4xx_ADC2_SMPR2; ADC2->JOFR1=-STM32F4xx_ADC2_JOFR1; ADC2->JOFR2=STM32F4xx_ADC2_JOFR2; ADC2->JOFR3=STM32F4xx_ADC2_JOFR3; ADC2->JOFR4=STM32F4xx_ADC2_JOFR4; ADC2->HTR=STM32F4xx_ADC2_HTR; ADC2->LTR=STM32F4xx_ADC2_LTR; ADC2->SQR1=STM32F4xx_ADC2_SQR1; ADC2->SQR2=STM32F4xx_ADC2_SQR2; ADC2->SQR3=STM32F4xx_ADC2_SQR3; ADC2->JSQR=STM32F4xx_ADC2_JSQR; ADC2->CR2|=0x01;}
#define ADC2_START()								ADC2->CR2|=0x40000000
#define ADC2_STOP()									ADC2->CR2&=~0x40000000
	
//CONFIG FOR ADC3
#define config_ADC3()									{RCC->APB2ENR|=0x400; ADC3->CR2&=(~0x01); NVIC->ISER[0]|=0x40000; ADC3->CR1=STM32F4xx_ADC3_CR1; ADC3->CR2=STM32F4xx_ADC3_CR2; ADC3->SMPR1=STM32F4xx_ADC3_SMPR1; ADC3->SMPR2=STM32F4xx_ADC3_SMPR2; ADC3->JOFR1=-STM32F4xx_ADC3_JOFR1; ADC3->JOFR2=STM32F4xx_ADC3_JOFR2; ADC3->JOFR3=STM32F4xx_ADC3_JOFR3; ADC3->JOFR4=STM32F4xx_ADC3_JOFR4; ADC3->HTR=STM32F4xx_ADC3_HTR; ADC3->LTR=STM32F4xx_ADC3_LTR; ADC3->SQR1=STM32F4xx_ADC3_SQR1; ADC3->SQR2=STM32F4xx_ADC3_SQR2; ADC3->SQR3=STM32F4xx_ADC3_SQR3; ADC3->JSQR=STM32F4xx_ADC3_JSQR; ADC3->CR2|=0x01;}
#define ADC3_START()								ADC3->CR2|=0x40000000
#define ADC3_STOP()									ADC3->CR2&=~0x40000000

//CONFIG FOR ADC MULTI-MODE
#define config_ADC_MULTIMODE()				{ADC->CCR=STM32F4xx_ADC_CCR;}

//EOF
