<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ebbf5c75d077aafc2e054d64c67f1e4.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_c8bcc306e39a22c1f4cc537a45053d7a.html">Device</a></li><li class="navelem"><a class="el" href="dir_d757f078155ed1e7ff5cfb4a373a6c8e.html">ST</a></li><li class="navelem"><a class="el" href="dir_15f778539b7d50f05121461440edf325.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="dir_8748464aa3745afba014308d39876447.html">Source</a></li><li class="navelem"><a class="el" href="dir_e79550adf79fb2c751a75023413c3003.html">Templates</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">system_stm32f4xx.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for system_stm32f4xx.c:</div>
<div class="dyncontent">
<div class="center"><img src="system__stm32f4xx_8c__incl.png" border="0" usemap="#a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_source_2_templates_2system__stm32f4xx_8c" alt=""/></div>
<map name="a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_source_2_templates_2system__stm32f4xx_8c" id="a_c_1_2stm32_2workspace_2_natsu_robo2022_2_sugoroku_2lib_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f4xx_2_source_2_templates_2system__stm32f4xx_8c">
<area shape="rect" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer System Source File. This file contains the system cloc..." alt="" coords="99,5,355,76"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg..." alt="" coords="181,124,274,151"/>
<area shape="rect" href="stm32f4xx__support_8h.html" title=" " alt="" coords="5,199,148,225"/>
<area shape="rect" href="core__cm4_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File." alt="" coords="223,199,314,225"/>
<area shape="rect" title=" " alt="" coords="125,273,191,300"/>
<area shape="rect" href="system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices." alt="" coords="339,199,481,225"/>
<area shape="rect" href="core__cm_instr_8h.html" title="CMSIS Cortex&#45;M Core Instruction Access Header File." alt="" coords="215,273,323,300"/>
<area shape="rect" href="core__cm_func_8h.html" title="CMSIS Cortex&#45;M Core Function Access Header File." alt="" coords="347,273,459,300"/>
<area shape="rect" href="core__cm_simd_8h.html" title="CMSIS Cortex&#45;M SIMD Header File." alt="" coords="484,273,597,300"/>
</map>
</div>
</div>
<p><a href="system__stm32f4xx_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga40e1495541cbb4acbe3f1819bd87a9fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga40e1495541cbb4acbe3f1819bd87a9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac958257ddb2537c539cffdb3a4543067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac958257ddb2537c539cffdb3a4543067"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="memdesc:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable.  <a href="group___s_t_m32_f4xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">More...</a><br /></td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.  <a href="group___s_t_m32_f4xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">More...</a><br /></td></tr>
<tr class="separator:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacdc3ef54c0704c90e69a8a84fb2d970d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a> [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}</td></tr>
<tr class="separator:gacdc3ef54c0704c90e69a8a84fb2d970d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.7.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>22-April-2016</dd></dl>
<ol type="1">
<li>This file provides two functions and one global variable to be called from user application:<ul>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the "startup_stm32f4xx.s" file.</li>
<li>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</li>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...">SystemCoreClockUpdate()</a>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</li>
</ul>
</li>
<li>After each device reset the HSI (16 MHz) is used as system clock source. Then <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function is called, in "startup_stm32f4xx.s" file, to configure the system clock before to branch to main program.</li>
<li>If the system clock source selected by user fails to startup, the <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</li>
<li>The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define in "stm32f4xx.h" file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</li>
</ol>
<h1><a class="anchor" id="autotoc_md16"></a>
5. This file configures the system clock as follows:</h1>
<p >============================================================================= </p>
<h2><a class="anchor" id="autotoc_md17"></a>
Supported STM32F40xxx/41xxx devices</h2>
<h2><a class="anchor" id="autotoc_md18"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md19"></a>
SYSCLK(Hz)                             | 168000000</h2>
<h2><a class="anchor" id="autotoc_md20"></a>
HCLK(Hz)                               | 168000000</h2>
<h2><a class="anchor" id="autotoc_md21"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md22"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md23"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md24"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md25"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md26"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md27"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md28"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md29"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md30"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md31"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md32"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md33"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md34"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md35"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md36"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md37"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md38"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md39"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md40"></a>
Supported STM32F42xxx/43xxx devices</h2>
<h2><a class="anchor" id="autotoc_md41"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md42"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md43"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md44"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md45"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md46"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md47"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md48"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md49"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md50"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md51"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md52"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md53"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md54"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md55"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md56"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md57"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md58"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md59"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md60"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md61"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md62"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md63"></a>
Supported STM32F401xx devices</h2>
<h2><a class="anchor" id="autotoc_md64"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md65"></a>
SYSCLK(Hz)                             | 84000000</h2>
<h2><a class="anchor" id="autotoc_md66"></a>
HCLK(Hz)                               | 84000000</h2>
<h2><a class="anchor" id="autotoc_md67"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md68"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md69"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md70"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md71"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md72"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md73"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md74"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md75"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md76"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md77"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md78"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md79"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md80"></a>
Flash Latency(WS)                      | 2</h2>
<h2><a class="anchor" id="autotoc_md81"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md82"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md83"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md84"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md85"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md86"></a>
Supported STM32F411xx/STM32F410xx devices</h2>
<h2><a class="anchor" id="autotoc_md87"></a>
System Clock source                    | PLL (HSI)</h2>
<h2><a class="anchor" id="autotoc_md88"></a>
SYSCLK(Hz)                             | 100000000</h2>
<h2><a class="anchor" id="autotoc_md89"></a>
HCLK(Hz)                               | 100000000</h2>
<h2><a class="anchor" id="autotoc_md90"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md91"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md92"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md93"></a>
HSI Frequency(Hz)                      | 16000000</h2>
<h2><a class="anchor" id="autotoc_md94"></a>
PLL_M                                  | 16</h2>
<h2><a class="anchor" id="autotoc_md95"></a>
PLL_N                                  | 400</h2>
<h2><a class="anchor" id="autotoc_md96"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md97"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md98"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md99"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md100"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md101"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md102"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md103"></a>
Flash Latency(WS)                      | 3</h2>
<h2><a class="anchor" id="autotoc_md104"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md105"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md106"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md107"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md108"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md109"></a>
Supported STM32F446xx devices</h2>
<h2><a class="anchor" id="autotoc_md110"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md111"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md112"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md113"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md114"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md115"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md116"></a>
HSE Frequency(Hz)                      | 8000000</h2>
<h2><a class="anchor" id="autotoc_md117"></a>
PLL_M                                  | 8</h2>
<h2><a class="anchor" id="autotoc_md118"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md119"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md120"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md121"></a>
PLL_R                                  | NA</h2>
<h2><a class="anchor" id="autotoc_md122"></a>
PLLI2S_M                               | NA</h2>
<h2><a class="anchor" id="autotoc_md123"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md124"></a>
PLLI2S_P                               | NA</h2>
<h2><a class="anchor" id="autotoc_md125"></a>
PLLI2S_Q                               | NA</h2>
<h2><a class="anchor" id="autotoc_md126"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md127"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md128"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md129"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md130"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md131"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md132"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md133"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md134"></a>
SDIO and RNG clock                     |</h2>
<p >=============================================================================</p>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
<p >Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.5.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>06-March-2015</dd></dl>
<ol type="1">
<li>This file provides two functions and one global variable to be called from user application:<ul>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the "startup_stm32f4xx.s" file.</li>
<li>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</li>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...">SystemCoreClockUpdate()</a>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</li>
</ul>
</li>
<li>After each device reset the HSI (16 MHz) is used as system clock source. Then <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function is called, in "startup_stm32f4xx.s" file, to configure the system clock before to branch to main program.</li>
<li>If the system clock source selected by user fails to startup, the <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</li>
<li>The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define in "stm32f4xx.h" file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</li>
</ol>
<h1><a class="anchor" id="autotoc_md148"></a>
5. This file configures the system clock as follows:</h1>
<p >============================================================================= </p>
<h2><a class="anchor" id="autotoc_md149"></a>
Supported STM32F40xxx/41xxx devices</h2>
<h2><a class="anchor" id="autotoc_md150"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md151"></a>
SYSCLK(Hz)                             | 168000000</h2>
<h2><a class="anchor" id="autotoc_md152"></a>
HCLK(Hz)                               | 168000000</h2>
<h2><a class="anchor" id="autotoc_md153"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md154"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md155"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md156"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md157"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md158"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md159"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md160"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md161"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md162"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md163"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md164"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md165"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md166"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md167"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md168"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md169"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md170"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md171"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md172"></a>
Supported STM32F42xxx/43xxx devices</h2>
<h2><a class="anchor" id="autotoc_md173"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md174"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md175"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md176"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md177"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md178"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md179"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md180"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md181"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md182"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md183"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md184"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md185"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md186"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md187"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md188"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md189"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md190"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md191"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md192"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md193"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md194"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md195"></a>
Supported STM32F401xx devices</h2>
<h2><a class="anchor" id="autotoc_md196"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md197"></a>
SYSCLK(Hz)                             | 84000000</h2>
<h2><a class="anchor" id="autotoc_md198"></a>
HCLK(Hz)                               | 84000000</h2>
<h2><a class="anchor" id="autotoc_md199"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md200"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md201"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md202"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md203"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md204"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md205"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md206"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md207"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md208"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md209"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md210"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md211"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md212"></a>
Flash Latency(WS)                      | 2</h2>
<h2><a class="anchor" id="autotoc_md213"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md214"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md215"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md216"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md217"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md218"></a>
Supported STM32F411xx devices</h2>
<h2><a class="anchor" id="autotoc_md219"></a>
System Clock source                    | PLL (HSI)</h2>
<h2><a class="anchor" id="autotoc_md220"></a>
SYSCLK(Hz)                             | 100000000</h2>
<h2><a class="anchor" id="autotoc_md221"></a>
HCLK(Hz)                               | 100000000</h2>
<h2><a class="anchor" id="autotoc_md222"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md223"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md224"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md225"></a>
HSI Frequency(Hz)                      | 16000000</h2>
<h2><a class="anchor" id="autotoc_md226"></a>
PLL_M                                  | 16</h2>
<h2><a class="anchor" id="autotoc_md227"></a>
PLL_N                                  | 400</h2>
<h2><a class="anchor" id="autotoc_md228"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md229"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md230"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md231"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md232"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md233"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md234"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md235"></a>
Flash Latency(WS)                      | 3</h2>
<h2><a class="anchor" id="autotoc_md236"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md237"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md238"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md239"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md240"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md241"></a>
Supported STM32F446xx devices</h2>
<h2><a class="anchor" id="autotoc_md242"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md243"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md244"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md245"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md246"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md247"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md248"></a>
HSE Frequency(Hz)                      | 8000000</h2>
<h2><a class="anchor" id="autotoc_md249"></a>
PLL_M                                  | 8</h2>
<h2><a class="anchor" id="autotoc_md250"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md251"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md252"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md253"></a>
PLL_R                                  | NA</h2>
<h2><a class="anchor" id="autotoc_md254"></a>
PLLI2S_M                               | NA</h2>
<h2><a class="anchor" id="autotoc_md255"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md256"></a>
PLLI2S_P                               | NA</h2>
<h2><a class="anchor" id="autotoc_md257"></a>
PLLI2S_Q                               | NA</h2>
<h2><a class="anchor" id="autotoc_md258"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md259"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md260"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md261"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md262"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md263"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md264"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md265"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md266"></a>
SDIO and RNG clock                     |</h2>
<p >=============================================================================</p>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
<p >Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.5.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>06-March-2015</dd></dl>
<ol type="1">
<li>This file provides two functions and one global variable to be called from user application:<ul>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the "startup_stm32f4xx.s" file.</li>
<li>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</li>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...">SystemCoreClockUpdate()</a>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</li>
</ul>
</li>
<li>After each device reset the HSI (16 MHz) is used as system clock source. Then <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function is called, in "startup_stm32f4xx.s" file, to configure the system clock before to branch to main program.</li>
<li>If the system clock source selected by user fails to startup, the <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</li>
<li>The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define in "stm32f4xx.h" file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</li>
</ol>
<h1><a class="anchor" id="autotoc_md267"></a>
5. This file configures the system clock as follows:</h1>
<p >============================================================================= </p>
<h2><a class="anchor" id="autotoc_md268"></a>
Supported STM32F40xxx/41xxx devices</h2>
<h2><a class="anchor" id="autotoc_md269"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md270"></a>
SYSCLK(Hz)                             | 168000000</h2>
<h2><a class="anchor" id="autotoc_md271"></a>
HCLK(Hz)                               | 168000000</h2>
<h2><a class="anchor" id="autotoc_md272"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md273"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md274"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md275"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md276"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md277"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md278"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md279"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md280"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md281"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md282"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md283"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md284"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md285"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md286"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md287"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md288"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md289"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md290"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md291"></a>
Supported STM32F42xxx/43xxx devices</h2>
<h2><a class="anchor" id="autotoc_md292"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md293"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md294"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md295"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md296"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md297"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md298"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md299"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md300"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md301"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md302"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md303"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md304"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md305"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md306"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md307"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md308"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md309"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md310"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md311"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md312"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md313"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md314"></a>
Supported STM32F401xx devices</h2>
<h2><a class="anchor" id="autotoc_md315"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md316"></a>
SYSCLK(Hz)                             | 84000000</h2>
<h2><a class="anchor" id="autotoc_md317"></a>
HCLK(Hz)                               | 84000000</h2>
<h2><a class="anchor" id="autotoc_md318"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md319"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md320"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md321"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md322"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md323"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md324"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md325"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md326"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md327"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md328"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md329"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md330"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md331"></a>
Flash Latency(WS)                      | 2</h2>
<h2><a class="anchor" id="autotoc_md332"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md333"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md334"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md335"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md336"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md337"></a>
Supported STM32F411xx devices</h2>
<h2><a class="anchor" id="autotoc_md338"></a>
System Clock source                    | PLL (HSI)</h2>
<h2><a class="anchor" id="autotoc_md339"></a>
SYSCLK(Hz)                             | 100000000</h2>
<h2><a class="anchor" id="autotoc_md340"></a>
HCLK(Hz)                               | 100000000</h2>
<h2><a class="anchor" id="autotoc_md341"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md342"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md343"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md344"></a>
HSI Frequency(Hz)                      | 16000000</h2>
<h2><a class="anchor" id="autotoc_md345"></a>
PLL_M                                  | 16</h2>
<h2><a class="anchor" id="autotoc_md346"></a>
PLL_N                                  | 400</h2>
<h2><a class="anchor" id="autotoc_md347"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md348"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md349"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md350"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md351"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md352"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md353"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md354"></a>
Flash Latency(WS)                      | 3</h2>
<h2><a class="anchor" id="autotoc_md355"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md356"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md357"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md358"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md359"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md360"></a>
Supported STM32F446xx devices</h2>
<h2><a class="anchor" id="autotoc_md361"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md362"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md363"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md364"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md365"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md366"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md367"></a>
HSE Frequency(Hz)                      | 8000000</h2>
<h2><a class="anchor" id="autotoc_md368"></a>
PLL_M                                  | 8</h2>
<h2><a class="anchor" id="autotoc_md369"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md370"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md371"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md372"></a>
PLL_R                                  | NA</h2>
<h2><a class="anchor" id="autotoc_md373"></a>
PLLI2S_M                               | NA</h2>
<h2><a class="anchor" id="autotoc_md374"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md375"></a>
PLLI2S_P                               | NA</h2>
<h2><a class="anchor" id="autotoc_md376"></a>
PLLI2S_Q                               | NA</h2>
<h2><a class="anchor" id="autotoc_md377"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md378"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md379"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md380"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md381"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md382"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md383"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md384"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md385"></a>
SDIO and RNG clock                     |</h2>
<p >=============================================================================</p>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
<p >Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.7.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>22-April-2016</dd></dl>
<ol type="1">
<li>This file provides two functions and one global variable to be called from user application:<ul>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the "startup_stm32f4xx.s" file.</li>
<li>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</li>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...">SystemCoreClockUpdate()</a>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</li>
</ul>
</li>
<li>After each device reset the HSI (16 MHz) is used as system clock source. Then <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function is called, in "startup_stm32f4xx.s" file, to configure the system clock before to branch to main program.</li>
<li>If the system clock source selected by user fails to startup, the <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</li>
<li>The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define in "stm32f4xx.h" file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</li>
</ol>
<h1><a class="anchor" id="autotoc_md386"></a>
5. This file configures the system clock as follows:</h1>
<p >============================================================================= </p>
<h2><a class="anchor" id="autotoc_md387"></a>
Supported STM32F40xxx/41xxx devices</h2>
<h2><a class="anchor" id="autotoc_md388"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md389"></a>
SYSCLK(Hz)                             | 168000000</h2>
<h2><a class="anchor" id="autotoc_md390"></a>
HCLK(Hz)                               | 168000000</h2>
<h2><a class="anchor" id="autotoc_md391"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md392"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md393"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md394"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md395"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md396"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md397"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md398"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md399"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md400"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md401"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md402"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md403"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md404"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md405"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md406"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md407"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md408"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md409"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md410"></a>
Supported STM32F42xxx/43xxx devices</h2>
<h2><a class="anchor" id="autotoc_md411"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md412"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md413"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md414"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md415"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md416"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md417"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md418"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md419"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md420"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md421"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md422"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md423"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md424"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md425"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md426"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md427"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md428"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md429"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md430"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md431"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md432"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md433"></a>
Supported STM32F401xx devices</h2>
<h2><a class="anchor" id="autotoc_md434"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md435"></a>
SYSCLK(Hz)                             | 84000000</h2>
<h2><a class="anchor" id="autotoc_md436"></a>
HCLK(Hz)                               | 84000000</h2>
<h2><a class="anchor" id="autotoc_md437"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md438"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md439"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md440"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md441"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md442"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md443"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md444"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md445"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md446"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md447"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md448"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md449"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md450"></a>
Flash Latency(WS)                      | 2</h2>
<h2><a class="anchor" id="autotoc_md451"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md452"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md453"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md454"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md455"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md456"></a>
Supported STM32F411xx/STM32F410xx devices</h2>
<h2><a class="anchor" id="autotoc_md457"></a>
System Clock source                    | PLL (HSI)</h2>
<h2><a class="anchor" id="autotoc_md458"></a>
SYSCLK(Hz)                             | 100000000</h2>
<h2><a class="anchor" id="autotoc_md459"></a>
HCLK(Hz)                               | 100000000</h2>
<h2><a class="anchor" id="autotoc_md460"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md461"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md462"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md463"></a>
HSI Frequency(Hz)                      | 16000000</h2>
<h2><a class="anchor" id="autotoc_md464"></a>
PLL_M                                  | 16</h2>
<h2><a class="anchor" id="autotoc_md465"></a>
PLL_N                                  | 400</h2>
<h2><a class="anchor" id="autotoc_md466"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md467"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md468"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md469"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md470"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md471"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md472"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md473"></a>
Flash Latency(WS)                      | 3</h2>
<h2><a class="anchor" id="autotoc_md474"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md475"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md476"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md477"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md478"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md479"></a>
Supported STM32F446xx devices</h2>
<h2><a class="anchor" id="autotoc_md480"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md481"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md482"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md483"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md484"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md485"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md486"></a>
HSE Frequency(Hz)                      | 8000000</h2>
<h2><a class="anchor" id="autotoc_md487"></a>
PLL_M                                  | 8</h2>
<h2><a class="anchor" id="autotoc_md488"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md489"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md490"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md491"></a>
PLL_R                                  | NA</h2>
<h2><a class="anchor" id="autotoc_md492"></a>
PLLI2S_M                               | NA</h2>
<h2><a class="anchor" id="autotoc_md493"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md494"></a>
PLLI2S_P                               | NA</h2>
<h2><a class="anchor" id="autotoc_md495"></a>
PLLI2S_Q                               | NA</h2>
<h2><a class="anchor" id="autotoc_md496"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md497"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md498"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md499"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md500"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md501"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md502"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md503"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md504"></a>
SDIO and RNG clock                     |</h2>
<p >=============================================================================</p>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
<p >Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.5.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>06-March-2015</dd></dl>
<ol type="1">
<li>This file provides two functions and one global variable to be called from user application:<ul>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the "startup_stm32f4xx.s" file.</li>
<li>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</li>
<li><a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...">SystemCoreClockUpdate()</a>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</li>
</ul>
</li>
<li>After each device reset the HSI (16 MHz) is used as system clock source. Then <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function is called, in "startup_stm32f4xx.s" file, to configure the system clock before to branch to main program.</li>
<li>If the system clock source selected by user fails to startup, the <a class="el" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...">SystemInit()</a> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</li>
<li>The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define in "stm32f4xx.h" file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</li>
</ol>
<h1><a class="anchor" id="autotoc_md505"></a>
5. This file configures the system clock as follows:</h1>
<p >============================================================================= </p>
<h2><a class="anchor" id="autotoc_md506"></a>
Supported STM32F40xxx/41xxx devices</h2>
<h2><a class="anchor" id="autotoc_md507"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md508"></a>
SYSCLK(Hz)                             | 168000000</h2>
<h2><a class="anchor" id="autotoc_md509"></a>
HCLK(Hz)                               | 168000000</h2>
<h2><a class="anchor" id="autotoc_md510"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md511"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md512"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md513"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md514"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md515"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md516"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md517"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md518"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md519"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md520"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md521"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md522"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md523"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md524"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md525"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md526"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md527"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md528"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md529"></a>
Supported STM32F42xxx/43xxx devices</h2>
<h2><a class="anchor" id="autotoc_md530"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md531"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md532"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md533"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md534"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md535"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md536"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md537"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md538"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md539"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md540"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md541"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md542"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md543"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md544"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md545"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md546"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md547"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md548"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md549"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md550"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md551"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md552"></a>
Supported STM32F401xx devices</h2>
<h2><a class="anchor" id="autotoc_md553"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md554"></a>
SYSCLK(Hz)                             | 84000000</h2>
<h2><a class="anchor" id="autotoc_md555"></a>
HCLK(Hz)                               | 84000000</h2>
<h2><a class="anchor" id="autotoc_md556"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md557"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md558"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md559"></a>
HSE Frequency(Hz)                      | 25000000</h2>
<h2><a class="anchor" id="autotoc_md560"></a>
PLL_M                                  | 25</h2>
<h2><a class="anchor" id="autotoc_md561"></a>
PLL_N                                  | 336</h2>
<h2><a class="anchor" id="autotoc_md562"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md563"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md564"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md565"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md566"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md567"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md568"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md569"></a>
Flash Latency(WS)                      | 2</h2>
<h2><a class="anchor" id="autotoc_md570"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md571"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md572"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md573"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md574"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md575"></a>
Supported STM32F411xx devices</h2>
<h2><a class="anchor" id="autotoc_md576"></a>
System Clock source                    | PLL (HSI)</h2>
<h2><a class="anchor" id="autotoc_md577"></a>
SYSCLK(Hz)                             | 100000000</h2>
<h2><a class="anchor" id="autotoc_md578"></a>
HCLK(Hz)                               | 100000000</h2>
<h2><a class="anchor" id="autotoc_md579"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md580"></a>
APB1 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md581"></a>
APB2 Prescaler                         | 1</h2>
<h2><a class="anchor" id="autotoc_md582"></a>
HSI Frequency(Hz)                      | 16000000</h2>
<h2><a class="anchor" id="autotoc_md583"></a>
PLL_M                                  | 16</h2>
<h2><a class="anchor" id="autotoc_md584"></a>
PLL_N                                  | 400</h2>
<h2><a class="anchor" id="autotoc_md585"></a>
PLL_P                                  | 4</h2>
<h2><a class="anchor" id="autotoc_md586"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md587"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md588"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md589"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md590"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md591"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md592"></a>
Flash Latency(WS)                      | 3</h2>
<h2><a class="anchor" id="autotoc_md593"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md594"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md595"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md596"></a>
SDIO and RNG clock                     |</h2>
<h1><a class="anchor" id="autotoc_md597"></a>
=============================================================================</h1>
<h2><a class="anchor" id="autotoc_md598"></a>
Supported STM32F446xx devices</h2>
<h2><a class="anchor" id="autotoc_md599"></a>
System Clock source                    | PLL (HSE)</h2>
<h2><a class="anchor" id="autotoc_md600"></a>
SYSCLK(Hz)                             | 180000000</h2>
<h2><a class="anchor" id="autotoc_md601"></a>
HCLK(Hz)                               | 180000000</h2>
<h2><a class="anchor" id="autotoc_md602"></a>
AHB Prescaler                          | 1</h2>
<h2><a class="anchor" id="autotoc_md603"></a>
APB1 Prescaler                         | 4</h2>
<h2><a class="anchor" id="autotoc_md604"></a>
APB2 Prescaler                         | 2</h2>
<h2><a class="anchor" id="autotoc_md605"></a>
HSE Frequency(Hz)                      | 8000000</h2>
<h2><a class="anchor" id="autotoc_md606"></a>
PLL_M                                  | 8</h2>
<h2><a class="anchor" id="autotoc_md607"></a>
PLL_N                                  | 360</h2>
<h2><a class="anchor" id="autotoc_md608"></a>
PLL_P                                  | 2</h2>
<h2><a class="anchor" id="autotoc_md609"></a>
PLL_Q                                  | 7</h2>
<h2><a class="anchor" id="autotoc_md610"></a>
PLL_R                                  | NA</h2>
<h2><a class="anchor" id="autotoc_md611"></a>
PLLI2S_M                               | NA</h2>
<h2><a class="anchor" id="autotoc_md612"></a>
PLLI2S_N                               | NA</h2>
<h2><a class="anchor" id="autotoc_md613"></a>
PLLI2S_P                               | NA</h2>
<h2><a class="anchor" id="autotoc_md614"></a>
PLLI2S_Q                               | NA</h2>
<h2><a class="anchor" id="autotoc_md615"></a>
PLLI2S_R                               | NA</h2>
<h2><a class="anchor" id="autotoc_md616"></a>
I2S input clock                        | NA</h2>
<h2><a class="anchor" id="autotoc_md617"></a>
VDD(V)                                 | 3.3</h2>
<h2><a class="anchor" id="autotoc_md618"></a>
Main regulator output voltage          | Scale1 mode</h2>
<h2><a class="anchor" id="autotoc_md619"></a>
Flash Latency(WS)                      | 5</h2>
<h2><a class="anchor" id="autotoc_md620"></a>
Prefetch Buffer                        | ON</h2>
<h2><a class="anchor" id="autotoc_md621"></a>
Instruction cache                      | ON</h2>
<h2><a class="anchor" id="autotoc_md622"></a>
Data cache                             | ON</h2>
<p >Require 48MHz for USB OTG FS, | Disabled </p>
<h2><a class="anchor" id="autotoc_md623"></a>
SDIO and RNG clock                     |</h2>
<p >=============================================================================</p>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
<p >Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </p>

<p class="definition">Definition in file <a class="el" href="system__stm32f4xx_8c_source.html">system_stm32f4xx.c</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
