#!/bin/bash
# ä¸Šä¼  FPGA é¡¹ç›®åˆ° F2 å®žä¾‹

set -e

# åŠ è½½å®žä¾‹ä¿¡æ¯
SCRIPT_DIR="$( cd "$( dirname "${BASH_SOURCE[0]}" )" && pwd )"
INFO_FILE="$SCRIPT_DIR/.f2_instance_info"

if [ ! -f "$INFO_FILE" ]; then
    echo "âŒ é”™è¯¯: æœªæ‰¾åˆ°å®žä¾‹ä¿¡æ¯æ–‡ä»¶"
    echo "è¯·å…ˆè¿è¡Œ: ./launch_f2_vivado.sh"
    exit 1
fi

source "$INFO_FILE"

# å®žä¾‹ä¿¡æ¯
INSTANCE_IP="$PUBLIC_IP"
KEY_FILE="~/.ssh/${KEY_NAME}.pem"
USER="ubuntu"
REMOTE_DIR="~/fpga-project"

echo "=== ä¸Šä¼  FPGA é¡¹ç›®åˆ° F2 å®žä¾‹ ==="
echo ""
echo "å®žä¾‹ IP: $INSTANCE_IP"
echo "ç”¨æˆ·: $USER"
echo ""

# èŽ·å–è„šæœ¬ç›®å½•å’Œé¡¹ç›®æ ¹ç›®å½•
SCRIPT_DIR="$(cd "$(dirname "${BASH_SOURCE[0]}")" && pwd)"
FPGA_DIR="$SCRIPT_DIR/.."
REPO_ROOT="$(cd "$SCRIPT_DIR/../../../.." && pwd)"

# åˆ›å»ºä¸´æ—¶æ‰“åŒ…ç›®å½•
TEMP_DIR=$(mktemp -d)
PROJECT_DIR="$TEMP_DIR/fpga-project"
mkdir -p "$PROJECT_DIR"

echo "ðŸ“¦ å‡†å¤‡é¡¹ç›®æ–‡ä»¶..."

# å¤åˆ¶ç”Ÿæˆçš„ Verilogï¼ˆå¿…éœ€ï¼‰
echo "  - å¤åˆ¶ç”Ÿæˆçš„ Verilog..."
mkdir -p "$PROJECT_DIR/generated"
if [ -d "$REPO_ROOT/chisel/generated/simple_edgeaisoc" ]; then
    cp -r "$REPO_ROOT/chisel/generated/simple_edgeaisoc" "$PROJECT_DIR/generated/"
    echo "    âœ“ Verilog æ–‡ä»¶å·²å¤åˆ¶"
else
    echo "    âš ï¸  è­¦å‘Š: æœªæ‰¾åˆ°ç”Ÿæˆçš„ Verilog"
    echo "    è¯·å…ˆè¿è¡Œ: cd $REPO_ROOT/chisel && sbt 'runMain riscv.ai.SimpleEdgeAiSoCMain'"
fi

# å¤åˆ¶çº¦æŸæ–‡ä»¶
echo "  - å¤åˆ¶çº¦æŸæ–‡ä»¶..."
if [ -d "$FPGA_DIR/constraints" ]; then
    cp -r "$FPGA_DIR/constraints" "$PROJECT_DIR/"
    echo "    âœ“ çº¦æŸæ–‡ä»¶å·²å¤åˆ¶"
else
    echo "    âš ï¸  è­¦å‘Š: æœªæ‰¾åˆ°çº¦æŸæ–‡ä»¶ç›®å½•"
fi

# å¤åˆ¶è„šæœ¬
echo "  - å¤åˆ¶è„šæœ¬..."
if [ -d "$FPGA_DIR/scripts" ]; then
    cp -r "$FPGA_DIR/scripts" "$PROJECT_DIR/"
    echo "    âœ“ è„šæœ¬å·²å¤åˆ¶"
else
    echo "    âš ï¸  è­¦å‘Š: æœªæ‰¾åˆ°è„šæœ¬ç›®å½•"
fi

# å¤åˆ¶æºç ï¼ˆå¦‚æžœå­˜åœ¨ï¼‰
if [ -d "$FPGA_DIR/src" ]; then
    echo "  - å¤åˆ¶æºç ..."
    cp -r "$FPGA_DIR/src" "$PROJECT_DIR/"
    echo "    âœ“ æºç å·²å¤åˆ¶"
fi

# å¤åˆ¶æµ‹è¯•æ–‡ä»¶ï¼ˆå¦‚æžœå­˜åœ¨ï¼‰
if [ -d "$FPGA_DIR/testbench" ]; then
    echo "  - å¤åˆ¶æµ‹è¯•æ–‡ä»¶..."
    cp -r "$FPGA_DIR/testbench" "$PROJECT_DIR/"
    echo "    âœ“ æµ‹è¯•æ–‡ä»¶å·²å¤åˆ¶"
fi

# å¤åˆ¶æ–‡æ¡£ï¼ˆå¦‚æžœå­˜åœ¨ï¼‰
echo "  - å¤åˆ¶æ–‡æ¡£..."
mkdir -p "$PROJECT_DIR/docs"
[ -f "$FPGA_DIR/README.md" ] && cp "$FPGA_DIR/README.md" "$PROJECT_DIR/"
[ -f "$FPGA_DIR/docs/BUILD_GUIDE.md" ] && cp "$FPGA_DIR/docs/BUILD_GUIDE.md" "$PROJECT_DIR/docs/" 2>/dev/null

# å¤åˆ¶çŽ¯å¢ƒè„šæœ¬
if [ -f "$SCRIPT_DIR/setup_vivado_env.sh" ]; then
    echo "  - å¤åˆ¶çŽ¯å¢ƒè„šæœ¬..."
    cp "$SCRIPT_DIR/setup_vivado_env.sh" "$PROJECT_DIR/"
    echo "    âœ“ çŽ¯å¢ƒè„šæœ¬å·²å¤åˆ¶"
fi

# åˆ›å»ºé¡¹ç›®ç»“æž„è¯´æ˜Ž
cat > "$PROJECT_DIR/README.txt" << 'EOF'
FPGA é¡¹ç›®ç»“æž„
=============

src/                    - FPGA é¡¶å±‚å’Œé€‚é…å™¨
  fpga_top.v           - FPGA é¡¶å±‚æ¨¡å—
  clock_gen.v          - æ—¶é’Ÿç”Ÿæˆ
  io_adapter.v         - IO é€‚é…å™¨

generated/              - Chisel ç”Ÿæˆçš„ Verilog
  simple_edgeaisoc/
    SimpleEdgeAiSoC.sv - SoC æ ¸å¿ƒè®¾è®¡

constraints/            - çº¦æŸæ–‡ä»¶
  timing.xdc           - æ—¶åºçº¦æŸ
  pins.xdc             - å¼•è„šçº¦æŸ
  physical.xdc         - ç‰©ç†çº¦æŸ

scripts/                - æž„å»ºå’Œæµ‹è¯•è„šæœ¬
  build_fpga.tcl       - Vivado æž„å»ºè„šæœ¬
  run_tests.sh         - æµ‹è¯•è„šæœ¬

testbench/              - æµ‹è¯•å¹³å°
  tb_fpga_top.sv       - é¡¶å±‚æµ‹è¯•
  test_vectors/        - æµ‹è¯•å‘é‡

å¿«é€Ÿå¼€å§‹
========

1. è®¾ç½® Vivado çŽ¯å¢ƒ:
   source setup_vivado_env.sh

2. è¿è¡Œ Vivado æž„å»º:
   cd scripts
   vivado -mode batch -source build_fpga.tcl

3. æŸ¥çœ‹æž„å»ºç»“æžœ:
   ls -lh ../build/

EOF

# æ‰“åŒ…
echo ""
echo "ðŸ“¦ æ‰“åŒ…é¡¹ç›®..."
cd "$TEMP_DIR"
tar czf fpga-project.tar.gz fpga-project/
PROJECT_SIZE=$(du -h fpga-project.tar.gz | cut -f1)
echo "  âœ“ æ‰“åŒ…å®Œæˆ: $PROJECT_SIZE"

# ä¸Šä¼ 
echo ""
echo "ðŸ“¤ ä¸Šä¼ åˆ° F2 å®žä¾‹..."
scp -i $KEY_FILE fpga-project.tar.gz ${USER}@${INSTANCE_IP}:~/

# è§£åŽ‹
echo ""
echo "ðŸ“‚ è§£åŽ‹é¡¹ç›®..."
ssh -i $KEY_FILE ${USER}@${INSTANCE_IP} << 'ENDSSH'
echo "è§£åŽ‹ fpga-project.tar.gz..."
tar xzf fpga-project.tar.gz
echo "âœ“ è§£åŽ‹å®Œæˆ"
echo ""
echo "é¡¹ç›®ç»“æž„:"
ls -lh fpga-project/
echo ""
echo "æŸ¥çœ‹ README:"
cat fpga-project/README.txt
ENDSSH

# æ¸…ç†
rm -rf "$TEMP_DIR"

echo ""
echo "â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—"
echo "â•‘              é¡¹ç›®ä¸Šä¼ æˆåŠŸï¼                                â•‘"
echo "â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•"
echo ""
echo "è¿žæŽ¥åˆ°å®žä¾‹:"
echo "  ssh -i $KEY_FILE ${USER}@${INSTANCE_IP}"
echo ""
echo "å¼€å§‹æž„å»º:"
echo "  cd fpga-project"
echo "  source setup_vivado_env.sh"
echo "  cd scripts"
echo "  vivado -mode batch -source build_fpga.tcl"
echo ""
