{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576169149253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576169149254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:45:49 2019 " "Processing started: Thu Dec 12 17:45:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576169149254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169149254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acqu_pos_top -c acqu_pos_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off acqu_pos_top -c acqu_pos_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169149254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576169149370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576169149370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157211 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-struct " "Found design unit 1: mss-struct" {  } { { "../src/MSS.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "../src/MSS.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/MSS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_rs-comport " "Found design unit 1: flipflop_rs-comport" {  } { { "../src/flipflop_rs.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157212 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_rs " "Found entity 1: flipflop_rs" {  } { { "../src/flipflop_rs.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/flipflop_rs.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_position-struct " "Found design unit 1: compteur_position-struct" {  } { { "../src/compteur_position.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157213 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_position " "Found entity 1: compteur_position" {  } { { "../src/compteur_position.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/compteur_position.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acqu_pos_top-struct " "Found design unit 1: acqu_pos_top-struct" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157213 ""} { "Info" "ISGN_ENTITY_NAME" "1 acqu_pos_top " "Found entity 1: acqu_pos_top" {  } { { "../src/acqu_pos_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576169157213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maxv_top " "Elaborating entity \"maxv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576169157251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Con_25p_DI_s maxv_top.vhd(69) " "Verilog HDL or VHDL warning at maxv_top.vhd(69): object \"Con_25p_DI_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576169157254 "|maxv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mezzanine_DI_s maxv_top.vhd(75) " "Verilog HDL or VHDL warning at maxv_top.vhd(75): object \"Mezzanine_DI_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576169157255 "|maxv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dc_pwm_en_s maxv_top.vhd(82) " "VHDL Signal Declaration warning at maxv_top.vhd(82): used implicit default value for signal \"dc_pwm_en_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576169157255 "|maxv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dc_pwm_out_s maxv_top.vhd(83) " "VHDL Signal Declaration warning at maxv_top.vhd(83): used implicit default value for signal \"dc_pwm_out_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576169157255 "|maxv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dc_mode_s maxv_top.vhd(84) " "VHDL Signal Declaration warning at maxv_top.vhd(84): used implicit default value for signal \"dc_mode_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576169157255 "|maxv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display_val_s maxv_top.vhd(91) " "VHDL Signal Declaration warning at maxv_top.vhd(91): used implicit default value for signal \"display_val_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576169157255 "|maxv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "level_pwm_s maxv_top.vhd(92) " "VHDL Signal Declaration warning at maxv_top.vhd(92): used implicit default value for signal \"level_pwm_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576169157255 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[78..76\] maxv_top.vhd(73) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[78..76\]\" at maxv_top.vhd(73)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157258 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[72..20\] maxv_top.vhd(73) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[72..20\]\" at maxv_top.vhd(73)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157258 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[2\] maxv_top.vhd(73) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[2\]\" at maxv_top.vhd(73)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157258 "|maxv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "acqu_pos_top acqu_pos_top:U1 A:struct " "Elaborating entity \"acqu_pos_top\" using architecture \"A:struct\" for hierarchy \"acqu_pos_top:U1\"" {  } { { "../src_cpld/maxv_top.vhd" "U1" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 218 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576169157267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mss acqu_pos_top:U1\|mss:MSS1 A:struct " "Elaborating entity \"mss\" using architecture \"A:struct\" for hierarchy \"acqu_pos_top:U1\|mss:MSS1\"" {  } { { "../src/acqu_pos_top.vhd" "MSS1" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576169157269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "compteur_position acqu_pos_top:U1\|compteur_position:COMPTEUR_POS A:struct " "Elaborating entity \"compteur_position\" using architecture \"A:struct\" for hierarchy \"acqu_pos_top:U1\|compteur_position:COMPTEUR_POS\"" {  } { { "../src/acqu_pos_top.vhd" "COMPTEUR_POS" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576169157270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "flipflop_rs acqu_pos_top:U1\|flipflop_rs:FLIPFLOP_RS_ERR A:comport " "Elaborating entity \"flipflop_rs\" using architecture \"A:comport\" for hierarchy \"acqu_pos_top:U1\|flipflop_rs:FLIPFLOP_RS_ERR\"" {  } { { "../src/acqu_pos_top.vhd" "FLIPFLOP_RS_ERR" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src/acqu_pos_top.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576169157271 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_25p_io\[9\] GND pin " "The pin \"Con_25p_io\[9\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[20\] GND pin " "The pin \"Con_80p_io\[20\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[21\] GND pin " "The pin \"Con_80p_io\[21\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[22\] GND pin " "The pin \"Con_80p_io\[22\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[23\] GND pin " "The pin \"Con_80p_io\[23\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[24\] GND pin " "The pin \"Con_80p_io\[24\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[25\] GND pin " "The pin \"Con_80p_io\[25\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[26\] GND pin " "The pin \"Con_80p_io\[26\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[27\] GND pin " "The pin \"Con_80p_io\[27\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[28\] GND pin " "The pin \"Con_80p_io\[28\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[29\] GND pin " "The pin \"Con_80p_io\[29\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[30\] GND pin " "The pin \"Con_80p_io\[30\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[31\] GND pin " "The pin \"Con_80p_io\[31\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[32\] GND pin " "The pin \"Con_80p_io\[32\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[33\] GND pin " "The pin \"Con_80p_io\[33\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[34\] GND pin " "The pin \"Con_80p_io\[34\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[35\] GND pin " "The pin \"Con_80p_io\[35\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[36\] GND pin " "The pin \"Con_80p_io\[36\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[37\] GND pin " "The pin \"Con_80p_io\[37\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[38\] GND pin " "The pin \"Con_80p_io\[38\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[56\] GND pin " "The pin \"Con_80p_io\[56\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[57\] GND pin " "The pin \"Con_80p_io\[57\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[58\] GND pin " "The pin \"Con_80p_io\[58\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[71\] GND pin " "The pin \"Con_80p_io\[71\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[72\] GND pin " "The pin \"Con_80p_io\[72\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[10\] GND pin " "The pin \"Mezzanine_io\[10\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[11\] GND pin " "The pin \"Mezzanine_io\[11\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[12\] GND pin " "The pin \"Mezzanine_io\[12\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[13\] GND pin " "The pin \"Mezzanine_io\[13\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[14\] GND pin " "The pin \"Mezzanine_io\[14\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[15\] GND pin " "The pin \"Mezzanine_io\[15\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[16\] GND pin " "The pin \"Mezzanine_io\[16\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[17\] GND pin " "The pin \"Mezzanine_io\[17\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[18\] GND pin " "The pin \"Mezzanine_io\[18\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Mezzanine_io\[19\] GND pin " "The pin \"Mezzanine_io\[19\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1576169157457 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1576169157457 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[3\]~synth " "Node \"Con_80p_io\[3\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[4\]~synth " "Node \"Con_80p_io\[4\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[5\]~synth " "Node \"Con_80p_io\[5\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[6\]~synth " "Node \"Con_80p_io\[6\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[7\]~synth " "Node \"Con_80p_io\[7\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[8\]~synth " "Node \"Con_80p_io\[8\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[9\]~synth " "Node \"Con_80p_io\[9\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[10\]~synth " "Node \"Con_80p_io\[10\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[11\]~synth " "Node \"Con_80p_io\[11\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[12\]~synth " "Node \"Con_80p_io\[12\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[13\]~synth " "Node \"Con_80p_io\[13\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[14\]~synth " "Node \"Con_80p_io\[14\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[15\]~synth " "Node \"Con_80p_io\[15\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[16\]~synth " "Node \"Con_80p_io\[16\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[17\]~synth " "Node \"Con_80p_io\[17\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[18\]~synth " "Node \"Con_80p_io\[18\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[19\]~synth " "Node \"Con_80p_io\[19\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[79\]~synth " "Node \"Con_80p_io\[79\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mezzanine_io\[20\]~synth " "Node \"Mezzanine_io\[20\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157495 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576169157495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[3\] VCC " "Pin \"nLed_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nLed_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[4\] VCC " "Pin \"nLed_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nLed_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[5\] VCC " "Pin \"nLed_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nLed_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[6\] VCC " "Pin \"nLed_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nLed_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[0\] GND " "Pin \"Led_RGB_o\[0\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|Led_RGB_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[1\] GND " "Pin \"Led_RGB_o\[1\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|Led_RGB_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[2\] GND " "Pin \"Led_RGB_o\[2\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|Led_RGB_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[0\] VCC " "Pin \"nSeven_Seg_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[1\] VCC " "Pin \"nSeven_Seg_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[2\] VCC " "Pin \"nSeven_Seg_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[3\] VCC " "Pin \"nSeven_Seg_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[4\] VCC " "Pin \"nSeven_Seg_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[5\] VCC " "Pin \"nSeven_Seg_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[6\] VCC " "Pin \"nSeven_Seg_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576169157496 "|maxv_top|nSeven_Seg_o[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576169157496 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "nLed_o\[0\] Con_80p_io\[2\] " "Output pin \"nLed_o\[0\]\" driven by bidirectional pin \"Con_80p_io\[2\]\" cannot be tri-stated" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 57 -1 0 } } { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576169157497 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_Gen_i " "No output dependent on input pin \"Clk_Gen_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Clk_Gen_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_A_i " "No output dependent on input pin \"Encoder_A_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Encoder_A_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_B_i " "No output dependent on input pin \"Encoder_B_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Encoder_B_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[1\] " "No output dependent on input pin \"nButton_i\[1\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[2\] " "No output dependent on input pin \"nButton_i\[2\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[3\] " "No output dependent on input pin \"nButton_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[4\] " "No output dependent on input pin \"nButton_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[5\] " "No output dependent on input pin \"nButton_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[6\] " "No output dependent on input pin \"nButton_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[7\] " "No output dependent on input pin \"nButton_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|nButton_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[0\] " "No output dependent on input pin \"Switch_i\[0\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[1\] " "No output dependent on input pin \"Switch_i\[1\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[3\] " "No output dependent on input pin \"Switch_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[4\] " "No output dependent on input pin \"Switch_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[5\] " "No output dependent on input pin \"Switch_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[6\] " "No output dependent on input pin \"Switch_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[7\] " "No output dependent on input pin \"Switch_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/SpinelliIsaia/Labo_7_acqui_pos/acqu_pos/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576169157728 "|maxv_top|Switch_i[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576169157728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576169157729 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576169157729 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576169157729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576169157729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576169157729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576169157761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:45:57 2019 " "Processing ended: Thu Dec 12 17:45:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576169157761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576169157761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576169157761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576169157761 ""}
