{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681861770308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681861770309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:49:29 2023 " "Processing started: Tue Apr 18 19:49:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681861770309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861770309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861770310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681861770421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681861770421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC240_top " "Found entity 1: RISC240_top" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../RISC240/regfile.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(28) " "Verilog HDL warning at memory.sv(28): extended using \"x\" or \"z\"" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861775118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(102) " "Verilog HDL warning at memory.sv(102): extended using \"x\" or \"z\"" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861775118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv 3 3 " "Found 3 design units, including 3 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775119 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_synthesis " "Found entity 2: memory_synthesis" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775119 ""} { "Info" "ISGN_ENTITY_NAME" "3 memorySystem " "Found entity 3: memorySystem" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775119 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(82) " "Verilog HDL warning at library.sv(82): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861775119 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(147) " "Verilog HDL warning at library.sv(147): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861775119 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(173) " "Verilog HDL warning at library.sv(173): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861775119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv 12 12 " "Found 12 design units, including 12 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory1024x16 " "Found entity 1: memory1024x16" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory1024x16_program " "Found entity 2: memory1024x16_program" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluMux " "Found entity 4: aluMux" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder " "Found entity 7: decoder" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "9 HEXtoSevenSegment " "Found entity 9: HEXtoSevenSegment" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "10 SevenSegmentDigit " "Found entity 10: SevenSegmentDigit" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "11 SevenSegmentControl " "Found entity 11: SevenSegmentControl" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""} { "Info" "ISGN_ENTITY_NAME" "12 comb_write_reg " "Found entity 12: comb_write_reg" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RISC240/datapath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(359) " "Verilog HDL warning at controlpath.sv(359): extended using \"x\" or \"z\"" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861775121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC240_top " "Elaborating entity \"RISC240_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681861775168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r7\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861775169 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r6\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861775169 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r5\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861775169 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r0\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861775169 "|RISC240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG RISC240.sv(51) " "Output port \"LEDG\" at RISC240.sv(51) has no driver" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681861775169 "|RISC240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..0\] RISC240.sv(52) " "Output port \"LEDR\[15..0\]\" at RISC240.sv(52) has no driver" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681861775169 "|RISC240_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "../RISC240/RISC240.sv" "cp" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../RISC240/RISC240.sv" "dp" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:dp\|reg_file:rfile " "Elaborating entity \"reg_file\" for hierarchy \"datapath:dp\|reg_file:rfile\"" {  } { { "../RISC240/datapath.sv" "rfile" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|reg_file:rfile\|register:reg1 " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|reg_file:rfile\|register:reg1\"" {  } { { "../RISC240/regfile.sv" "reg1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux datapath:dp\|reg_file:rfile\|demux:reg_en_decoder " "Elaborating entity \"demux\" for hierarchy \"datapath:dp\|reg_file:rfile\|demux:reg_en_decoder\"" {  } { { "../RISC240/regfile.sv" "reg_en_decoder" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:dp\|reg_file:rfile\|mux8to1:muxRS1 " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:dp\|reg_file:rfile\|mux8to1:muxRS1\"" {  } { { "../RISC240/regfile.sv" "muxRS1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(173) " "Verilog HDL assignment warning at library.sv(173): truncated value with size 32 to match size of target (16)" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861775179 "|RISC240_top|datapath:dp|reg_file:rfile|mux8to1:muxRS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tridrive datapath:dp\|tridrive:a " "Elaborating entity \"tridrive\" for hierarchy \"datapath:dp\|tridrive:a\"" {  } { { "../RISC240/datapath.sv" "a" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMux datapath:dp\|aluMux:MuxA " "Elaborating entity \"aluMux\" for hierarchy \"datapath:dp\|aluMux:MuxA\"" {  } { { "../RISC240/datapath.sv" "MuxA" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(147) " "Verilog HDL assignment warning at library.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861775182 "|RISC240_top|datapath:dp|aluMux:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu_dp " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu_dp\"" {  } { { "../RISC240/datapath.sv" "alu_dp" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.sv(63) " "Verilog HDL assignment warning at alu.sv(63): truncated value with size 32 to match size of target (17)" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861775183 "|RISC240_top|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(99) " "Verilog HDL assignment warning at alu.sv(99): truncated value with size 32 to match size of target (1)" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861775183 "|RISC240_top|datapath:dp|alu:alu_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:dp\|decoder:reg_load_decoder " "Elaborating entity \"decoder\" for hierarchy \"datapath:dp\|decoder:reg_load_decoder\"" {  } { { "../RISC240/datapath.sv" "reg_load_decoder" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:memAddrReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:memAddrReg\"" {  } { { "../RISC240/datapath.sv" "memAddrReg" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:condCodeReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:condCodeReg\"" {  } { { "../RISC240/datapath.sv" "condCodeReg" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySystem memorySystem:mem " "Elaborating entity \"memorySystem\" for hierarchy \"memorySystem:mem\"" {  } { { "../RISC240/RISC240.sv" "mem" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_synthesis memorySystem:mem\|memory_synthesis:mem " "Elaborating entity \"memory_synthesis\" for hierarchy \"memorySystem:mem\|memory_synthesis:mem\"" {  } { { "../RISC240/memory.sv" "mem" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "../RISC240/RISC240.sv" "ssc" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\"" {  } { { "../RISC240/library.sv" "ssd0" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss " "Elaborating entity \"HEXtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss\"" {  } { { "../RISC240/library.sv" "h2ss" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775190 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/memory.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/memory.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1681861775469 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0 " "Inferred RAM node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1681861775469 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE memory.mif " "Parameter INIT_FILE set to memory.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861775798 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681861775798 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681861775798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861775836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE memory.mif " "Parameter \"INIT_FILE\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861775836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681861775836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7g1 " "Found entity 1: altsyncram_k7g1" {  } { { "db/altsyncram_k7g1.tdf" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/db/altsyncram_k7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861775868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861775868 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[12\] datapath:dp\|register:memDataReg\|out\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[12\]\" to the node \"datapath:dp\|register:memDataReg\|out\[12\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[13\] datapath:dp\|register:memDataReg\|out\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[13\]\" to the node \"datapath:dp\|register:memDataReg\|out\[13\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[14\] datapath:dp\|register:memDataReg\|out\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[14\]\" to the node \"datapath:dp\|register:memDataReg\|out\[14\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[15\] datapath:dp\|register:memDataReg\|out\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[15\]\" to the node \"datapath:dp\|register:memDataReg\|out\[15\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[8\] datapath:dp\|register:memDataReg\|out\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[8\]\" to the node \"datapath:dp\|register:memDataReg\|out\[8\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[9\] datapath:dp\|register:memDataReg\|out\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[9\]\" to the node \"datapath:dp\|register:memDataReg\|out\[9\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[10\] datapath:dp\|register:memDataReg\|out\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[10\]\" to the node \"datapath:dp\|register:memDataReg\|out\[10\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[11\] datapath:dp\|register:memDataReg\|out\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[11\]\" to the node \"datapath:dp\|register:memDataReg\|out\[11\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[4\] datapath:dp\|register:memDataReg\|out\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[4\]\" to the node \"datapath:dp\|register:memDataReg\|out\[4\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[5\] datapath:dp\|register:memDataReg\|out\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[5\]\" to the node \"datapath:dp\|register:memDataReg\|out\[5\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[6\] datapath:dp\|register:memDataReg\|out\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[6\]\" to the node \"datapath:dp\|register:memDataReg\|out\[6\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[7\] datapath:dp\|register:memDataReg\|out\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[7\]\" to the node \"datapath:dp\|register:memDataReg\|out\[7\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[0\] datapath:dp\|register:memDataReg\|out\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[0\]\" to the node \"datapath:dp\|register:memDataReg\|out\[0\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[1\] datapath:dp\|register:memDataReg\|out\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[1\]\" to the node \"datapath:dp\|register:memDataReg\|out\[1\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[2\] datapath:dp\|register:memDataReg\|out\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[2\]\" to the node \"datapath:dp\|register:memDataReg\|out\[2\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[3\] datapath:dp\|register:memDataReg\|out\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[3\]\" to the node \"datapath:dp\|register:memDataReg\|out\[3\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[12\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[33\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[12\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[33\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[13\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[34\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[13\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[34\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[14\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[35\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[14\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[35\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[15\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[36\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[15\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[36\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[8\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[29\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[8\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[29\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[9\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[30\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[9\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[30\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[10\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[31\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[10\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[31\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[11\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[32\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[11\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[32\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[4\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[25\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[4\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[25\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[5\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[26\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[5\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[26\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[6\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[27\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[6\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[27\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[7\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[28\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[7\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[28\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[0\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[21\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[0\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[21\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[1\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[22\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[1\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[22\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[2\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[23\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[2\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[23\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[3\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[24\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[3\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[24\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861776102 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1681861776102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681861776105 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681861776105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861776856 "|RISC240_top|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681861776856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681861776920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861779228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681861779329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861779329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861779415 "|RISC240_top|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681861779415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1513 " "Implemented 1513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681861779415 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681861779415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1392 " "Implemented 1392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681861779415 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681861779415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681861779415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1199 " "Peak virtual memory: 1199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681861779437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 19:49:39 2023 " "Processing ended: Tue Apr 18 19:49:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681861779437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681861779437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681861779437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861779437 ""}
