/*
 * imx28regs.h - i.MX28 registers definition
 *
 * Copyright (C) 2012 armadeus systems
 * Derivated from pxaregs (c) Copyright 2002 by M&N Logistik-Loesungen Online GmbH
 * Author: Julien Boibessot
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2, or (at your option)
 * any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#include "definitions.h"

#define IMX_TYPE "i.MX28"

static struct reg_info regs[] =
{
/* PINCTRL */
{ "HW_PINCTRL_DRIVE0",		0x80018300, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 0" },
{ "HW_PINCTRL_DRIVE1",		0x80018310, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 1" },
{ "HW_PINCTRL_DRIVE2",		0x80018320, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 2" },
{ "HW_PINCTRL_DRIVE3",		0x80018330, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 3" },
{ "HW_PINCTRL_DRIVE4",		0x80018340, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 4" },
{ "HW_PINCTRL_DRIVE5",		0x80018350, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 5" },
{ "HW_PINCTRL_DRIVE6",		0x80018360, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 6" },
{ "HW_PINCTRL_DRIVE7",		0x80018370, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 7" },
{ "HW_PINCTRL_DRIVE8",		0x80018380, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 8" },
{ "HW_PINCTRL_DRIVE9",		0x80018390, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 9" },
{ "HW_PINCTRL_DRIVE10",		0x800183a0, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 10" },
{ "HW_PINCTRL_DRIVE11",		0x800183b0, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 11" },
{ "HW_PINCTRL_DRIVE12",		0x800183c0, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 12" },
{ "HW_PINCTRL_DRIVE13",		0x800183d0, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 13" },
{ "HW_PINCTRL_DRIVE14",		0x800183e0, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 14" },
{ "HW_PINCTRL_DRIVE15",		0x800183f0, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 15" },
{ "HW_PINCTRL_DRIVE16",		0x80018400, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 16" },
{ "HW_PINCTRL_DRIVE17",		0x80018410, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 17" },
{ "HW_PINCTRL_DRIVE18",		0x80018420, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 18" },
{ "HW_PINCTRL_DRIVE19",		0x80018430, 0, 0xffffffff, 'x', "PINCTRL Driver Strength and Voltage Register 19" },
/* DIGCTL */
{ "HW_DIGCTL_CHIP_ID",		0x8001c310, 0, 0xffffffff, 'x', "Digital Control Chip Revision Register" },
/* Clock */
{ "HW_CLKCTRL_PLL0CTRL0",	0x80040000, 0, 0xffffffff, 'x', "System PLL0, System/USB0 PLL Control Register 0" },
{ "HW_CLKCTRL_PLL0CTRL1",	0x80040010, 0, 0xffffffff, 'x', "System PLL0, System/USB0 PLL Control Register 1" },
{ "HW_CLKCTRL_PLL1CTRL0",	0x80040020, 0, 0xffffffff, 'x', "System PLL1, USB1 PLL Control Register 0" },
{ "HW_CLKCTRL_PLL1CTRL1",	0x80040030, 0, 0xffffffff, 'x', "System PLL1, USB1 PLL Control Register 1" },
{ "HW_CLKCTRL_PLL2CTRL0",	0x80040040, 0, 0xffffffff, 'x', "System PLL2, Ethernet PLL Control Register 0" },
{ "HW_CLKCTRL_CPU",		0x80040050, 0, 0xffffffff, 'x', "CPU Clock Control Register (HW_CLKCTRL_CPU)" },
{ "HW_CLKCTRL_HBUS",		0x80040060, 0, 0xffffffff, 'x', "AHB, APBH Bus Clock Control Register" },
{ "HW_CLKCTRL_XBUS",		0x80040070, 0, 0xffffffff, 'x', "APBX Clock Control Register (HW_CLKCTRL_XBUS)" },
{ "HW_CLKCTRL_XTAL",		0x80040080, 0, 0xffffffff, 'x', "XTAL Clock Control Register" },
{ "HW_CLKCTRL_SSP0",		0x80040090, 0, 0xffffffff, 'x', "Synchronous Serial Port0 Clock Control Register" },
{ "HW_CLKCTRL_SSP1",		0x800400a0, 0, 0xffffffff, 'x', "Synchronous Serial Port1 Clock Control Register" },
{ "HW_CLKCTRL_SSP2",		0x800400b0, 0, 0xffffffff, 'x', "Synchronous Serial Port2 Clock Control Register" },
{ "HW_CLKCTRL_SSP3",		0x800400c0, 0, 0xffffffff, 'x', "Synchronous Serial Port3 Clock Control Register" },
{ "HW_CLKCTRL_GPMI",		0x800400d0, 0, 0xffffffff, 'x', "General-Purpose Media Interface Clock Control Register" },
{ "HW_CLKCTRL_SPDIF",		0x800400e0, 0, 0xffffffff, 'x', "SPDIF Clock Control Register" },
{ "HW_CLKCTRL_EMI",		0x800400f0, 0, 0xffffffff, 'x', "EMI Clock Control Register" },
{ "HW_CLKCTRL_SAIF0",		0x80040100, 0, 0xffffffff, 'x', "SAIF0 Clock Control Register" },
{ "HW_CLKCTRL_SAIF1",		0x80040110, 0, 0xffffffff, 'x', "SAIF1 Clock Control Register" },
{ "HW_CLKCTRL_DIS_LCDIF",	0x80040120, 0, 0xffffffff, 'x', "CLK_DIS_LCDIF Clock Control Register" },
{ "HW_CLKCTRL_ETM",		0x80040130, 0, 0xffffffff, 'x', "ETM Clock Control Register" },
{ "HW_CLKCTRL_ENET",		0x80040140, 0, 0xffffffff, 'x', "ENET Clock Control Register" },
{ "HW_CLKCTRL_HSADC",		0x80040150, 0, 0xffffffff, 'x', "HSADC Clock Control Register" },
{ "HW_CLKCTRL_FLEXCAN",		0x80040160, 0, 0xffffffff, 'x', "FLEXCAN Clock Control Register" },
{ "HW_CLKCTRL_FRAC0",		0x800401b0, 0, 0xffffffff, 'x', "Fractional Clock Control Register 0" },
{ "HW_CLKCTRL_FRAC1",		0x800401c0, 0, 0xffffffff, 'x', "Fractional Clock Control Register 1" },
{ "HW_CLKCTRL_CLKSEQ",		0x800401d0, 0, 0xffffffff, 'x', "Clock Frequency Sequence Control Register" },
{ "HW_CLKCTRL_RESET",		0x800401e0, 0, 0xffffffff, 'x', "System Reset Control Register" },
{ "HW_CLKCTRL_STATUS",		0x800401f0, 0, 0xffffffff, 'x', "ClkCtrl Status" },
{ "HW_CLKCTRL_VERSION",		0x80040200, 0, 0xffffffff, 'x', "ClkCtrl Version" },
/* LCD */
{ "HW_LCDIF_CTRL",		0x80030000, 0, 0xffffffff, 'x', "LCDIF General Control Register" },
{ "HW_LCDIF_CTRL1",		0x80030010, 0, 0xffffffff, 'x', "LCDIF General Control1 Register" },
{ "HW_LCDIF_CTRL2",		0x80030020, 0, 0xffffffff, 'x', "LCDIF General Control2 Register" },
{ "HW_LCDIF_TRANSFER_COUNT", 	0x80030030, 0, 0xffffffff, 'x', "LCDIF Horizontal and Vertical Valid Data Count Register" },
{ "HW_LCDIF_CUR_BUF",		0x80030040, 0, 0xffffffff, 'x', "LCD Interface Current Buffer Address Register" },
{ "HW_LCDIF_NEXT_BUF",		0x80030050, 0, 0xffffffff, 'x', "LCD Interface Next Buffer Address Register" },
{ "HW_LCDIF_TIMING",		0x80030060, 0, 0xffffffff, 'x', "LCD Interface Timing Register" },
{ "HW_LCDIF_VDCTRL0",		0x80030070, 0, 0xffffffff, 'x', "LCDIF VSYNC Mode and Dotclk Mode Control Register0" },
{ "HW_LCDIF_VDCTRL1",		0x80030080, 0, 0xffffffff, 'x', "LCDIF VSYNC Mode and Dotclk Mode Control Register1" },
{ "HW_LCDIF_VDCTRL2",		0x80030090, 0, 0xffffffff, 'x', "LCDIF VSYNC Mode and Dotclk Mode Control Register2" },
{ "HW_LCDIF_VDCTRL3",		0x800300a0, 0, 0xffffffff, 'x', "LCDIF VSYNC Mode and Dotclk Mode Control Register3" },
{ "HW_LCDIF_VDCTRL4",		0x800300b0, 0, 0xffffffff, 'x', "LCDIF VSYNC Mode and Dotclk Mode Control Register4" },
{ "HW_LCDIF_DVICTRL0",		0x800300c0, 0, 0xffffffff, 'x', "Digital Video Interface Control0 Register" },
{ "HW_LCDIF_DVICTRL1",		0x800300d0, 0, 0xffffffff, 'x', "Digital Video Interface Control1 Register" },
{ "HW_LCDIF_DVICTRL2",		0x800300e0, 0, 0xffffffff, 'x', "Digital Video Interface Control2 Register" },
{ "HW_LCDIF_DVICTRL3",		0x800300f0, 0, 0xffffffff, 'x', "Digital Video Interface Control3 Register" },
{ "HW_LCDIF_DVICTRL4",		0x80030100, 0, 0xffffffff, 'x', "Digital Video Interface Control4 Register" },
{ "HW_LCDIF_CSC_COEFF0",	0x80030110, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Coefficient0 Register" },
{ "HW_LCDIF_CSC_COEFF1",	0x80030120, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Coefficient1 Register" },
{ "HW_LCDIF_CSC_COEFF2",	0x80030130, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Coefficent2 Register" },
{ "HW_LCDIF_CSC_COEFF3",	0x80030140, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Coefficient3 Register" },
{ "HW_LCDIF_CSC_COEFF4",	0x80030150, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Coefficient4 Register" },
{ "HW_LCDIF_CSC_OFFSET",	0x80030160, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Offset Register" },
{ "HW_LCDIF_CSC_LIMIT",		0x80030170, 0, 0xffffffff, 'x', "RGB to YCbCr 4:2:2 CSC Limit Register" },
{ "HW_LCDIF_DATA", 		0x80030180, 0, 0xffffffff, 'x', "LCD Interface Data Register" },
{ "HW_LCDIF_BM_ERROR_STAT", 	0x80030190, 0, 0xffffffff, 'x', "Bus Master Error Status Register" },
{ "HW_LCDIF_CRC_STAT", 		0x800301a0, 0, 0xffffffff, 'x', "CRC Status Register" },
{ "HW_LCDIF_STAT", 		0x800301b0, 0, 0xffffffff, 'x', "LCD Interface Status Register" },
{ "HW_LCDIF_VERSION", 		0x800301c0, 0, 0xffffffff, 'x', "LCD Interface Version Register" },
{ "HW_LCDIF_DEBUG0",		0x800301d0, 0, 0xffffffff, 'x', "LCD Interface Debug0 Register" },
{ "HW_LCDIF_DEBUG1",		0x800301e0, 0, 0xffffffff, 'x', "LCD Interface Debug1 Register" },
{ "HW_LCDIF_DEBUG2",		0x800301f0, 0, 0xffffffff, 'x', "LCD Interface Debug2 Register" },
/* LRADC */
{ "HW_LRADC_CTRL0",		0x80050000, 0, 0xffffffff, 'x', "LRADC Control Register 0" },
{ "HW_LRADC_CTRL1",		0x80050010, 0, 0xffffffff, 'x', "LRADC Control Register 1" },
{ "HW_LRADC_CTRL2",		0x80050020, 0, 0xffffffff, 'x', "LRADC Control Register 2" },
{ "HW_LRADC_CTRL3",		0x80050030, 0, 0xffffffff, 'x', "LRADC Control Register 3" },
{ "HW_LRADC_STATUS",		0x80050040, 0, 0xffffffff, 'x', "LRADC Status Register" },
{ "HW_LRADC_CH0",		0x80050050, 0, 0xffffffff, 'x', "LRADC 0 Result Register" },
{ "HW_LRADC_CH1",		0x80050060, 0, 0xffffffff, 'x', "LRADC 1 Result Register" },
{ "HW_LRADC_CH2",		0x80050070, 0, 0xffffffff, 'x', "LRADC 2 Result Register" },
{ "HW_LRADC_CH3",		0x80050080, 0, 0xffffffff, 'x', "LRADC 3 Result Register" },
{ "HW_LRADC_CH4",		0x80050090, 0, 0xffffffff, 'x', "LRADC 4 Result Register" },
{ "HW_LRADC_CH5",		0x800500a0, 0, 0xffffffff, 'x', "LRADC 5 Result Register" },
{ "HW_LRADC_CH6",		0x800500b0, 0, 0xffffffff, 'x', "LRADC 6 Result Register" },
{ "HW_LRADC_CH7",		0x800500c0, 0, 0xffffffff, 'x', "LRADC 7 (BATT) Result Register" },
{ "HW_LRADC_DELAY0",		0x800500d0, 0, 0xffffffff, 'x', "LRADC Scheduling Delay 0" },
{ "HW_LRADC_DELAY1",		0x800500e0, 0, 0xffffffff, 'x', "LRADC Scheduling Delay 1" },
{ "HW_LRADC_DELAY2",		0x800500f0, 0, 0xffffffff, 'x', "LRADC Scheduling Delay 2" },
{ "HW_LRADC_DELAY3",		0x80050100, 0, 0xffffffff, 'x', "LRADC Scheduling Delay 3" },
{ "HW_LRADC_DEBUG0",		0x80050110, 0, 0xffffffff, 'x', "LRADC Debug Register 0" },
{ "HW_LRADC_DEBUG1",		0x80050120, 0, 0xffffffff, 'x', "LRADC Debug Register 1" },
{ "HW_LRADC_CONVERSION",	0x80050130, 0, 0xffffffff, 'x', "LRADC Battery Conversion Register" },
{ "HW_LRADC_CTRL4",		0x80050140, 0, 0xffffffff, 'x', "LRADC Control Register 4" },
{ "HW_LRADC_THRESHOLD0",	0x80050150, 0, 0xffffffff, 'x', "LRADC Theshold0 Register" },
{ "HW_LRADC_THRESHOLD1",	0x80050160, 0, 0xffffffff, 'x', "LRADC Theshold1 Register" },
{ "HW_LRADC_VERSION",		0x80050170, 0, 0xffffffff, 'x', "LRADC Version Register" },
/* RTC */
{ "HW_RTC_CTL",			0x80056000, 0, 0xffffffff, 'x', "Real Time Clock Control Register" },
{ "HW_RTC_STAT",		0x80056010, 0, 0xffffffff, 'x', "Real Time Clock Status Register" },
{ "HW_RTC_MILLISECONDS",	0x80056020, 0, 0xffffffff, 'x', "Real Time Clock Milliseconds Counter" },
{ "HW_RTC_SECONDS",		0x80056030, 0, 0xffffffff, 'x', "Real Time Clock Seconds Counter" },
{ "HW_RTC_ALARM",		0x80056040, 0, 0xffffffff, 'x', "Real Time Clock Alarm Register" },
{ "HW_RTC_WATCHDOG",		0x80056050, 0, 0xffffffff, 'x', "Watchdog Timer Register" },
{ "HW_RTC_PERSISTENT0",		0x80056060, 0, 0xffffffff, 'x', "Persistent State Register 0" },
{ "HW_RTC_PERSISTENT1",		0x80056070, 0, 0xffffffff, 'x', "Persistent State Register 1" },
{ "HW_RTC_PERSISTENT2",		0x80056080, 0, 0xffffffff, 'x', "Persistent State Register 2" },
{ "HW_RTC_PERSISTENT3",		0x80056090, 0, 0xffffffff, 'x', "Persistent State Register 3" },
{ "HW_RTC_PERSISTENT4",		0x800560a0, 0, 0xffffffff, 'x', "Persistent State Register 4" },
{ "HW_RTC_PERSISTENT5",		0x800560b0, 0, 0xffffffff, 'x', "Persistent State Register 5" },
{ "HW_RTC_DEBUG",		0x800560c0, 0, 0xffffffff, 'x', "Real Time Clock Debug Register" },
{ "HW_RTC_VERSION",		0x800560d0, 0, 0xffffffff, 'x', "Real Time Clock Version Register" },
/* PWM */
{ "HW_PWM_CTRL",		0x80064000, 0, 0xffffffff, 'x', "PWM Control and Status Register" },
{ "HW_PWM_ACTIVE0",		0x80064010, 0, 0xffffffff, 'x', "PWM Channel 0 Active Register" },
{ "HW_PWM_PERIOD0",		0x80064020, 0, 0xffffffff, 'x', "PWM Channel 0 Period Register" },
{ "HW_PWM_ACTIVE1",		0x80064030, 0, 0xffffffff, 'x', "PWM Channel 1 Active Register" },
{ "HW_PWM_PERIOD1",		0x80064040, 0, 0xffffffff, 'x', "PWM Channel 1 Period Register" },
{ "HW_PWM_ACTIVE2",		0x80064050, 0, 0xffffffff, 'x', "PWM Channel 2 Active Register" },
{ "HW_PWM_PERIOD2",		0x80064060, 0, 0xffffffff, 'x', "PWM Channel 2 Period Register" },
{ "HW_PWM_ACTIVE3",		0x80064070, 0, 0xffffffff, 'x', "PWM Channel 3 Active Register" },
{ "HW_PWM_PERIOD3",		0x80064080, 0, 0xffffffff, 'x', "PWM Channel 3 Period Register" },
{ "HW_PWM_ACTIVE4",		0x80064090, 0, 0xffffffff, 'x', "PWM Channel 4 Active Register" },
{ "HW_PWM_PERIOD4",		0x800640a0, 0, 0xffffffff, 'x', "PWM Channel 4 Period Register" },
{ "HW_PWM_ACTIVE5",		0x800640b0, 0, 0xffffffff, 'x', "PWM Channel 5 Active Register" },
{ "HW_PWM_PERIOD5",		0x800640c0, 0, 0xffffffff, 'x', "PWM Channel 5 Period Register" },
{ "HW_PWM_ACTIVE6",		0x800640d0, 0, 0xffffffff, 'x', "PWM Channel 6 Active Register" },
{ "HW_PWM_PERIOD6",		0x800640e0, 0, 0xffffffff, 'x', "PWM Channel 6 Period Register" },
{ "HW_PWM_ACTIVE7",		0x800640f0, 0, 0xffffffff, 'x', "PWM Channel 7 Active Register" },
{ "HW_PWM_PERIOD7",		0x80064100, 0, 0xffffffff, 'x', "PWM Channel 7 Period Register" },
{ "HW_PWM_VERSION",		0x80064110, 0, 0xffffffff, 'x', "PWM Version Register" },
/* USBCTRL0 */
{ "HW_USBCTRL0_ID",		0x80080000, 0, 0xffffffff, 'x', "USBCTRL0 Host ID" },
{ "HW_USBCTRL0_HWGENERAL",	0x80080004, 0, 0xffffffff, 'x', "USBCTRL0 Host General" },
{ "HW_USBCTRL0_HWHOST",		0x80080008, 0, 0xffffffff, 'x', "USBCTRL0 Host h/w params" },
{ "HW_USBCTRL0_HWTXBUF",	0x80080010, 0, 0xffffffff, 'x', "USBCTRL0 TX buffer h/w params" },
{ "HW_USBCTRL0_HWRXBUF",	0x80080014, 0, 0xffffffff, 'x', "USBCTRL0 RX buffer h/w params" },
{ "HW_USBCTRL0_CAPLENGTH",	0x80080100, 0, 0xffffffff, 'x', "USBCTRL0 Capability register length" },
{ "HW_USBCTRL0_HCIVERSION",	0x80080102, 0, 0xffffffff, 'x', "USBCTRL0 Host Interface version" },
{ "HW_USBCTRL0_HCSPARAMS",	0x80080104, 0, 0xffffffff, 'x', "USBCTRL0 Host control structural params" },
{ "HW_USBCTRL0_HCCPARAMS",	0x80080108, 0, 0xffffffff, 'x', "USBCTRL0 control capability params" },
{ "HW_USBCTRL0_DCIVERSION",	0x80080120, 0, 0xffffffff, 'x', "USBCTRL0 device interface version" },
/* start EHCI registers: */
{ "HW_USBCTRL0_USBCMD",		0x80080140, 0, 0xffffffff, 'x', "USBCTRL0 USB command register" },
{ "HW_USBCTRL0_USBSTS",		0x80080144, 0, 0xffffffff, 'x', "USBCTRL0 USB status register" },
{ "HW_USBCTRL0_USBINTR",	0x80080148, 0, 0xffffffff, 'x', "USBCTRL0 interrupt enable register" },
{ "HW_USBCTRL0_FRINDEX",	0x8008014c, 0, 0xffffffff, 'x', "USBCTRL0 USB frame index" },
/*      segment         0x80080150)	   addr bits 63:32 if needed */
{ "HW_USBCTRL0_PERIODICLISTBASE", 0x80080154, 0, 0xffffffff, 'x', "USBCTRL0 host crtlr frame list base addr" },
{ "HW_USBCTRL0_DEVICEADDR",	0x80080154, 0, 0xffffffff, 'x', "USBCTRL0 device crtlr device address" },
{ "HW_USBCTRL0_ASYNCLISTADDR",	0x80080158, 0, 0xffffffff, 'x', "USBCTRL0 host ctrlr next async addr" },
{ "HW_USBCTRL0_EPLISTADDR",	0x80080158, 0, 0xffffffff, 'x', "USBCTRL0 device ctrlr endpoint list addr" },
{ "HW_USBCTRL0_BURSTSIZE",	0x80080160, 0, 0xffffffff, 'x', "USBCTRL0 host ctrlr burst size register" },
{ "HW_USBCTRL0_TXFILLTUNING",	0x80080164, 0, 0xffffffff, 'x', "USBCTRL0 TX FIFO fill tuning" },
{ "HW_USBCTRL0_ULPIVIEW",	0x80080170, 0, 0xffffffff, 'x', "USBCTRL0 ULPI viewport" },
{ "HW_USBCTRL0_CFGFLAG",	0x80080180, 0, 0xffffffff, 'x', "USBCTRL0 configflag (supports HS)" },
{ "HW_USBCTRL0_PORTSC1",	0x80080184, 0, 0xffffffff, 'x', "USBCTRL0 port status and control" },
/* end EHCI registers: */
{ "HW_USBCTRL0_OTGSC",		0x800801a4, 0, 0xffffffff, 'x', "USBCTRL0 OTG status and control" },
{ "HW_USBCTRL0_USBMODE",	0x800801a8, 0, 0xffffffff, 'x', "USBCTRL0 USB device mode" },
{ "HW_USBCTRL0_ENDPTSETUPSTAT",	0x800801ac, 0, 0xffffffff, 'x', "USBCTRL0 endpoint setup status" },
{ "HW_USBCTRL0_ENDPTPRIME",	0x800801b0, 0, 0xffffffff, 'x', "USBCTRL0 endpoint initialization" },
{ "HW_USBCTRL0_ENDPTFLUSH",	0x800801b4, 0, 0xffffffff, 'x', "USBCTRL0 endpoint de-initialize" },
{ "HW_USBCTRL0_ENDPTSTAT",	0x800801b8, 0, 0xffffffff, 'x', "USBCTRL0 endpoint status" },
{ "HW_USBCTRL0_ENDPTCOMPLETE",	0x800801bc, 0, 0xffffffff, 'x', "USBCTRL0 endpoint complete" },
{ "HW_USBCTRL0_EPCTRL0",	0x800801c0, 0, 0xffffffff, 'x', "USBCTRL0 endpoint control0" },
/* USBCTRL1 */
{ "HW_USBCTRL1_ID",		0x80090000, 0, 0xffffffff, 'x', "USBCTRL1 Host ID" },
{ "HW_USBCTRL1_HWGENERAL",	0x80090004, 0, 0xffffffff, 'x', "USBCTRL1 Host General" },
{ "HW_USBCTRL1_HWHOST",		0x80090008, 0, 0xffffffff, 'x', "USBCTRL1 Host h/w params" },
{ "HW_USBCTRL1_HWTXBUF",	0x80090010, 0, 0xffffffff, 'x', "USBCTRL1 TX buffer h/w params" },
{ "HW_USBCTRL1_HWRXBUF",	0x80090014, 0, 0xffffffff, 'x', "USBCTRL1 RX buffer h/w params" },
{ "HW_USBCTRL1_CAPLENGTH",	0x80090100, 0, 0xffffffff, 'x', "USBCTRL1 Capability register length" },
{ "HW_USBCTRL1_HCIVERSION",	0x80090102, 0, 0xffffffff, 'x', "USBCTRL1 Host Interface version" },
{ "HW_USBCTRL1_HCSPARAMS",	0x80090104, 0, 0xffffffff, 'x', "USBCTRL1 Host control structural params" },
{ "HW_USBCTRL1_HCCPARAMS",	0x80090108, 0, 0xffffffff, 'x', "USBCTRL1 control capability params" },
{ "HW_USBCTRL1_DCIVERSION",	0x80090120, 0, 0xffffffff, 'x', "USBCTRL1 device interface version" },
/* start EHCI registers: */
{ "HW_USBCTRL1_USBCMD",		0x80090140, 0, 0xffffffff, 'x', "USBCTRL1 USB command register" },
{ "HW_USBCTRL1_USBSTS",		0x80090144, 0, 0xffffffff, 'x', "USBCTRL1 USB status register" },
{ "HW_USBCTRL1_USBINTR",	0x80090148, 0, 0xffffffff, 'x', "USBCTRL1 interrupt enable register" },
{ "HW_USBCTRL1_FRINDEX",	0x8009014c, 0, 0xffffffff, 'x', "USBCTRL1 USB frame index" },
/*      segment         0x80090150)	   addr bits 63:32 if needed */
{ "HW_USBCTRL1_PERIODICLISTBASE", 0x80090154, 0, 0xffffffff, 'x', "USBCTRL1 host crtlr frame list base addr" },
{ "HW_USBCTRL1_DEVICEADDR",	0x80090154, 0, 0xffffffff, 'x', "USBCTRL1 device crtlr device address" },
{ "HW_USBCTRL1_ASYNCLISTADDR",	0x80090158, 0, 0xffffffff, 'x', "USBCTRL1 host ctrlr next async addr" },
{ "HW_USBCTRL1_EPLISTADDR",	0x80090158, 0, 0xffffffff, 'x', "USBCTRL1 device ctrlr endpoint list addr" },
{ "HW_USBCTRL1_BURSTSIZE",	0x80090160, 0, 0xffffffff, 'x', "USBCTRL1 host ctrlr burst size register" },
{ "HW_USBCTRL1_TXFILLTUNING",	0x80090164, 0, 0xffffffff, 'x', "USBCTRL1 TX FIFO fill tuning" },
{ "HW_USBCTRL1_ULPIVIEW",	0x80090170, 0, 0xffffffff, 'x', "USBCTRL1 ULPI viewport" },
{ "HW_USBCTRL1_CFGFLAG",	0x80090180, 0, 0xffffffff, 'x', "USBCTRL1 configflag (supports HS)" },
{ "HW_USBCTRL1_PORTSC1",	0x80090184, 0, 0xffffffff, 'x', "USBCTRL1 port status and control" },
/* end EHCI registers: */
{ "HW_USBCTRL1_OTGSC",		0x800901a4, 0, 0xffffffff, 'x', "USBCTRL1 OTG status and control" },
{ "HW_USBCTRL1_USBMODE",	0x800901a8, 0, 0xffffffff, 'x', "USBCTRL1 USB device mode" },
{ "HW_USBCTRL1_ENDPTSETUPSTAT",	0x800901ac, 0, 0xffffffff, 'x', "USBCTRL1 endpoint setup status" },
{ "HW_USBCTRL1_ENDPTPRIME",	0x800901b0, 0, 0xffffffff, 'x', "USBCTRL1 endpoint initialization" },
{ "HW_USBCTRL1_ENDPTFLUSH",	0x800901b4, 0, 0xffffffff, 'x', "USBCTRL1 endpoint de-initialize" },
{ "HW_USBCTRL1_ENDPTSTAT",	0x800901b8, 0, 0xffffffff, 'x', "USBCTRL1 endpoint status" },
{ "HW_USBCTRL1_ENDPTCOMPLETE",	0x800901bc, 0, 0xffffffff, 'x', "USBCTRL1 endpoint complete" },
{ "HW_USBCTRL1_EPCTRL0",	0x800901c0, 0, 0xffffffff, 'x', "USBCTRL1 endpoint control0" },
/* USBPHY0 */
{ "HW_USBPHY0_PWD",		0x8007c000, 0, 0xffffffff, 'x', "USBPHY0 power down register" },
{ "HW_USBPHY0_TX",		0x8007c010, 0, 0xffffffff, 'x', "USBPHY0 transmitter control register" },
{ "HW_USBPHY0_RX",		0x8007c020, 0, 0xffffffff, 'x', "USBPHY0 receiver control register" },
{ "HW_USBPHY0_CTRL",		0x8007c030, 0, 0xffffffff, 'x', "USBPHY0 general control register" },
{ "HW_USBPHY0_STATUS",		0x8007c040, 0, 0xffffffff, 'x', "USBPHY0 status register" },
{ "HW_USBPHY0_DEBUG",		0x8007c050, 0, 0xffffffff, 'x', "USBPHY0 debug register" },
{ "HW_USBPHY0_DEBUG0_STATUS",	0x8007c060, 0, 0xffffffff, 'x', "USBPHY0 debug status register 0" },
{ "HW_USBPHY0_DEBUG1",		0x8007c070, 0, 0xffffffff, 'x', "USBPHY0 debug status register 1" },
{ "HW_USBPHY0_VERSION",		0x8007c080, 0, 0xffffffff, 'x', "USBPHY0 RTL version" },
{ "HW_USBPHY0_IP",		0x8007c090, 0, 0xffffffff, 'x', "USBPHY0 IP block register" },
/* USBPHY1 */
{ "HW_USBPHY1_PWD",		0x8007e000, 0, 0xffffffff, 'x', "USBPHY1 power down register" },
{ "HW_USBPHY1_TX",		0x8007e010, 0, 0xffffffff, 'x', "USBPHY1 transmitter control register" },
{ "HW_USBPHY1_RX",		0x8007e020, 0, 0xffffffff, 'x', "USBPHY1 receiver control register" },
{ "HW_USBPHY1_CTRL",		0x8007e030, 0, 0xffffffff, 'x', "USBPHY1 general control register" },
{ "HW_USBPHY1_STATUS",		0x8007e040, 0, 0xffffffff, 'x', "USBPHY1 status register" },
{ "HW_USBPHY1_DEBUG",		0x8007e050, 0, 0xffffffff, 'x', "USBPHY1 debug register" },
{ "HW_USBPHY1_DEBUG0_STATUS",	0x8007e060, 0, 0xffffffff, 'x', "USBPHY1 debug status register 0" },
{ "HW_USBPHY1_DEBUG1",		0x8007e070, 0, 0xffffffff, 'x', "USBPHY1 debug status register 1" },
{ "HW_USBPHY1_VERSION",		0x8007e080, 0, 0xffffffff, 'x', "USBPHY1 RTL version" },
{ "HW_USBPHY1_IP",		0x8007e090, 0, 0xffffffff, 'x', "USBPHY1 IP block register" },

};
