{D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/rtl/full_subtractor.v} {1 {vlog -work work -stats=none {D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/rtl/full_subtractor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_subtractor

Top level modules:
	full_subtractor

} {} {}} {D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/tb/full_subtractor_tb.v} {1 {vlog -work work -stats=none {D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_subtractor/tb/full_subtractor_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_subtractor_tb

Top level modules:
	full_subtractor_tb

} {} {}}
