/*
 * Copyright (c) 2021-2023, Baikal Electronics, JSC. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef BM1000_DEF_H
#define BM1000_DEF_H

#include <lib/utils_def.h>

#define REGION_DRAM0_BASE			ULL(0x80000000)
#define REGION_DRAM0_SIZE			ULL(0x80000000)
#define REGION_DRAM1_BASE			ULL(0x880000000)
#define REGION_DRAM1_SIZE			ULL(0x780000000)
#define REGION_DRAM2_BASE			ULL(0x8800000000)
#define REGION_DRAM2_SIZE			ULL(0x7800000000)

/* I/O memory map */
#define DEVICE0_BASE				U(0x2000000)
#define DEVICE0_SIZE				U(0x12000000)

#define DEVICE1_BASE				U(0x20000000)
#define DEVICE1_SIZE				U(0x20100000)

#define MAILBOX_SRAM_BASE			U(0)
#define MAILBOX_SRAM_SIZE			U(0x10000)

#define MAILBOX_IRB_BASE			U(0x200000)
#define MAILBOX_IRB_SIZE			U(0x80000)
#define MAILBOX_IRB0_AP2SCP_STS			(MAILBOX_IRB_BASE)
#define MAILBOX_IRB0_AP2SCP_SET			(MAILBOX_IRB_BASE + 0x4)
#define MAILBOX_IRB0_AP2SCP_CLR			(MAILBOX_IRB_BASE + 0x8)
#define MAILBOX_IRB0_SCP2AP_STS			(MAILBOX_IRB_BASE + 0x8000)
#define MAILBOX_IRB0_SCP2AP_SET			(MAILBOX_IRB_BASE + 0x8004)
#define MAILBOX_IRB0_SCP2AP_CLR			(MAILBOX_IRB_BASE + 0x8008)

#define MMAVLSP_BASE				U(0x20000000)
#define MMAVLSP_CMU0_BASE			(MMAVLSP_BASE)
#define MMAVLSP_CMU0_CLKCHCTL_GPIO32		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMAVLSP_CMU0_CLKCHCTL_UART1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMAVLSP_CMU0_CLKCHCTL_UART2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMAVLSP_CMU0_CLKCHCTL_APB		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMAVLSP_CMU0_CLKCHCTL_SPI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMAVLSP_CMU0_CLKCHCTL_ESPI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMAVLSP_CMU0_CLKCHCTL_I2C1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMAVLSP_CMU0_CLKCHCTL_I2C2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER3		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER4		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMAVLSP_CMU0_CLKCHCTL_DMACLSP		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMAVLSP_CMU0_CLKCHCTL_SMBUS1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(13))
#define MMAVLSP_CMU0_CLKCHCTL_SMBUS2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(14))
#define MMAVLSP_CMU0_CLKCHCTL_HDA_SYS		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(15))
#define MMAVLSP_CMU0_CLKCHCTL_HDA_48		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(16))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_AXI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(17))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_AHB		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(18))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_TX_X2	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(19))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_BCLK		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(20))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_TMCLK	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(21))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_CQETMCLK	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(22))
#define MMAVLSP_CMU0_CLKCHCTL_HWA_CLU		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(23))
#define MMAVLSP_CMU0_CLKCHCTL_HWA_CLU_HF	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(24))
#define MMAVLSP_CMU0_CLKCHCTL_HWA_AXI_MMU	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(25))
#define MMAVLSP_CMU0_CLKCHCTL_VDU_AXI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(26))
#define MMAVLSP_CMU0_CLKCHCTL_SMMU		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(27))
#define MMAVLSP_CMU1_BASE			(MMAVLSP_BASE + 0x10000)
#define MMAVLSP_CMU1_CLKCHCTL_IPIXELCLK		(MMAVLSP_CMU1_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMAVLSP_GPR_BASE			(MMAVLSP_BASE + 0x50000)
#define MMAVLSP_GPR_MMRST1			(MMAVLSP_GPR_BASE + 0x00)
#define MMAVLSP_GPR_MMRST1_NIC_CFG_S_RST	BIT(0)
#define MMAVLSP_GPR_MMRST1_NIC_CFG_M_RST	BIT(1)
#define MMAVLSP_GPR_MMRST1_NIC_S_RST		BIT(2)
#define MMAVLSP_GPR_MMRST1_NIC_M_RST		BIT(3)
#define MMAVLSP_GPR_MMRST1_DMACLSP_RST		BIT(6)
#define MMAVLSP_GPR_MMRST1_SMMU_RST		BIT(7)
#define MMAVLSP_GPR_MMRST1_GPIO_RST		BIT(10)
#define MMAVLSP_GPR_MMRST1_UART1_RST		BIT(11)
#define MMAVLSP_GPR_MMRST1_UART2_RST		BIT(12)
#define MMAVLSP_GPR_MMRST1_SPI_RST		BIT(13)
#define MMAVLSP_GPR_MMRST1_ESPI_RST		BIT(14)
#define MMAVLSP_GPR_MMRST1_I2C1_RST		BIT(15)
#define MMAVLSP_GPR_MMRST1_I2C2_RST		BIT(16)
#define MMAVLSP_GPR_MMRST1_TIMER1_RST		BIT(17)
#define MMAVLSP_GPR_MMRST1_TIMER2_RST		BIT(18)
#define MMAVLSP_GPR_MMRST1_TIMER3_RST		BIT(19)
#define MMAVLSP_GPR_MMRST1_TIMER4_RST		BIT(20)
#define MMAVLSP_GPR_MMRST1_SMBUS1_RST		BIT(21)
#define MMAVLSP_GPR_MMRST1_SMBUS2_RST		BIT(22)
#define MMAVLSP_GPR_MMRST1_GPIO_APB_RST		BIT(23)
#define MMAVLSP_GPR_MMRST1_UART1_APB_RST	BIT(24)
#define MMAVLSP_GPR_MMRST1_UART2_APB_RST	BIT(25)
#define MMAVLSP_GPR_MMRST1_SPI_APB_RST		BIT(26)
#define MMAVLSP_GPR_MMRST1_ESPI_APB_RST		BIT(27)
#define MMAVLSP_GPR_MMRST1_I2C1_APB_RST		BIT(28)
#define MMAVLSP_GPR_MMRST1_I2C2_APB_RST		BIT(29)
#define MMAVLSP_GPR_MMRST1_TIMERS_APB_RST	BIT(30)
#define MMAVLSP_GPR_MMRST1_I2S_APB_RST		BIT(31)
#define MMAVLSP_GPR_MMRST2			(MMAVLSP_GPR_BASE + 0x08)
#define MMAVLSP_GPR_MMRST2_HDA_RST		BIT(0)
#define MMAVLSP_GPR_MMRST2_MSHC_AXI_RST		BIT(1)
#define MMAVLSP_GPR_MMRST2_MSHC_AHB_RST		BIT(2)
#define MMAVLSP_GPR_MMRST2_MSHC_C_RST		BIT(3)
#define MMAVLSP_GPR_MMRST2_MSHC_B_RST		BIT(4)
#define MMAVLSP_GPR_MMRST2_MSHC_T_RST		BIT(5)
#define MMAVLSP_GPR_MMRST2_MSHC_CQET_RST	BIT(6)
#define MMAVLSP_GPR_MMRST2_MSHC_TUNE_SDCLK_RST	BIT(7)
#define MMAVLSP_GPR_MMRST2_VDU_AXI_RST		BIT(8)
#define MMAVLSP_GPR_MMRST2_HWA_CLU_RST		BIT(9)
#define MMAVLSP_GPR_MMRST2_HWA_CLU_HF_RST	BIT(10)
#define MMAVLSP_GPR_MMRST2_HWA_AXI_MMU_RST	BIT(11)
#define MMAVLSP_GPR_MMRST2_HWA_CFG_RST		BIT(12)
#define MMAVLSP_GPR_MMRST2_VDU_PLL_RST		BIT(13)
#define MMAVLSP_GPR_MMRST2_CLOCK_24_RST		BIT(14)
#define MMAVLSP_GPR_MMRST2_I2S_RST		BIT(15)
#define MMAVLSP_GPR_SPI_CFG			(MMAVLSP_GPR_BASE + 0x18)
#define MMAVLSP_GPR_MSHC_CFG			(MMAVLSP_GPR_BASE + 0x20)
#define MMAVLSP_GPR_MSHC_CFG_CLKDIV_SEL		BIT(16)
#define MMAVLSP_GPR_MSHC_STATUS			(MMAVLSP_GPR_BASE + 0x24)
#define MMAVLSP_GPR_MSHC_AXQOS			(MMAVLSP_GPR_BASE + 0x28)
#define MMAVLSP_GPR_VDU_AXQOS			(MMAVLSP_GPR_BASE + 0x30)
#define MMAVLSP_GPR_VDU_AXQOS_ARQOS(x)		SETMASK(x,  7,  4)
#define MMAVLSP_GPR_HDA_AXI			(MMAVLSP_GPR_BASE + 0x38)
#define MMAVLSP_GPR_HDA_AXI_AWCACHE(x)		SETMASK(x,  3,  0)
#define MMAVLSP_GPR_HDA_AXI_ARCACHE(x)		SETMASK(x,  7,  4)
#define MMAVLSP_GPR_HDA_AXI_AWDOMAIN(x)		SETMASK(x,  9,  8)
#define MMAVLSP_GPR_HDA_AXI_ARDOMAIN(x)		SETMASK(x, 11, 10)
#define MMAVLSP_GPR_MSHC_AXI			(MMAVLSP_GPR_BASE + 0x48)
#define MMAVLSP_GPR_MSHC_AXI_AWCACHE(x)		SETMASK(x,  3,  0)
#define MMAVLSP_GPR_MSHC_AXI_ARCACHE(x)		SETMASK(x,  7,  4)
#define MMAVLSP_GPR_MSHC_AXI_AWDOMAIN(x)	SETMASK(x,  9,  8)
#define MMAVLSP_GPR_MSHC_AXI_ARDOMAIN(x)	SETMASK(x, 11, 10)
#define MMAVLSP_GPR_VDU_AXI			(MMAVLSP_GPR_BASE + 0x50)
#define MMAVLSP_GPR_VDU_AXI_ARCACHE(x)		SETMASK(x,  3,  0)
#define MMAVLSP_GPR_VDU_AXI_ARDOMAIN(x)		SETMASK(x,  5,  4)
#define MMAVLSP_GPR_HDA_AXQOS			(MMAVLSP_GPR_BASE + 0x58)
#define MMAVLSP_SMMU_BASE			(MMAVLSP_BASE + 0x80000)
#define MMAVLSP_NIC_CFG_GPV_BASE		(MMAVLSP_BASE + 0x100000)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_GPIO32	(MMAVLSP_NIC_CFG_GPV_BASE + 0x08)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SMBUS1	(MMAVLSP_NIC_CFG_GPV_BASE + 0x0c)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SMBUS2	(MMAVLSP_NIC_CFG_GPV_BASE + 0x10)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_I2S	(MMAVLSP_NIC_CFG_GPV_BASE + 0x14)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SMMU	(MMAVLSP_NIC_CFG_GPV_BASE + 0x18)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SPI	(MMAVLSP_NIC_CFG_GPV_BASE + 0x20)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_I2C1	(MMAVLSP_NIC_CFG_GPV_BASE + 0x24)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_I2C2	(MMAVLSP_NIC_CFG_GPV_BASE + 0x30)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_UART1	(MMAVLSP_NIC_CFG_GPV_BASE + 0x2c)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_UART2	(MMAVLSP_NIC_CFG_GPV_BASE + 0x28)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_ESPI	(MMAVLSP_NIC_CFG_GPV_BASE + 0x34)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_HDA	(MMAVLSP_NIC_CFG_GPV_BASE + 0x38)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SDC	(MMAVLSP_NIC_CFG_GPV_BASE + 0x3c)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_TIMERS	(MMAVLSP_NIC_CFG_GPV_BASE + 0x40)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_VDU	(MMAVLSP_NIC_CFG_GPV_BASE + 0x44)
#define MMAVLSP_GPIO32_BASE			(MMAVLSP_BASE + 0x200000)
#define MMAVLSP_SPI_BASE			(MMAVLSP_BASE + 0x210000)
#define MMAVLSP_UART1_BASE			(MMAVLSP_BASE + 0x230000)
#define MMAVLSP_UART2_BASE			(MMAVLSP_BASE + 0x240000)
#define MMAVLSP_I2C1_BASE			(MMAVLSP_BASE + 0x250000)
#define MMAVLSP_I2C2_BASE			(MMAVLSP_BASE + 0x260000)
#define MMAVLSP_SMBUS1_BASE			(MMAVLSP_BASE + 0x270000)
#define MMAVLSP_SMBUS2_BASE			(MMAVLSP_BASE + 0x280000)
#define MMAVLSP_VDU_BASE			(MMAVLSP_BASE + 0x2d0000)
#define MMAVLSP_EMMC_BASE			(MMAVLSP_BASE + 0x2e0000)

#define MMCA57_0_BASE				U(0x28000000)
#define MMCA57_0_CMU0_BASE			(MMCA57_0_BASE)
#define MMCA57_0_PVT_BASE			(MMCA57_0_BASE + 0x200000)
#define MMCA57_0_PVT_CLKCHCTL			(MMCA57_0_PVT_BASE + 0x40)

#define MMCA57_1_BASE				U(0xc000000)
#define MMCA57_1_CMU0_BASE			(MMCA57_1_BASE)
#define MMCA57_1_PVT_BASE			(MMCA57_1_BASE + 0x200000)
#define MMCA57_1_PVT_CLKCHCTL			(MMCA57_1_PVT_BASE + 0x40)

#define MMCA57_2_BASE				U(0xa000000)
#define MMCA57_2_CMU0_BASE			(MMCA57_2_BASE)
#define MMCA57_2_PVT_BASE			(MMCA57_2_BASE + 0x200000)
#define MMCA57_2_PVT_CLKCHCTL			(MMCA57_2_PVT_BASE + 0x40)

#define MMCA57_3_BASE				U(0x26000000)
#define MMCA57_3_CMU0_BASE			(MMCA57_3_BASE)
#define MMCA57_3_PVT_BASE			(MMCA57_3_BASE + 0x200000)
#define MMCA57_3_PVT_CLKCHCTL			(MMCA57_3_PVT_BASE + 0x40)

#define MMCA57GIC_BASE				U(0x10200000)
#define MMCA57GIC_GICC_BASE			(MMCA57GIC_BASE)
#define MMCA57GIC_GICH_BASE			(MMCA57GIC_BASE + 0x10000)
#define MMCA57GIC_GICV_BASE			(MMCA57GIC_BASE + 0x20000)

#define MMCCN_BASE				U(0x8000000)
#define MMCCN_CMU0_BASE				(MMCCN_BASE)
#define MMCCN_GPR_BASE				(MMCCN_BASE + 0x50000)
#define MMCCN_GPR_MMRST				(MMCCN_GPR_BASE + 0x00)
#define MMCCN_GPR_PCHSTS			(MMCCN_GPR_BASE + 0x04)
#define MMCCN_GPR_CLKEN				(MMCCN_GPR_BASE + 0x08)
#define MMCCN_GPR_PCHCTL			(MMCCN_GPR_BASE + 0x10)
#define MMCCN_CFG_BASE				(MMCCN_BASE + 0x1000000)

#define MMCORESIGHT_BASE			U(0x4000000)
#define MMCORESIGHT_CMU0_BASE			(MMCORESIGHT_BASE)
#define MMCORESIGHT_GPR_BASE			(MMCORESIGHT_BASE + 0x50000)
#define MMCORESIGHT_GPR_MMRST			(MMCORESIGHT_GPR_BASE + 0x00)
#define MMCORESIGHT_GPR_MMRST_CFG_NIC_RST	BIT(0)
#define MMCORESIGHT_GPR_MMRST_CSSYS_RST		BIT(1)
#define MMCORESIGHT_GPR_MMRST_CC0_RST		BIT(6)
#define MMCORESIGHT_GPR_MMRST_CC1_RST		BIT(7)
#define MMCORESIGHT_GPR_MMRST_CC2_RST		BIT(8)
#define MMCORESIGHT_GPR_MMRST_CC3_RST		BIT(9)
#define MMCORESIGHT_SMMU_BASE			(MMCORESIGHT_BASE + 0x80000)
#define MMCORESIGHT_NIC_CFG_GPV_BASE		(MMCORESIGHT_BASE + 0x100000)
#define MMCORESIGHT_NIC_CFG_GPV_REGIONSEC_SMMU	(MMCORESIGHT_NIC_CFG_GPV_BASE + 0x0c)
#define MMCORESIGHT_NIC_CFG_GPV_REGIONSEC_APBIC	(MMCORESIGHT_NIC_CFG_GPV_BASE + 0x10)

#define MMDDR0_BASE				U(0xe000000)
#define MMDDR0_CMU0_BASE			(MMDDR0_BASE)
#define MMDDR0_CMU0_CLKCHCTL_ACLK		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMDDR0_CMU0_CLKCHCTL_CORE		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMDDR0_CMU0_CLKCHCTL_TZC_PCLK		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMDDR0_CMU0_CLKCHCTL_PCLK		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMDDR0_GPR_BASE				(MMDDR0_BASE + 0x50000)
#define MMDDR0_NIC_CFG_GPV_BASE			(MMDDR0_BASE + 0x100000)
#define MMDDR0_NIC_CFG_GPV_REGIONSEC_CTRLR	(MMDDR0_NIC_CFG_GPV_BASE + 0x08)
#define MMDDR0_NIC_CFG_GPV_REGIONSEC_PHY	(MMDDR0_NIC_CFG_GPV_BASE + 0x0c)
#define MMDDR0_CTRL_BASE			(MMDDR0_BASE + 0x200000)
#define MMDDR0_PHY_BASE				(MMDDR0_BASE + 0x210000)

#define MMDDR1_BASE				U(0x22000000)
#define MMDDR1_CMU0_BASE			(MMDDR1_BASE)
#define MMDDR1_CMU0_CLKCHCTL_ACLK		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMDDR1_CMU0_CLKCHCTL_CORE		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMDDR1_CMU0_CLKCHCTL_TZC_PCLK		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMDDR1_CMU0_CLKCHCTL_PCLK		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMDDR1_GPR_BASE				(MMDDR1_BASE + 0x50000)
#define MMDDR1_NIC_CFG_GPV_BASE			(MMDDR1_BASE + 0x100000)
#define MMDDR1_NIC_CFG_GPV_REGIONSEC_CTRLR	(MMDDR1_NIC_CFG_GPV_BASE + 0x08)
#define MMDDR1_NIC_CFG_GPV_REGIONSEC_PHY	(MMDDR1_NIC_CFG_GPV_BASE + 0x0c)
#define MMDDR1_CTRL_BASE			(MMDDR1_BASE + 0x200000)
#define MMDDR1_PHY_BASE				(MMDDR1_BASE + 0x210000)

#define MMMALI_BASE				U(0x2a000000)
#define MMMALI_CMU0_BASE			(MMMALI_BASE)
#define MMMALI_CMU0_CLKCHCTL_AXI		(MMMALI_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMMALI_GPR_BASE				(MMMALI_BASE + 0x50000)
#define MMMALI_GPR_MMRST			(MMMALI_GPR_BASE + 0x00)
#define MMMALI_GPR_MMRST_NIC			BIT(0)
#define MMMALI_GPR_MMRST_PVT			BIT(1)
#define MMMALI_GPR_AXQOS0			(MMMALI_GPR_BASE + 0x08)
#define MMMALI_GPR_AXQOS1			(MMMALI_GPR_BASE + 0x10)
#define MMMALI_GPR_AXPROT0			(MMMALI_GPR_BASE + 0x18)
#define MMMALI_GPR_AXPROT1			(MMMALI_GPR_BASE + 0x20)
#define MMMALI_GPR_AXPROT_AWPROT(x)		SETMASK(x, 2, 0)
#define MMMALI_GPR_AXPROT_ARPROT(x)		SETMASK(x, 5, 3)
#define MMMALI_PVT_BASE				(MMMALI_BASE + 0x60000)
#define MMMALI_PVT_CLKCHCTL			(MMMALI_PVT_BASE + 0x40)
#define MMMALI_SMMU_BASE			(MMMALI_BASE + 0x80000)
#define MMMALI_NIC_CFG_GPV_BASE			(MMMALI_BASE + 0x100000)
#define MMMALI_NIC_CFG_GPV_REGIONSEC_MALI	(MMMALI_NIC_CFG_GPV_BASE + 0x08)
#define MMMALI_NIC_CFG_GPV_REGIONSEC_SMMU	(MMMALI_NIC_CFG_GPV_BASE + 0x0c)

#define MMPCIE_BASE				U(0x2000000)
#define MMPCIE_CMU0_BASE			(MMPCIE_BASE)
#define MMPCIE_CMU0_CLKCHCTL_PCIE0_MSTR		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMPCIE_CMU0_CLKCHCTL_PCIE0_SLV		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMPCIE_CMU0_CLKCHCTL_PCIE0_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMPCIE_CMU0_CLKCHCTL_PCIE1_MSTR		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMPCIE_CMU0_CLKCHCTL_PCIE1_SLV		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMPCIE_CMU0_CLKCHCTL_PCIE1_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMPCIE_CMU0_CLKCHCTL_PCIE2_MSTR		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMPCIE_CMU0_CLKCHCTL_PCIE2_SLV		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMPCIE_CMU0_CLKCHCTL_PCIE2_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMPCIE_CMU0_CLKCHCTL_TCU_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMPCIE_CMU0_CLKCHCTL_TBU0		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMPCIE_CMU0_CLKCHCTL_TBU1		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMPCIE_CMU0_CLKCHCTL_TBU2		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMPCIE_GPR_S_BASE			(MMPCIE_BASE + 0x40000)
#define MMPCIE_GPR_BASE				(MMPCIE_BASE + 0x50000)
#define MMPCIE_GPR_MMRST			(MMPCIE_GPR_BASE + 0x80)
#define MMPCIE_GPR_MMRST_NIC_SLV_PCIE0_RST	BIT(0)
#define MMPCIE_GPR_MMRST_NIC_SLV_PCIE1_RST	BIT(1)
#define MMPCIE_GPR_MMRST_NIC_SLV_PCIE2_RST	BIT(2)
#define MMPCIE_GPR_MMRST_NIC_SLV_SLV_RST	BIT(3)
#define MMPCIE_GPR_MMRST_NIC_CFG_PCIE0_RST	BIT(4)
#define MMPCIE_GPR_MMRST_NIC_CFG_PCIE1_RST	BIT(5)
#define MMPCIE_GPR_MMRST_NIC_CFG_PCIE2_RST	BIT(6)
#define MMPCIE_GPR_MMRST_NIC_CFG_SLV_RST	BIT(7)
#define MMPCIE_GPR_MMRST_NIC_CFG_TCU_RST	BIT(8)
#define MMPCIE_GPR_PCIE0_SID_PROT		(MMPCIE_GPR_BASE + 0xd0)
#define MMPCIE_GPR_PCIE1_SID_PROT		(MMPCIE_GPR_BASE + 0xd8)
#define MMPCIE_GPR_PCIE2_SID_PROT		(MMPCIE_GPR_BASE + 0xe0)
#define MMPCIE_GPR_PCIE_SID_PROT_AWPROT(x)	SETMASK(x,  2, 0)
#define MMPCIE_GPR_PCIE_SID_PROT_WSID_MODE	BIT(5)
#define MMPCIE_GPR_PCIE_SID_PROT_ARPROT(x)	SETMASK(x, 10, 8)
#define MMPCIE_GPR_PCIE_SID_PROT_RSID_MODE	BIT(13)
#define MMPCIE_GPR_MSI_TRANS0			(MMPCIE_GPR_BASE + 0xe8)
#define MMPCIE_GPR_MSI_TRANS0_MSI_AWUSER_MASK	GENMASK(3, 0)
#define MMPCIE_GPR_MSI_TRANS1			(MMPCIE_GPR_BASE + 0xf0)
#define MMPCIE_GPR_MSI_TRANS2			(MMPCIE_GPR_BASE + 0xf8)
#define MMPCIE_SMMU_BASE			(MMPCIE_BASE + 0x80000)
#define MMPCIE_NIC_CFG_GPV_BASE			(MMPCIE_BASE + 0x100000)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_PCIE0	(MMPCIE_NIC_CFG_GPV_BASE + 0x0c)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_PCIE1	(MMPCIE_NIC_CFG_GPV_BASE + 0x10)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_PCIE2	(MMPCIE_NIC_CFG_GPV_BASE + 0x14)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_SMMU	(MMPCIE_NIC_CFG_GPV_BASE + 0x18)
#define MMPCIE_NIC_GPV_BASE			U(0x40000000)
#define MMPCIE_NIC_GPV_REGIONSEC_PCIE0		(MMPCIE_NIC_GPV_BASE + 0x08)
#define MMPCIE_NIC_GPV_REGIONSEC_PCIE1		(MMPCIE_NIC_GPV_BASE + 0x0c)
#define MMPCIE_NIC_GPV_REGIONSEC_PCIE2		(MMPCIE_NIC_GPV_BASE + 0x10)

#define MMTZC0_TZC400_BASE			U(0x12200000)
#define MMTZC1_TZC400_BASE			U(0x32200000)

#define MMUSB_BASE				U(0x2c000000)
#define MMUSB_CMU0_BASE				(MMUSB_BASE)
#define MMUSB_CMU0_CLKCHCTL_SATA_REF		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMUSB_CMU0_CLKCHCTL_SATA0_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMUSB_CMU0_CLKCHCTL_SATA1_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMUSB_CMU0_CLKCHCTL_USB2_PHY0_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMUSB_CMU0_CLKCHCTL_USB2_PHY1_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMUSB_CMU0_CLKCHCTL_USB2_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMUSB_CMU0_CLKCHCTL_USB2_SOFITP		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY0_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY1_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY2_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY3_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMUSB_CMU0_CLKCHCTL_USB3_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMUSB_CMU0_CLKCHCTL_USB3_SOFITP		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMUSB_CMU0_CLKCHCTL_USB3_SUSPEND	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(13))
#define MMUSB_CMU0_CLKCHCTL_SMMU		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(14))
#define MMUSB_CMU0_CLKCHCTL_DMACM2M		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(15))
#define MMUSB_CMU0_CLKCHCTL_GIC			(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(16))
#define MMUSB_GPR_BASE				(MMUSB_BASE + 0x50000)
#define MMUSB_GPR_MMRST				(MMUSB_GPR_BASE + 0x00)
#define MMUSB_GPR_MMRST_NICCFGS			BIT(0)
#define MMUSB_GPR_MMRST_NICCFGM			BIT(1)
#define MMUSB_GPR_MMRST_NICFNCS			BIT(2)
#define MMUSB_GPR_MMRST_NICFNCM			BIT(3)
#define MMUSB_GPR_MMRST_USB2PHY0		BIT(4)
#define MMUSB_GPR_MMRST_USB2PHY1		BIT(5)
#define MMUSB_GPR_MMRST_USB2			BIT(6)
#define MMUSB_GPR_MMRST_USB3PHY0		BIT(8)
#define MMUSB_GPR_MMRST_USB3PHY1		BIT(9)
#define MMUSB_GPR_MMRST_USB3PHY2		BIT(10)
#define MMUSB_GPR_MMRST_USB3PHY3		BIT(11)
#define MMUSB_GPR_MMRST_USB3			BIT(12)
#define MMUSB_GPR_MMRST_SATAPHY			BIT(16)
#define MMUSB_GPR_MMRST_SATA0			BIT(17)
#define MMUSB_GPR_MMRST_SATA1			BIT(18)
#define MMUSB_GPR_MMRST_DMACM2M			BIT(20)
#define MMUSB_GPR_MMRST_GIC			BIT(22)
#define MMUSB_GPR_MMRST_SMMU			BIT(24)
#define MMUSB_GPR_SATA0_AXI_SB			(MMUSB_GPR_BASE + 0x10)
#define MMUSB_GPR_SATA1_AXI_SB			(MMUSB_GPR_BASE + 0x18)
#define MMUSB_GPR_USB2_AXI_SB			(MMUSB_GPR_BASE + 0x20)
#define MMUSB_GPR_USB3_AXI_SB			(MMUSB_GPR_BASE + 0x28)
#define MMUSB_GPR_DMACM2M_AXI_SB		(MMUSB_GPR_BASE + 0x30)
#define MMUSB_GPR_SATA0_AXI			(MMUSB_GPR_BASE + 0x40)
#define MMUSB_GPR_SATA1_AXI			(MMUSB_GPR_BASE + 0x48)
#define MMUSB_GPR_USB2_AXI			(MMUSB_GPR_BASE + 0x50)
#define MMUSB_GPR_USB3_AXI			(MMUSB_GPR_BASE + 0x58)
#define MMUSB_GPR_DMACM2M_BOOT_MNGR_NS		(MMUSB_GPR_BASE + 0x68)
#define MMUSB_GPR_DMACM2M_BOOT_MNGR_NS_MNGNS	BIT(0)
#define MMUSB_GPR_DMACM2M_IRQ_NS		(MMUSB_GPR_BASE + 0x70)
#define MMUSB_GPR_DMACM2M_IRQ_NS_IRQNS_MASK	GENMASK(    7,  0)
#define MMUSB_GPR_SATAPHY_CLK			(MMUSB_GPR_BASE + 0x80)
#define MMUSB_GPR_SATAPHY_CLK_REFPAD		BIT(0)
#define MMUSB_GPR_SATAPHY_CLK_CGPEN		BIT(1)
#define MMUSB_GPR_SATAPHY_CLK_CGMEN		BIT(2)
#define MMUSB_GPR_SATAPHY_CLK_REFSSPEN		BIT(12)
#define MMUSB_GPR_USB2PHY_HS_CTL		(MMUSB_GPR_BASE + 0xc0)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS0RCLK_MASK	GENMASK(    1,  0)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS0RCLK(x)	SETMASK(x,  1,  0)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS0FSEL_MASK	GENMASK(    4,  2)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS0FSEL(x)	SETMASK(x,  4,  2)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS1RCLK_MASK	GENMASK(   17, 16)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS1RCLK(x)	SETMASK(x, 17, 16)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS1FSEL_MASK	GENMASK(   20, 18)
#define MMUSB_GPR_USB2PHY_HS_CTL_PHS1FSEL(x)	SETMASK(x, 20, 18)
#define USB2PHY_PHSRCLK_CRYSTAL			0x0
#define USB2PHY_PHSRCLK_EXTERNAL		0x1
#define USB2PHY_PHSRCLK_CLKCORE			0x2
#define USB2PHY_PHSFSEL_12MHZ			0x2
#define USB2PHY_PHSFSEL_50MHZ			0x7
#define MMUSB_GPR_USB2PHY_HS0_TUNE		(MMUSB_GPR_BASE + 0xc8)
#define MMUSB_GPR_USB2PHY_HS1_TUNE		(MMUSB_GPR_BASE + 0xd0)
#define MMUSB_GPR_USB3PHY_SS0_CTL0		(MMUSB_GPR_BASE + 0xe0)
#define MMUSB_GPR_USB3PHY_SS_CTL0_REFPAD	BIT(0)
#define MMUSB_GPR_USB3PHY_SS_CTL0_MPLLMUL_MASK	GENMASK(    7,  1)
#define MMUSB_GPR_USB3PHY_SS_CTL0_MPLLMUL(x)	SETMASK(x,  7,  1)
#define MMUSB_GPR_USB3PHY_SS_CTL0_FSEL_MASK	GENMASK(   13,  8)
#define MMUSB_GPR_USB3PHY_SS_CTL0_FSEL(x)	SETMASK(x, 13,  8)
#define MMUSB_GPR_USB3PHY_SS_CTL0_REFDIV2	BIT(14)
#define MMUSB_GPR_USB3PHY_SS_CTL0_REFSSPEN	BIT(15)
#define MMUSB_GPR_USB3PHY_SS_CTL0_SSCRCLKS_MASK	GENMASK(   24, 16)
#define MMUSB_GPR_USB3PHY_SS_CTL0_SSCRCLKS(x)	SETMASK(x, 24, 16)
#define MMUSB_GPR_USB3PHY_SS_CTL0_SSCRANGE_MASK	GENMASK(   27, 25)
#define MMUSB_GPR_USB3PHY_SS_CTL0_SSCRANGE(x)	SETMASK(x, 27, 25)
#define MMUSB_GPR_USB3PHY_SS_CTL0_CGPEN		BIT(28)
#define MMUSB_GPR_USB3PHY_SS_CTL0_CGMEN		BIT(29)
#define MMUSB_GPR_USB3PHY_SS0_CTL1		(MMUSB_GPR_BASE + 0xe8)
#define MMUSB_GPR_USB3PHY_SS0_TUNE0		(MMUSB_GPR_BASE + 0xf0)
#define MMUSB_GPR_USB3PHY_SS0_TUNE1		(MMUSB_GPR_BASE + 0xf8)
#define MMUSB_GPR_USB3PHY_SS1_CTL0		(MMUSB_GPR_BASE + 0x100)
#define MMUSB_GPR_USB3PHY_SS1_CTL1		(MMUSB_GPR_BASE + 0x108)
#define MMUSB_GPR_USB3PHY_SS1_TUNE0		(MMUSB_GPR_BASE + 0x110)
#define MMUSB_GPR_USB3PHY_SS1_TUNE1		(MMUSB_GPR_BASE + 0x118)
#define MMUSB_GPR_USB3PHY_SS0_IA_CTL		(MMUSB_GPR_BASE + 0x120)
#define MMUSB_GPR_USB3PHY_SS0_IA_DATA		(MMUSB_GPR_BASE + 0x124)
#define MMUSB_GPR_USB3PHY_SS1_IA_CTL		(MMUSB_GPR_BASE + 0x128)
#define MMUSB_GPR_USB3PHY_SS1_IA_DATA		(MMUSB_GPR_BASE + 0x12c)
#define MMUSB_SMMU_BASE				(MMUSB_BASE + 0x80000)
#define MMUSB_NIC_CFG_GPV_BASE			(MMUSB_BASE + 0x100000)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_USB2	(MMUSB_NIC_CFG_GPV_BASE + 0x08)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_USB3	(MMUSB_NIC_CFG_GPV_BASE + 0x0c)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_SATA0	(MMUSB_NIC_CFG_GPV_BASE + 0x10)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_SATA1	(MMUSB_NIC_CFG_GPV_BASE + 0x14)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_SMMU	(MMUSB_NIC_CFG_GPV_BASE + 0x18)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_GIC		(MMUSB_NIC_CFG_GPV_BASE + 0x1c)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_DMACM2MS	(MMUSB_NIC_CFG_GPV_BASE + 0x20)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_DMACM2MN	(MMUSB_NIC_CFG_GPV_BASE + 0x24)
#define MMUSB_USB2_BASE				(MMUSB_BASE + 0x400000)
#define MMUSB_USB3_BASE				(MMUSB_BASE + 0x500000)
#define MMUSB_SATA0_BASE			(MMUSB_BASE + 0x600000)
#define MMUSB_SATA1_BASE			(MMUSB_BASE + 0x610000)
#define MMUSB_GICD_BASE				(MMUSB_BASE + 0x1000000)
#define MMUSB_GICR_BASE				(MMUSB_BASE + 0x1100000)

#define MMVDEC_BASE				U(0x24000000)
#define MMVDEC_CMU0_BASE			(MMVDEC_BASE)
#define MMVDEC_CMU0_CLKCHCTL_SYS		(MMVDEC_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMVDEC_GPR_BASE				(MMVDEC_BASE + 0x50000)
#define MMVDEC_GPR_MMRST			(MMVDEC_GPR_BASE + 0x00)
#define MMVDEC_GPR_MMRST_SLAVE			BIT(0)
#define MMVDEC_GPR_MMRST_VDEC			BIT(1)
#define MMVDEC_GPR_MMRST_SMMU			BIT(2)
#define MMVDEC_GPR_MMRST_SMMU_SLV		BIT(3)
#define MMVDEC_GPR_CFG				(MMVDEC_GPR_BASE + 0x08)
#define MMVDEC_GPR_CFG_HEVC_EN			BIT(0)
#define MMVDEC_GPR_CFG_H264_EN			BIT(1)
#define MMVDEC_GPR_CFG_VC1_EN			BIT(2)
#define MMVDEC_GPR_CFG_WMV9_EN			BIT(3)
#define MMVDEC_GPR_CFG_MPEG1_EN			BIT(4)
#define MMVDEC_GPR_CFG_MPEG2_EN			BIT(5)
#define MMVDEC_GPR_CFG_MPEG4_EN			BIT(6)
#define MMVDEC_GPR_CFG_AVS_EN			BIT(7)
#define MMVDEC_GPR_CFG_SORENSON_EN		BIT(8)
#define MMVDEC_GPR_CFG_RV_EN			BIT(9)
#define MMVDEC_GPR_CFG_VP6_EN			BIT(10)
#define MMVDEC_GPR_CFG_VP8_EN			BIT(11)
#define MMVDEC_GPR_CFG_REG_PROT			BIT(16)
#define MMVDEC_GPR_CFG_BPASIDLE			BIT(20)
#define MMVDEC_GPR_CFG1				(MMVDEC_GPR_BASE + 0x10)
#define MMVDEC_GPR_CFG1_ARPROT(x)		SETMASK(x,  2,  0)
#define MMVDEC_GPR_CFG1_ARPROT_MASK		GENMASK(    2,  0)
#define MMVDEC_GPR_CFG1_AWPROT(x)		SETMASK(x,  6,  4)
#define MMVDEC_GPR_CFG1_AWPROT_MASK		GENMASK(    6,  4)
#define MMVDEC_GPR_CFG1_ARQOS(x)		SETMASK(x, 19, 16)
#define MMVDEC_GPR_CFG1_ARQOS_MASK		GENMASK(   19, 16)
#define MMVDEC_GPR_CFG1_AWQOS(x)		SETMASK(x, 23, 20)
#define MMVDEC_GPR_CFG1_AWQOS_MASK		GENMASK(   23, 20)
#define MMVDEC_GPR_CFG2				(MMVDEC_GPR_BASE + 0x18)
#define MMVDEC_GPR_CFG2_AXCACHE(x)		SETMASK(x,  3,  0)
#define MMVDEC_GPR_CFG2_AXCACHE_MASK		GENMASK(    3,  0)
#define MMVDEC_GPR_CFG2_AWDOMAIN(x)		SETMASK(x,  5,  4)
#define MMVDEC_GPR_CFG2_AWDOMAIN_MASK		GENMASK(    5,  4)
#define MMVDEC_GPR_CFG2_ARDOMAIN(x)		SETMASK(x, 13, 12)
#define MMVDEC_GPR_CFG2_ARDOMAIN_MASK		GENMASK(   13, 12)
#define MMVDEC_SMMU_BASE			(MMVDEC_BASE + 0x80000)
#define MMVDEC_NIC_CFG_GPV_BASE			(MMVDEC_BASE + 0x100000)
#define MMVDEC_NIC_CFG_GPV_REGIONSEC_VDEC	(MMVDEC_NIC_CFG_GPV_BASE + 0x08)
#define MMVDEC_NIC_CFG_GPV_REGIONSEC_SMMU	(MMVDEC_NIC_CFG_GPV_BASE + 0x24)

#define MMXGBE_BASE				U(0x30000000)
#define MMXGBE_CMU0_BASE			(MMXGBE_BASE)
#define MMXGBE_CMU0_CLKCHCTL_CSR0		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMXGBE_CMU0_CLKCHCTL_CSR1		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMXGBE_CMU0_CLKCHCTL_XGBE0_REF		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMXGBE_CMU0_CLKCHCTL_XGBE0_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMXGBE_CMU0_CLKCHCTL_XGBE0_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMXGBE_CMU0_CLKCHCTL_XGBE1_REF		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMXGBE_CMU0_CLKCHCTL_XGBE1_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMXGBE_CMU0_CLKCHCTL_XGBE1_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMXGBE_CMU0_CLKCHCTL_GMAC0_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMXGBE_CMU0_CLKCHCTL_GMAC0_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMXGBE_CMU0_CLKCHCTL_GMAC0_TX2		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMXGBE_CMU0_CLKCHCTL_GMAC1_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMXGBE_CMU0_CLKCHCTL_GMAC1_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMXGBE_CMU0_CLKCHCTL_GMAC1_TX2		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(13))
#define MMXGBE_CMU0_CLKCHCTL_SMMU		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(14))
#define MMXGBE_CMU0_CLKCHCTL_HDMI_VDU_ACLK	(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(15))
#define MMXGBE_CMU0_CLKCHCTL_HDMI_AUDIO_ACLK	(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(16))
#define MMXGBE_CMU0_CLKCHCTL_HDMI_SFR0		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(17))
#define MMXGBE_CMU1_BASE			(MMXGBE_BASE + 0x10000)
#define MMXGBE_CMU1_CLKCHCTL_HDMI_SFR1		(MMXGBE_CMU1_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMXGBE_GPR_BASE				(MMXGBE_BASE + 0x50000)
#define MMXGBE_GPR_MMRST			(MMXGBE_GPR_BASE + 0x00)
#define MMXGBE_GPR_MMRST_NICCFGS		BIT(0)
#define MMXGBE_GPR_MMRST_NICCFGM		BIT(1)
#define MMXGBE_GPR_MMRST_NICFNCS		BIT(2)
#define MMXGBE_GPR_MMRST_NICFNCM		BIT(3)
#define MMXGBE_GPR_MMRST_XGBE0PWRON		BIT(4)
#define MMXGBE_GPR_MMRST_XGBE1PWRON		BIT(8)
#define MMXGBE_GPR_MMRST_HDMI_PWRON		BIT(12)
#define MMXGBE_GPR_XGBE0_PROT_CTL		(MMXGBE_GPR_BASE + 0x08)
#define MMXGBE_GPR_XGBE1_PROT_CTL		(MMXGBE_GPR_BASE + 0x10)
#define MMXGBE_GPR_XGBE_PROT_CTL_AWPROT_MASK	GENMASK(   2, 0)
#define MMXGBE_GPR_XGBE_PROT_CTL_AWPROT(x)	SETMASK(x, 2, 0)
#define MMXGBE_GPR_XGBE_PROT_CTL_ARPROT_MASK	GENMASK(   5, 3)
#define MMXGBE_GPR_XGBE_PROT_CTL_ARPROT(x)	SETMASK(x, 5, 3)
#define MMXGBE_GPR_GMAC0_PROT_CTL		(MMXGBE_GPR_BASE + 0x18)
#define MMXGBE_GPR_GMAC1_PROT_CTL		(MMXGBE_GPR_BASE + 0x20)
#define MMXGBE_GPR_GMAC_PROT_CTL_AWPROT_MASK	GENMASK(   2, 0)
#define MMXGBE_GPR_GMAC_PROT_CTL_AWPROT(x)	SETMASK(x, 2, 0)
#define MMXGBE_GPR_GMAC_PROT_CTL_ARPROT_MASK	GENMASK(   5, 3)
#define MMXGBE_GPR_GMAC_PROT_CTL_ARPROT(x)	SETMASK(x, 5, 3)
#define MMXGBE_GPR_HDMI_VIDEO_PROT_CTL		(MMXGBE_GPR_BASE + 0x28)
#define MMXGBE_GPR_HDMI_VIDEO_PROT_CTL_ARPROT(x)	SETMASK(x, 5, 3)
#define MMXGBE_GPR_HDMI_VIDEO_PROT_CTL_ARPROT_MASK	SETMASK(x, 5, 3)
#define MMXGBE_GPR_HDMI_AUDIO_PROT_CTL		(MMXGBE_GPR_BASE + 0x30)
#define MMXGBE_GPR_HDMI_AUDIO_PROT_CTL_ARPROT(x)	SETMASK(x, 5, 3)
#define MMXGBE_GPR_HDMI_AUDIO_PROT_CTL_ARPROT_MASK	SETMASK(x, 5, 3)
#define MMXGBE_GPR_HDMI_VIDEO_QOS_CTL		(MMXGBE_GPR_BASE + 0x78)
#define MMXGBE_GPR_HDMI_VIDEO_QOS_CTL_ARQOS(x)	SETMASK(x, 7, 4)
#define MMXGBE_GPR_HDMI_AUDIO_QOS_CTL		(MMXGBE_GPR_BASE + 0x80)
#define MMXGBE_GPR_HDMI_AUDIO_QOS_CTL_ARQOS(x)	SETMASK(x, 7, 4)
#define MMXGBE_GPR_GMAC0_CACHE_CTL		(MMXGBE_GPR_BASE + 0x90)
#define MMXGBE_GPR_GMAC1_CACHE_CTL		(MMXGBE_GPR_BASE + 0x98)
#define MMXGBE_GPR_GMAC_CACHE_CTL_ARCACHE(x)	SETMASK(x,  3,  0)
#define MMXGBE_GPR_GMAC_CACHE_CTL_ARDOMAIN(x)	SETMASK(x,  9,  8)
#define MMXGBE_GPR_GMAC_CACHE_CTL_AWCACHE(x)	SETMASK(x, 19, 16)
#define MMXGBE_GPR_GMAC_CACHE_CTL_AWDOMAIN(x)	SETMASK(x, 25, 24)
#define MMXGBE_GPR_HDMI_VIDEO_CACHE_CTL		(MMXGBE_GPR_BASE + 0xa0)
#define MMXGBE_GPR_HDMI_VIDEO_CACHE_CTL_ARCACHE(x)	SETMASK(x, 3, 0)
#define MMXGBE_GPR_HDMI_VIDEO_CACHE_CTL_ARDOMAIN(x)	SETMASK(x, 9, 8)
#define MMXGBE_GPR_HDMI_AUDIO_CACHE_CTL		(MMXGBE_GPR_BASE + 0xa8)
#define MMXGBE_GPR_HDMI_AUDIO_CACHE_CTL_ARCACHE(x)	SETMASK(x, 3, 0)
#define MMXGBE_GPR_HDMI_AUDIO_CACHE_CTL_ARDOMAIN(x)	SETMASK(x, 9, 8)
#define MMXGBE_SMMU_BASE			(MMXGBE_BASE + 0x80000)
#define MMXGBE_NIC_CFG_GPV_BASE			(MMXGBE_BASE + 0x100000)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_VDU	(MMXGBE_NIC_CFG_GPV_BASE + 0x08)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE0_CTRL	(MMXGBE_NIC_CFG_GPV_BASE + 0x0c)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE0_PHY	(MMXGBE_NIC_CFG_GPV_BASE + 0x10)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE1_CTRL	(MMXGBE_NIC_CFG_GPV_BASE + 0x14)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE1_PHY	(MMXGBE_NIC_CFG_GPV_BASE + 0x18)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_GMAC0	(MMXGBE_NIC_CFG_GPV_BASE + 0x1c)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_GMAC1	(MMXGBE_NIC_CFG_GPV_BASE + 0x20)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_SMMU	(MMXGBE_NIC_CFG_GPV_BASE + 0x24)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_HDMI	(MMXGBE_NIC_CFG_GPV_BASE + 0x28)
#define MMXGBE_VDU_BASE				(MMXGBE_BASE + 0x260000)
#define MMXGBE_HDMI_BASE			(MMXGBE_BASE + 0x280000)

#define CMU_CLKCHCTL_OFFSET(clkch)		(0x20 + (clkch) * 0x10)

/* NIC-400 GPV address region control */
#define NIC_GPV_REGIONSEC_SECURE		0
#define NIC_GPV_REGIONSEC_NONSECURE		1

/* Input 25 MHz, but recommended freq is 1.19 MHz => 21 is div */
#define PVT_CLKCH_DIV				21

#define MMAVLSP_PLL_FREQ			ULL(1200000000)

#endif /* BM1000_DEF_H */
