Classic Timing Analyzer report for ask
Wed Aug 30 11:20:41 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                 ; To                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 23.197 ns                        ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]                           ; 2_ask[6]                                                   ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 193.84 MHz ( period = 5.159 ns ) ; fenpin:inst1|74161:inst|f74161:sub|87                                                ; fenpin:inst1|74161:inst5|f74161:sub|99                     ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                      ;                                                            ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C20F324C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 193.84 MHz ( period = 5.159 ns )               ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.898 ns                ;
; N/A   ; 193.87 MHz ( period = 5.158 ns )               ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.897 ns                ;
; N/A   ; 194.10 MHz ( period = 5.152 ns )               ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.891 ns                ;
; N/A   ; 195.31 MHz ( period = 5.120 ns )               ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.859 ns                ;
; N/A   ; 195.35 MHz ( period = 5.119 ns )               ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.858 ns                ;
; N/A   ; 195.58 MHz ( period = 5.113 ns )               ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.852 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 198.77 MHz ( period = 5.031 ns )               ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.770 ns                ;
; N/A   ; 198.81 MHz ( period = 5.030 ns )               ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.769 ns                ;
; N/A   ; 198.85 MHz ( period = 5.029 ns )               ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.768 ns                ;
; N/A   ; 199.04 MHz ( period = 5.024 ns )               ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.763 ns                ;
; N/A   ; 200.40 MHz ( period = 4.990 ns )               ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.729 ns                ;
; N/A   ; 204.04 MHz ( period = 4.901 ns )               ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.640 ns                ;
; N/A   ; 209.47 MHz ( period = 4.774 ns )               ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.513 ns                ;
; N/A   ; 209.51 MHz ( period = 4.773 ns )               ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.512 ns                ;
; N/A   ; 209.78 MHz ( period = 4.767 ns )               ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.506 ns                ;
; N/A   ; 215.33 MHz ( period = 4.644 ns )               ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.383 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns )               ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; clk        ; clk      ; None                        ; None                      ; 3.756 ns                ;
; N/A   ; 251.38 MHz ( period = 3.978 ns )               ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; clk        ; clk      ; None                        ; None                      ; 3.717 ns                ;
; N/A   ; 257.14 MHz ( period = 3.889 ns )               ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; clk        ; clk      ; None                        ; None                      ; 3.628 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.547 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.547 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; clk        ; clk      ; None                        ; None                      ; 3.547 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; clk        ; clk      ; None                        ; None                      ; 3.547 ns                ;
; N/A   ; 263.44 MHz ( period = 3.796 ns )               ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 3.535 ns                ;
; N/A   ; 263.50 MHz ( period = 3.795 ns )               ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 263.92 MHz ( period = 3.789 ns )               ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 3.528 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A   ; 268.31 MHz ( period = 3.727 ns )               ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 268.31 MHz ( period = 3.727 ns )               ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 268.31 MHz ( period = 3.727 ns )               ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 268.31 MHz ( period = 3.727 ns )               ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 272.78 MHz ( period = 3.666 ns )               ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 3.405 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; clk        ; clk      ; None                        ; None                      ; 3.371 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; fenpin:inst|74161:inst|f74161:sub|99                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; fenpin:inst|74161:inst|f74161:sub|87                                                                          ; clk        ; clk      ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; fenpin:inst|74161:inst|f74161:sub|9                                                                           ; clk        ; clk      ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; fenpin:inst|74161:inst|f74161:sub|110                                                                         ; clk        ; clk      ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.977 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.977 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.957 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.820 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst|f74161:sub|87                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.611 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst|f74161:sub|9                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.592 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst|f74161:sub|110                                                                        ; fenpin:inst1|74161:inst|f74161:sub|99                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.592 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; fenpin:inst1|74161:inst5|f74161:sub|99                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; fenpin:inst1|74161:inst5|f74161:sub|87                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; fenpin:inst1|74161:inst5|f74161:sub|9                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; fenpin:inst1|74161:inst5|f74161:sub|110                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[1]                       ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[2]                       ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[1]                       ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[0]                       ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|ram_block1a7~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[0]                       ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[0]                       ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|14                                                                                   ; mxulie:inst2|74175:inst9|16                                                                                   ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[1]                       ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[2]                       ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|13                                                                                   ; mxulie:inst2|74175:inst9|16                                                                                   ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|13                                                                                   ; mxulie:inst2|inst                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.140 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[0]                       ; lpm_counter0:inst14|lpm_counter:lpm_counter_component|cntr_5dh:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                        ; None                      ; 1.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|15                                                                                   ; mxulie:inst2|74175:inst9|16                                                                                   ; clk        ; clk      ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|14                                                                                   ; mxulie:inst2|inst                                                                                             ; clk        ; clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|16                                                                                   ; mxulie:inst2|74175:inst9|15                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|14                                                                                   ; mxulie:inst2|74175:inst9|13                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|16                                                                                   ; mxulie:inst2|74175:inst9|16                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; mxulie:inst2|74175:inst9|15                                                                                   ; mxulie:inst2|74175:inst9|14                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.663 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                 ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[2] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[4] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[3] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[1] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[7] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[5] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[0] ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.105 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                     ;
+-------+--------------+------------+------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                       ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 23.197 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] ; 2_ask[6]  ; clk        ;
; N/A   ; None         ; 22.786 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7] ; 2_ask[7]  ; clk        ;
; N/A   ; None         ; 22.771 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4] ; 2_ask[4]  ; clk        ;
; N/A   ; None         ; 22.748 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6] ; 2_ask2[6] ; clk        ;
; N/A   ; None         ; 22.334 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7] ; 2_ask2[7] ; clk        ;
; N/A   ; None         ; 22.083 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2] ; 2_ask[2]  ; clk        ;
; N/A   ; None         ; 22.062 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1] ; 2_ask[1]  ; clk        ;
; N/A   ; None         ; 22.049 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3] ; 2_ask[3]  ; clk        ;
; N/A   ; None         ; 22.000 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5] ; 2_ask[5]  ; clk        ;
; N/A   ; None         ; 21.881 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4] ; 2_ask2[4] ; clk        ;
; N/A   ; None         ; 21.551 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5] ; 2_ask2[5] ; clk        ;
; N/A   ; None         ; 21.379 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1] ; 2_ask2[1] ; clk        ;
; N/A   ; None         ; 21.379 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2] ; 2_ask2[2] ; clk        ;
; N/A   ; None         ; 21.366 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3] ; 2_ask2[3] ; clk        ;
; N/A   ; None         ; 20.398 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0] ; 2_ask2[0] ; clk        ;
; N/A   ; None         ; 20.398 ns  ; lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0] ; 2_ask[0]  ; clk        ;
; N/A   ; None         ; 15.366 ns  ; mxulie:inst2|inst                                          ; m_squence ; clk        ;
+-------+--------------+------------+------------------------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Aug 30 11:20:39 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ask -c ask --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "fenpin:inst1|74161:inst5|f74161:sub|110" as buffer
    Info: Detected ripple clock "mxulie:inst2|inst" as buffer
    Info: Detected ripple clock "fenpin:inst|74161:inst|f74161:sub|99" as buffer
Info: Clock "clk" has Internal fmax of 193.84 MHz between source register "fenpin:inst1|74161:inst|f74161:sub|87" and destination register "fenpin:inst1|74161:inst5|f74161:sub|99" (period= 5.159 ns)
    Info: + Longest register to register delay is 4.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X53_Y22_N5; Fanout = 3; REG Node = 'fenpin:inst1|74161:inst|f74161:sub|87'
        Info: 2: + IC(0.729 ns) + CELL(0.432 ns) = 1.161 ns; Loc. = LC_X52_Y22_N1; Fanout = 2; COMB Node = 'fenpin:inst1|74161:inst|f74161:sub|85~COUT1_5'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.241 ns; Loc. = LC_X52_Y22_N2; Fanout = 2; COMB Node = 'fenpin:inst1|74161:inst|f74161:sub|95~COUT1_4'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.321 ns; Loc. = LC_X52_Y22_N3; Fanout = 1; COMB Node = 'fenpin:inst1|74161:inst|f74161:sub|105~COUT1_4'
        Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 1.929 ns; Loc. = LC_X52_Y22_N4; Fanout = 9; COMB Node = 'fenpin:inst1|74161:inst5|f74161:sub|82~1'
        Info: 6: + IC(0.482 ns) + CELL(0.292 ns) = 2.703 ns; Loc. = LC_X52_Y22_N0; Fanout = 2; COMB Node = 'fenpin:inst1|74161:inst5|f74161:sub|80'
        Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 3.244 ns; Loc. = LC_X52_Y22_N5; Fanout = 2; COMB Node = 'fenpin:inst1|74161:inst5|f74161:sub|84'
        Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 3.540 ns; Loc. = LC_X52_Y22_N6; Fanout = 2; COMB Node = 'fenpin:inst1|74161:inst5|f74161:sub|94'
        Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 3.836 ns; Loc. = LC_X52_Y22_N7; Fanout = 4; COMB Node = 'fenpin:inst1|74161:inst5|f74161:sub|104'
        Info: 10: + IC(0.753 ns) + CELL(0.309 ns) = 4.898 ns; Loc. = LC_X53_Y22_N2; Fanout = 2; REG Node = 'fenpin:inst1|74161:inst5|f74161:sub|99'
        Info: Total cell delay = 2.143 ns ( 43.75 % )
        Info: Total interconnect delay = 2.755 ns ( 56.25 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.116 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X53_Y22_N2; Fanout = 2; REG Node = 'fenpin:inst1|74161:inst5|f74161:sub|99'
            Info: Total cell delay = 2.180 ns ( 69.96 % )
            Info: Total interconnect delay = 0.936 ns ( 30.04 % )
        Info: - Longest clock path from clock "clk" to source register is 3.116 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X53_Y22_N5; Fanout = 3; REG Node = 'fenpin:inst1|74161:inst|f74161:sub|87'
            Info: Total cell delay = 2.180 ns ( 69.96 % )
            Info: Total interconnect delay = 0.936 ns ( 30.04 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6]" and destination pin or register "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]" for clock "clk" (Hold time is 3.878 ns)
    Info: + Largest clock skew is 6.219 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.211 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.936 ns) + CELL(0.935 ns) = 3.340 ns; Loc. = LC_X52_Y22_N8; Fanout = 7; REG Node = 'fenpin:inst1|74161:inst5|f74161:sub|110'
            Info: 3: + IC(5.598 ns) + CELL(0.935 ns) = 9.873 ns; Loc. = LC_X8_Y16_N6; Fanout = 9; REG Node = 'mxulie:inst2|inst'
            Info: 4: + IC(4.224 ns) + CELL(0.114 ns) = 14.211 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]'
            Info: Total cell delay = 3.453 ns ( 24.30 % )
            Info: Total interconnect delay = 10.758 ns ( 75.70 % )
        Info: - Shortest clock path from clock "clk" to source memory is 7.992 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.994 ns) + CELL(0.935 ns) = 3.398 ns; Loc. = LC_X9_Y16_N2; Fanout = 17; REG Node = 'fenpin:inst|74161:inst|f74161:sub|99'
            Info: 3: + IC(3.886 ns) + CELL(0.708 ns) = 7.992 ns; Loc. = M4K_X49_Y14; Fanout = 1; MEM Node = 'lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6]'
            Info: Total cell delay = 3.112 ns ( 38.94 % )
            Info: Total interconnect delay = 4.880 ns ( 61.06 % )
    Info: - Micro clock to output delay of source is 0.650 ns
    Info: - Shortest memory to register delay is 1.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X49_Y14; Fanout = 1; MEM Node = 'lpm_rom1:inst7|altsyncram:altsyncram_component|altsyncram_hl21:auto_generated|q_a[6]'
        Info: 2: + IC(1.145 ns) + CELL(0.442 ns) = 1.691 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]'
        Info: Total cell delay = 0.546 ns ( 32.29 % )
        Info: Total interconnect delay = 1.145 ns ( 67.71 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "2_ask[6]" through register "lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]" is 23.197 ns
    Info: + Longest clock path from clock "clk" to source register is 14.211 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.935 ns) = 3.340 ns; Loc. = LC_X52_Y22_N8; Fanout = 7; REG Node = 'fenpin:inst1|74161:inst5|f74161:sub|110'
        Info: 3: + IC(5.598 ns) + CELL(0.935 ns) = 9.873 ns; Loc. = LC_X8_Y16_N6; Fanout = 9; REG Node = 'mxulie:inst2|inst'
        Info: 4: + IC(4.224 ns) + CELL(0.114 ns) = 14.211 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]'
        Info: Total cell delay = 3.453 ns ( 24.30 % )
        Info: Total interconnect delay = 10.758 ns ( 75.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y16_N2; Fanout = 2; REG Node = 'lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]'
        Info: 2: + IC(6.862 ns) + CELL(2.124 ns) = 8.986 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = '2_ask[6]'
        Info: Total cell delay = 2.124 ns ( 23.64 % )
        Info: Total interconnect delay = 6.862 ns ( 76.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Wed Aug 30 11:20:41 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


