{"vcs1":{"timestamp_begin":1747750612.647776195, "rt":10.51, "ut":10.66, "st":0.63}}
{"vcselab":{"timestamp_begin":1747750623.241693510, "rt":0.38, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747750623.681276998, "rt":0.45, "ut":0.22, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747750612.003432610}
{"VCS_COMP_START_TIME": 1747750612.003432610}
{"VCS_COMP_END_TIME": 1747750624.286155428}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493608}}
{"vcselab": {"peak_mem": 183888}}
