

================================================================
== Vitis HLS Report for 'ddr_write_1_Pipeline_2'
================================================================
* Date:           Fri Dec 16 14:07:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_index_array_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_3"   --->   Operation 7 'read' 'write_index_array_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_index_array_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_2"   --->   Operation 8 'read' 'write_index_array_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_index_array_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_1"   --->   Operation 9 'read' 'write_index_array_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_index_array_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_0"   --->   Operation 10 'read' 'write_index_array_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln17"   --->   Operation 11 'read' 'add_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i3 %loop_index_i"   --->   Operation 14 'load' 'loop_index_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ps_ddr_addr = getelementptr i8 %ps_ddr, i64 %add_ln17_read" [clu.c:17]   --->   Operation 15 'getelementptr' 'ps_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%exitcond4 = icmp_eq  i3 %loop_index_i_load, i3 4"   --->   Operation 17 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%empty_71 = add i3 %loop_index_i_load, i3 1"   --->   Operation 19 'add' 'empty_71' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %load-store-loop.i.split, void %update_write_index.exit.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_72 = trunc i3 %loop_index_i_load"   --->   Operation 21 'trunc' 'empty_72' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.52ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %write_index_array_0_read, i8 %write_index_array_1_read, i8 %write_index_array_2_read, i8 %write_index_array_3_read, i2 %empty_72"   --->   Operation 22 'mux' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %empty_71, i3 %loop_index_i"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (exitcond4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %ps_ddr_addr, i8 %tmp_s, i1 1" [clu.c:17]   --->   Operation 24 'write' 'write_ln17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('loop_index_i') [7]  (0 ns)
	'load' operation ('loop_index_i_load') on local variable 'loop_index_i' [17]  (0 ns)
	'add' operation ('empty_71') [22]  (0.673 ns)
	'store' operation ('store_ln0') of variable 'empty_71' on local variable 'loop_index_i' [28]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln17', clu.c:17) on port 'ps_ddr' (clu.c:17) [27]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
