Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "simprims_ver" -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw02/core/part09_tb_isim_par.exe" -prj "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw02/core/part09_tb_par.prj" "work.part09_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw02/core/netgen/par/part09_timesim.v" into library work
Analyzing Verilog file "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw02/core/../part09/scripts/part09_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94884 KB
Fuse CPU Usage: 1240 ms
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_INV(LOC="PAD56")
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_SFF(INIT=1'b1)
Compiling module X_ZERO
Compiling module X_ONE
Compiling module part09
Compiling module part09_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 31 Verilog Units
Built simulation executable /home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw02/core/part09_tb_isim_par.exe
Fuse Memory Usage: 655380 KB
Fuse CPU Usage: 1280 ms
GCC CPU Usage: 170 ms
