===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 5.0027 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3204 (  4.0%)    0.3204 (  6.4%)  FIR Parser
    6.6534 ( 83.8%)    3.7147 ( 74.3%)  'firrtl.circuit' Pipeline
    0.1432 (  1.8%)    0.0738 (  1.5%)    'firrtl.module' Pipeline
    0.1273 (  1.6%)    0.0651 (  1.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0158 (  0.2%)    0.0086 (  0.2%)      LowerCHIRRTL
    0.0136 (  0.2%)    0.0136 (  0.3%)    InferWidths
    0.0553 (  0.7%)    0.0553 (  1.1%)    InferResets
    0.0021 (  0.0%)    0.0021 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1341 (  1.7%)    0.1341 (  2.7%)    LowerFIRRTLTypes
    5.1826 ( 65.3%)    2.8692 ( 57.4%)    'firrtl.module' Pipeline
    0.1040 (  1.3%)    0.0549 (  1.1%)      ExpandWhens
    5.0786 ( 64.0%)    2.8201 ( 56.4%)      Canonicalizer
    0.0237 (  0.3%)    0.0237 (  0.5%)    Inliner
    0.0290 (  0.4%)    0.0290 (  0.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.5158 (  6.5%)    0.5158 ( 10.3%)    'firrtl.module' Pipeline
    0.5158 (  6.5%)    0.5158 ( 10.3%)      Canonicalizer
    0.1005 (  1.3%)    0.1005 (  2.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.7424 (  9.3%)    0.7424 ( 14.8%)  'hw.module' Pipeline
    0.0012 (  0.0%)    0.0012 (  0.0%)    HWCleanup
    0.0345 (  0.4%)    0.0345 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.7048 (  8.9%)    0.7048 ( 14.1%)    Canonicalizer
    0.0019 (  0.0%)    0.0019 (  0.0%)    HWLegalizeModules
    0.0134 (  0.2%)    0.0134 (  0.3%)  HWLegalizeNames
    0.0335 (  0.4%)    0.0335 (  0.7%)  'hw.module' Pipeline
    0.0334 (  0.4%)    0.0334 (  0.7%)    PrettifyVerilog
    0.0767 (  1.0%)    0.0767 (  1.5%)  ExportVerilog emission
    0.0011 (  0.0%)    0.0011 (  0.0%)  Rest
    7.9413 (100.0%)    5.0027 (100.0%)  Total

{
  totalTime: 5.014,
  maxMemory: 70438912
}
