--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml bip.twx bip.ncd -o bip.twr bip.pcf -ucf cf.ucf

Design file:              bip.ncd
Physical constraint file: bip.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
acc<0>      |    8.977(R)|clk_BUFGP         |   0.000|
acc<1>      |    9.308(R)|clk_BUFGP         |   0.000|
acc<2>      |    9.241(R)|clk_BUFGP         |   0.000|
acc<3>      |    8.655(R)|clk_BUFGP         |   0.000|
acc<4>      |    9.198(R)|clk_BUFGP         |   0.000|
acc<5>      |    9.169(R)|clk_BUFGP         |   0.000|
acc<6>      |    8.963(R)|clk_BUFGP         |   0.000|
acc<7>      |    9.860(R)|clk_BUFGP         |   0.000|
acc<8>      |    9.138(R)|clk_BUFGP         |   0.000|
acc<9>      |    9.634(R)|clk_BUFGP         |   0.000|
acc<10>     |    9.940(R)|clk_BUFGP         |   0.000|
acc<11>     |    9.600(R)|clk_BUFGP         |   0.000|
acc<12>     |    9.470(R)|clk_BUFGP         |   0.000|
acc<13>     |    9.122(R)|clk_BUFGP         |   0.000|
acc<14>     |    9.144(R)|clk_BUFGP         |   0.000|
acc<15>     |    9.188(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.482|    7.693|    4.247|    4.554|
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 12 12:35:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



