// Seed: 3220630086
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3 = id_3;
  wire id_4;
  assign id_2[1] = id_1;
  module_0(
      id_3, id_3
  );
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    output tri  id_0,
    input  wire id_1
);
  id_3(
      .id_0(1), .id_1(1 << id_0), .id_2(id_1)
  );
  wire id_4;
  wire id_5;
  nor (id_0, id_5, id_1);
  module_0(
      id_4, id_4
  );
endmodule
