{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695584985632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695584985632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 16:49:45 2023 " "Processing started: Sun Sep 24 16:49:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695584985632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584985632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IHM -c IHM " "Command: quartus_map --read_settings_files=on --write_settings_files=off IHM -c IHM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584985632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695584986244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695584986244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmiter.v(17) " "Verilog HDL information at transmiter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "transmiter.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/transmiter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695585000274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmiter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmiter " "Found entity 1: transmiter" {  } { { "transmiter.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/transmiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695585000276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585000276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Receiver.v(26) " "Verilog HDL information at Receiver.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "Receiver.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/Receiver.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695585000278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695585000279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585000279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ContinuosM.v(11) " "Verilog HDL information at ContinuosM.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695585000282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuosm.v 1 1 " "Found 1 design units, including 1 entities, in source file continuosm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContinuosM " "Found entity 1: ContinuosM" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695585000284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585000284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContinuosM " "Elaborating entity \"ContinuosM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695585000936 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_loop ContinuosM.v(11) " "Verilog HDL Always Construct warning at ContinuosM.v(11): inferring latch(es) for variable \"out_loop\", which holds its previous value in one or more paths through the always construct" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695585001027 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[0\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[0\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001029 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[1\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[1\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001029 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[2\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[2\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001029 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[3\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[3\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001030 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[4\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[4\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001030 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[5\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[5\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001030 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[6\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[6\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001030 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[7\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[7\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585001030 "|ContinuosM"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_send~reg0 data_send~reg0_emulated data_send~1 " "Register \"data_send~reg0\" is converted into an equivalent circuit using register \"data_send~reg0_emulated\" and latch \"data_send~1\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|data_send~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[13\] count\[13\]~_emulated count\[13\]~1 " "Register \"count\[13\]\" is converted into an equivalent circuit using register \"count\[13\]~_emulated\" and latch \"count\[13\]~1\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[12\] count\[12\]~_emulated count\[12\]~5 " "Register \"count\[12\]\" is converted into an equivalent circuit using register \"count\[12\]~_emulated\" and latch \"count\[12\]~5\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[11\] count\[11\]~_emulated count\[11\]~9 " "Register \"count\[11\]\" is converted into an equivalent circuit using register \"count\[11\]~_emulated\" and latch \"count\[11\]~9\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[10\] count\[10\]~_emulated count\[10\]~13 " "Register \"count\[10\]\" is converted into an equivalent circuit using register \"count\[10\]~_emulated\" and latch \"count\[10\]~13\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[9\] count\[9\]~_emulated count\[9\]~17 " "Register \"count\[9\]\" is converted into an equivalent circuit using register \"count\[9\]~_emulated\" and latch \"count\[9\]~17\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[8\] count\[8\]~_emulated count\[8\]~21 " "Register \"count\[8\]\" is converted into an equivalent circuit using register \"count\[8\]~_emulated\" and latch \"count\[8\]~21\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\] count\[7\]~_emulated count\[7\]~25 " "Register \"count\[7\]\" is converted into an equivalent circuit using register \"count\[7\]~_emulated\" and latch \"count\[7\]~25\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\] count\[6\]~_emulated count\[6\]~29 " "Register \"count\[6\]\" is converted into an equivalent circuit using register \"count\[6\]~_emulated\" and latch \"count\[6\]~29\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\] count\[5\]~_emulated count\[5\]~33 " "Register \"count\[5\]\" is converted into an equivalent circuit using register \"count\[5\]~_emulated\" and latch \"count\[5\]~33\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[4\]~37 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[4\]~37\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~41 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~41\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~45 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~45\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~49 " "Register \"count\[1\]\" is converted into an equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~49\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~53 " "Register \"count\[0\]\" is converted into an equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~53\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585002691 "|ContinuosM|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1695585002691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695585002998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.map.smsg " "Generated suppressed messages file C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585003910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695585004340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695585004340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695585004606 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695585004606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695585004606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695585004606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585004635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:50:04 2023 " "Processing ended: Sun Sep 24 16:50:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585004635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585004635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585004635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585004635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695585007866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695585007866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 16:50:06 2023 " "Processing started: Sun Sep 24 16:50:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695585007866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695585007866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IHM -c IHM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IHM -c IHM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695585007866 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695585009542 ""}
{ "Info" "0" "" "Project  = IHM" {  } {  } 0 0 "Project  = IHM" 0 0 "Fitter" 0 0 1695585009542 ""}
{ "Info" "0" "" "Revision = IHM" {  } {  } 0 0 "Revision = IHM" 0 0 "Fitter" 0 0 1695585009542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695585009619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695585009620 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IHM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"IHM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695585009632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695585009701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695585009701 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695585010000 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695585010016 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695585010273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695585010273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695585010273 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695585010273 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585010276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585010276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585010276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585010276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585010276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695585010276 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695585010277 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695585010722 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695585011777 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IHM.sdc " "Synopsys Design Constraints File file not found: 'IHM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695585011779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695585011779 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "data_send~6\|combout " "Node \"data_send~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011780 ""} { "Warning" "WSTA_SCC_NODE" "data_send~2\|datad " "Node \"data_send~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011780 ""} { "Warning" "WSTA_SCC_NODE" "data_send~2\|combout " "Node \"data_send~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011780 ""} { "Warning" "WSTA_SCC_NODE" "data_send~6\|dataa " "Node \"data_send~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011780 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695585011780 ""}
{ "Warning" "WSTA_SCC_LOOP" "152 " "Found combinational loop of 152 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|datad " "Node \"count~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|combout " "Node \"count~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~38\|datad " "Node \"count\[4\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~38\|combout " "Node \"count\[4\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datac " "Node \"Equal0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|combout " "Node \"Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|datac " "Node \"count~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|datad " "Node \"count~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|combout " "Node \"count~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~42\|datad " "Node \"count\[3\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~42\|combout " "Node \"count\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|dataa " "Node \"count~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|datab " "Node \"count~103\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|datad " "Node \"count~104\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|combout " "Node \"count~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~46\|datad " "Node \"count\[2\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~46\|combout " "Node \"count\[2\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|dataa " "Node \"count~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|datab " "Node \"count~104\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|datad " "Node \"count~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|combout " "Node \"count~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~50\|datad " "Node \"count\[1\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~50\|combout " "Node \"count\[1\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|dataa " "Node \"count~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|datab " "Node \"count~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datac " "Node \"Equal0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datad " "Node \"Equal0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|datad " "Node \"count~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|combout " "Node \"count~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~54\|datad " "Node \"count\[0\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~54\|combout " "Node \"count\[0\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|dataa " "Node \"count~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datad " "Node \"Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|dataa " "Node \"count~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|datac " "Node \"count~108\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|combout " "Node \"count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[10\]~14\|datad " "Node \"count\[10\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[10\]~14\|combout " "Node \"count\[10\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|dataa " "Node \"Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|datad " "Node \"count~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|datac " "Node \"count~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|combout " "Node \"count~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[13\]~2\|datad " "Node \"count\[13\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[13\]~2\|combout " "Node \"count\[13\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|datad " "Node \"count~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|datac " "Node \"count~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|combout " "Node \"count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[12\]~6\|datad " "Node \"count\[12\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[12\]~6\|combout " "Node \"count\[12\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|datad " "Node \"count~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|datac " "Node \"count~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|combout " "Node \"count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[11\]~10\|datad " "Node \"count\[11\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[11\]~10\|combout " "Node \"count\[11\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|datad " "Node \"count~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|datac " "Node \"count~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|combout " "Node \"count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~18\|datad " "Node \"count\[9\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~18\|combout " "Node \"count\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|datad " "Node \"count~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datab " "Node \"Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|datac " "Node \"count~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|combout " "Node \"count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~22\|datad " "Node \"count\[8\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~22\|combout " "Node \"count\[8\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|datad " "Node \"count~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datab " "Node \"Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|datac " "Node \"count~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|combout " "Node \"count~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~26\|datad " "Node \"count\[7\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~26\|combout " "Node \"count\[7\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|datad " "Node \"count~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datac " "Node \"Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|datac " "Node \"count~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|combout " "Node \"count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~30\|datad " "Node \"count\[6\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~30\|combout " "Node \"count\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|datad " "Node \"count~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datad " "Node \"Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|datac " "Node \"count~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|combout " "Node \"count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~34\|datad " "Node \"count\[5\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~34\|combout " "Node \"count\[5\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|datad " "Node \"count~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|datab " "Node \"count~106\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585011782 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 17 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 8 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695585011782 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "152 " "Design contains combinational loop of 152 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1695585011785 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~54\|datac  to: count~115\|combout " "From: count\[0\]~54\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[10\]~14\|datac  to: count~115\|combout " "From: count\[10\]~14\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[11\]~10\|datac  to: count~115\|combout " "From: count\[11\]~10\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[12\]~6\|datac  to: count~115\|combout " "From: count\[12\]~6\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[13\]~2\|datac  to: count~115\|combout " "From: count\[13\]~2\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[1\]~50\|datac  to: count~115\|combout " "From: count\[1\]~50\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[2\]~46\|datac  to: count~115\|combout " "From: count\[2\]~46\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[3\]~42\|datac  to: count~115\|combout " "From: count\[3\]~42\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[4\]~38\|datac  to: count~115\|combout " "From: count\[4\]~38\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[5\]~34\|datac  to: count~115\|combout " "From: count\[5\]~34\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[6\]~30\|datac  to: count~115\|combout " "From: count\[6\]~30\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[7\]~26\|datac  to: count~115\|combout " "From: count\[7\]~26\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[8\]~22\|datac  to: count~115\|combout " "From: count\[8\]~22\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[9\]~18\|datac  to: count~115\|combout " "From: count\[9\]~18\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585011788 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1695585011788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695585011791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695585011792 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695585011821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_loop\[7\]~0  " "Automatically promoted node out_loop\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695585011844 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695585011844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695585012111 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695585012111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695585012111 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695585012119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695585012119 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695585012119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695585012119 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695585012120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695585012121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695585012121 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695585012121 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 12 9 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 12 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695585012124 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695585012124 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695585012124 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585012125 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695585012125 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695585012125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585012162 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695585012178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695585012854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585013021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695585013055 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695585013842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585013842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695585014370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695585015434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695585015434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695585015865 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695585015865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585015869 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695585016442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695585016464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695585017521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695585017522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695585017833 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585018679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.fit.smsg " "Generated suppressed messages file C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695585019411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5490 " "Peak virtual memory: 5490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585020511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:50:20 2023 " "Processing ended: Sun Sep 24 16:50:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585020511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585020511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585020511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695585020511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695585025738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695585025738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 16:50:25 2023 " "Processing started: Sun Sep 24 16:50:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695585025738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695585025738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IHM -c IHM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IHM -c IHM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695585025739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695585026209 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695585026591 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695585026610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585026933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:50:26 2023 " "Processing ended: Sun Sep 24 16:50:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585026933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585026933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585026933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695585026933 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695585027678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695585030219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695585030220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 16:50:28 2023 " "Processing started: Sun Sep 24 16:50:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695585030220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695585030220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IHM -c IHM " "Command: quartus_sta IHM -c IHM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695585030220 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695585030435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695585030697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695585030697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585030767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585030767 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1695585030958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IHM.sdc " "Synopsys Design Constraints File file not found: 'IHM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695585031013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031013 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695585031014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695585031014 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695585031014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "data_send~6\|combout " "Node \"data_send~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031015 ""} { "Warning" "WSTA_SCC_NODE" "data_send~2\|datad " "Node \"data_send~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031015 ""} { "Warning" "WSTA_SCC_NODE" "data_send~2\|combout " "Node \"data_send~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031015 ""} { "Warning" "WSTA_SCC_NODE" "data_send~6\|datac " "Node \"data_send~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031015 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695585031015 ""}
{ "Warning" "WSTA_SCC_LOOP" "152 " "Found combinational loop of 152 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|datad " "Node \"count~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|combout " "Node \"count~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~50\|dataa " "Node \"count\[1\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~50\|combout " "Node \"count\[1\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datad " "Node \"Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datac " "Node \"Equal0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|combout " "Node \"Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|dataa " "Node \"count~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|combout " "Node \"count~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~38\|datab " "Node \"count\[4\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~38\|combout " "Node \"count\[4\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datab " "Node \"Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|datad " "Node \"count~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|datab " "Node \"Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|datac " "Node \"count~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|dataa " "Node \"count~115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|combout " "Node \"count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~34\|dataa " "Node \"count\[5\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~34\|combout " "Node \"count\[5\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|datad " "Node \"count~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|dataa " "Node \"count~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|combout " "Node \"count~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~26\|dataa " "Node \"count\[7\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~26\|combout " "Node \"count\[7\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datab " "Node \"Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datad " "Node \"Equal0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|datad " "Node \"count~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|datab " "Node \"Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|datac " "Node \"count~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|combout " "Node \"count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~22\|dataa " "Node \"count\[8\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~22\|combout " "Node \"count\[8\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|datad " "Node \"count~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|datab " "Node \"count~108\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|combout " "Node \"count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[10\]~14\|datac " "Node \"count\[10\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[10\]~14\|combout " "Node \"count\[10\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|dataa " "Node \"Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|datad " "Node \"count~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|datad " "Node \"count~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|combout " "Node \"count~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[13\]~2\|datab " "Node \"count\[13\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[13\]~2\|combout " "Node \"count\[13\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|dataa " "Node \"count~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|datab " "Node \"Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|dataa " "Node \"count~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|combout " "Node \"count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[12\]~6\|dataa " "Node \"count\[12\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[12\]~6\|combout " "Node \"count\[12\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|datab " "Node \"Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|datad " "Node \"count~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|datac " "Node \"count~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|combout " "Node \"count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[11\]~10\|dataa " "Node \"count\[11\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[11\]~10\|combout " "Node \"count\[11\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|datab " "Node \"Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|datad " "Node \"count~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|datad " "Node \"count~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|combout " "Node \"count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~18\|dataa " "Node \"count\[9\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~18\|combout " "Node \"count\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|datac " "Node \"count~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|datab " "Node \"Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datac " "Node \"Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|datad " "Node \"count~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|combout " "Node \"count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~30\|dataa " "Node \"count\[6\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~30\|combout " "Node \"count\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|datac " "Node \"count~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datad " "Node \"Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|datac " "Node \"count~103\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|combout " "Node \"count~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~42\|dataa " "Node \"count\[3\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~42\|combout " "Node \"count\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|datad " "Node \"count~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|datab " "Node \"Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|dataa " "Node \"count~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|dataa " "Node \"count~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|combout " "Node \"count~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~46\|dataa " "Node \"count\[2\]~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~46\|combout " "Node \"count\[2\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|datad " "Node \"count~104\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|datac " "Node \"count~104\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|datac " "Node \"count~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|dataa " "Node \"count~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|combout " "Node \"count~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~54\|dataa " "Node \"count\[0\]~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~54\|combout " "Node \"count\[0\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datac " "Node \"Equal0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|datac " "Node \"count~106\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|dataa " "Node \"count~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|datad " "Node \"count~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585031016 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 17 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 8 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695585031016 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "152 " "Design contains combinational loop of 152 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1695585031019 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~54\|datad  to: count~106\|combout " "From: count\[0\]~54\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[10\]~14\|dataa  to: count~106\|combout " "From: count\[10\]~14\|dataa  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[11\]~10\|datab  to: count~106\|combout " "From: count\[11\]~10\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[12\]~6\|datad  to: count~106\|combout " "From: count\[12\]~6\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[13\]~2\|datac  to: count~106\|combout " "From: count\[13\]~2\|datac  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[1\]~50\|datad  to: count~106\|combout " "From: count\[1\]~50\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[2\]~46\|datad  to: count~106\|combout " "From: count\[2\]~46\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[3\]~42\|datad  to: count~106\|combout " "From: count\[3\]~42\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[4\]~38\|datad  to: count~106\|combout " "From: count\[4\]~38\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[5\]~34\|datad  to: count~106\|combout " "From: count\[5\]~34\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[6\]~30\|datab  to: count~106\|combout " "From: count\[6\]~30\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[7\]~26\|datad  to: count~106\|combout " "From: count\[7\]~26\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[8\]~22\|datab  to: count~106\|combout " "From: count\[8\]~22\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[9\]~18\|datab  to: count~106\|combout " "From: count\[9\]~18\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695585031021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695585031023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695585031023 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695585031025 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695585031053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695585031101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695585031101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.817 " "Worst-case setup slack is -6.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.817             -61.167 rst  " "   -6.817             -61.167 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772              -8.347 clk  " "   -0.772              -8.347 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 rst  " "    0.240               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 clk  " "    0.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.907 " "Worst-case recovery slack is -1.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907             -27.469 clk  " "   -1.907             -27.469 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.738 " "Worst-case removal slack is 1.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.738               0.000 clk  " "    1.738               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 clk  " "   -3.000             -25.305 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.414 rst  " "   -3.000              -6.414 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695585031236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695585031270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695585031573 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~54\|datad  to: count~106\|combout " "From: count\[0\]~54\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[10\]~14\|dataa  to: count~106\|combout " "From: count\[10\]~14\|dataa  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[11\]~10\|datab  to: count~106\|combout " "From: count\[11\]~10\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[12\]~6\|datad  to: count~106\|combout " "From: count\[12\]~6\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[13\]~2\|datac  to: count~106\|combout " "From: count\[13\]~2\|datac  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[1\]~50\|datad  to: count~106\|combout " "From: count\[1\]~50\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[2\]~46\|datad  to: count~106\|combout " "From: count\[2\]~46\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[3\]~42\|datad  to: count~106\|combout " "From: count\[3\]~42\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[4\]~38\|datad  to: count~106\|combout " "From: count\[4\]~38\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[5\]~34\|datad  to: count~106\|combout " "From: count\[5\]~34\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[6\]~30\|datab  to: count~106\|combout " "From: count\[6\]~30\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[7\]~26\|datad  to: count~106\|combout " "From: count\[7\]~26\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[8\]~22\|datab  to: count~106\|combout " "From: count\[8\]~22\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[9\]~18\|datab  to: count~106\|combout " "From: count\[9\]~18\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031664 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695585031664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695585031665 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695585031675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695585031675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.239 " "Worst-case setup slack is -6.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.239             -55.396 rst  " "   -6.239             -55.396 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -8.683 clk  " "   -0.797              -8.683 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 rst  " "    0.186               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 clk  " "    0.680               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.625 " "Worst-case recovery slack is -1.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625             -23.398 clk  " "   -1.625             -23.398 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.733 " "Worst-case removal slack is 1.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.733               0.000 clk  " "    1.733               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 clk  " "   -3.000             -25.305 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.027 rst  " "   -3.000              -8.027 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585031755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585031755 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695585031855 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~54\|datad  to: count~106\|combout " "From: count\[0\]~54\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[10\]~14\|dataa  to: count~106\|combout " "From: count\[10\]~14\|dataa  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[11\]~10\|datab  to: count~106\|combout " "From: count\[11\]~10\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[12\]~6\|datad  to: count~106\|combout " "From: count\[12\]~6\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[13\]~2\|datac  to: count~106\|combout " "From: count\[13\]~2\|datac  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[1\]~50\|datad  to: count~106\|combout " "From: count\[1\]~50\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[2\]~46\|datad  to: count~106\|combout " "From: count\[2\]~46\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[3\]~42\|datad  to: count~106\|combout " "From: count\[3\]~42\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[4\]~38\|datad  to: count~106\|combout " "From: count\[4\]~38\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[5\]~34\|datad  to: count~106\|combout " "From: count\[5\]~34\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[6\]~30\|datab  to: count~106\|combout " "From: count\[6\]~30\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[7\]~26\|datad  to: count~106\|combout " "From: count\[7\]~26\|datad  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[8\]~22\|datab  to: count~106\|combout " "From: count\[8\]~22\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[9\]~18\|datab  to: count~106\|combout " "From: count\[9\]~18\|datab  to: count~106\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585031992 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695585031992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695585031992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695585031994 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695585031994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.768 " "Worst-case setup slack is -2.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.768             -24.272 rst  " "   -2.768             -24.272 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk  " "    0.326               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585032107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 rst  " "    0.088               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585032118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.121 " "Worst-case recovery slack is -1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121             -16.300 clk  " "   -1.121             -16.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585032128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.669 " "Worst-case removal slack is 0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 clk  " "    0.669               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585032138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.212 clk  " "   -3.000             -18.212 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.002 rst  " "   -3.000              -9.002 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695585032148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695585032148 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695585032693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695585032694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 165 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585032790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:50:32 2023 " "Processing ended: Sun Sep 24 16:50:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585032790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585032790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585032790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695585032790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695585035042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695585035043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 16:50:34 2023 " "Processing started: Sun Sep 24 16:50:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695585035043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695585035043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IHM -c IHM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IHM -c IHM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695585035043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695585035739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IHM.vo C:/Users/wesle/Documents/PBL1-SD 1.1.0/simulation/questa/ simulation " "Generated file IHM.vo in folder \"C:/Users/wesle/Documents/PBL1-SD 1.1.0/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695585035807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585035839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:50:35 2023 " "Processing ended: Sun Sep 24 16:50:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585035839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585035839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585035839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695585035839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 350 s " "Quartus Prime Full Compilation was successful. 0 errors, 350 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695585036535 ""}
