# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/precision.log.suppressed
# Info: [9552]: Activated implementation reg_mixed_impl_4 in project C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.reg(mixed){generic map (width => 8)}: Pre-processing...
# Info: [44523]: Root Module CAD_lib.reg(mixed){generic map (width => 8)}: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 24.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4.
# Info: [15002]: Optimizing design view:.cad_lib.reg.mixed
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/reg.edf.
# Info: Info, Writing xrf file 'C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/reg.xrf'
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/reg.xrf.
# Info: -- Writing file C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/reg.tcl
# Info: exq_pr_compile_project gen_vcf reg 1
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/reg_mixed/hds/precision.tcl
# COMMAND: report_area C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/reg_area.rep -cell_usage
report_area C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/reg_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation reg_mixed_impl_4.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_4/precision.log.suppressed
# Info: [9552]: Activated implementation reg_mixed_impl_4 in project C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed_impl_5.
# Info: [9557]: Created implementation reg_mixed_impl_5 in project C:/HDS/CAD/CAD_lib/ps/reg_mixed/reg_mixed.psp.
