

==============================
project /home/tp-home005/vfrelik/Etudes/M2/S1/Test fonctionnel de protocoles/TP2/bit_alter.rdp
22/09/17 at 15:01 : Simulation started
22/09/17 at 15:02 : module 'TTCN_TestsAndControl' testcase 'TC_Test' verdict 'pass'
22/09/17 at 15:02 : module 'TTCN_TestsAndControl' control part verdict 'pass'
22/09/17 at 15:02 : module 'TTCN_TestsAndControl' testcase 'TC_Test' verdict 'pass'
22/09/17 at 15:02 : module 'TTCN_TestsAndControl' control part verdict 'pass'
22/09/17 at 15:07 : simulation ended
