// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2049\sampleModel2049_3_sub\Mysubsystem_19.v
// Created: 2024-06-10 21:26:31
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel2049_3_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (In1,
           Out1);


  input   [15:0] In1;  // ufix16_En7
  output  [15:0] Out1;  // ufix16_En7


  wire [31:0] dtc_out;  // ufix32_En7
  wire [15:0] cfblk55_out1;  // ufix16_En7
  wire [31:0] cfblk37_add_cast;  // ufix32_En7
  wire [31:0] cfblk37_add_cast_1;  // ufix32_En7
  wire [31:0] cfblk37_add_temp;  // ufix32_En7
  wire [15:0] cfblk37_out1;  // ufix16_En7


  assign dtc_out = {16'b0, In1};



  assign cfblk55_out1 = dtc_out[15:0];



  assign cfblk37_add_cast = {16'b0, cfblk55_out1};
  assign cfblk37_add_cast_1 = {16'b0, cfblk55_out1};
  assign cfblk37_add_temp = cfblk37_add_cast + cfblk37_add_cast_1;
  assign cfblk37_out1 = cfblk37_add_temp[15:0];



  assign Out1 = cfblk37_out1;

endmodule  // Mysubsystem_19

