read_verilog ../top.v
synth_ice40
ice40_opt
write_verilog synth.v
