{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627308094847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627308094847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 26 22:01:34 2021 " "Processing started: Mon Jul 26 22:01:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627308094847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627308094847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comp2020 -c comp2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off comp2020 -c comp2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627308094847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1627308095167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2020-beh " "Found design unit 1: comp2020-beh" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308095701 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2020 " "Found entity 1: comp2020" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308095701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627308095701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308095703 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308095703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627308095703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp2020 " "Elaborating entity \"comp2020\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627308096017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_error comp2020.vhd(162) " "Verilog HDL or VHDL warning at comp2020.vhd(162): object \"DHT11_error\" assigned a value but never read" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308096115 "|comp2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg1_dot comp2020.vhd(170) " "VHDL Signal Declaration warning at comp2020.vhd(170): used implicit default value for signal \"seg1_dot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1627308096115 "|comp2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode_motor comp2020.vhd(178) " "Verilog HDL or VHDL warning at comp2020.vhd(178): object \"mode_motor\" assigned a value but never read" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308096115 "|comp2020"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset comp2020.vhd(204) " "VHDL Process Statement warning at comp2020.vhd(204): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096115 "|comp2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg comp2020.vhd(215) " "Verilog HDL or VHDL warning at comp2020.vhd(215): object \"dbg\" assigned a value but never read" {  } { { "comp2020.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308096115 "|comp2020"}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096143 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308096143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u1 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u1\"" {  } { { "comp2020.vhd" "u1" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308096145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308096160 "|comp2020|TSL2561:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u1\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308096162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096179 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308096179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11_BASIC:u2 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11_BASIC:u2\"" {  } { { "comp2020.vhd" "u2" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308096180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1627308096185 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(47) " "VHDL Process Statement warning at dht11_basic.vhd(47): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096185 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(191) " "VHDL Process Statement warning at dht11_basic.vhd(191): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096185 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(203) " "VHDL Process Statement warning at dht11_basic.vhd(203): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/dht11_basic.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096185 "|comp2020|DHT11_BASIC:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "fourdigits_sevensegmentdisplay.vhd 2 1 " "Using design file fourdigits_sevensegmentdisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourDigits_SevenSegmentDisplay-beh " "Found design unit 1: fourDigits_SevenSegmentDisplay-beh" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096197 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourDigits_SevenSegmentDisplay " "Found entity 1: fourDigits_SevenSegmentDisplay" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308096197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigits_SevenSegmentDisplay fourDigits_SevenSegmentDisplay:u3 " "Elaborating entity \"fourDigits_SevenSegmentDisplay\" for hierarchy \"fourDigits_SevenSegmentDisplay:u3\"" {  } { { "comp2020.vhd" "u3" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308096199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_0 fourdigits_sevensegmentdisplay.vhd(56) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(56): signal \"ch_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096200 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_1 fourdigits_sevensegmentdisplay.vhd(57) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(57): signal \"ch_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096200 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_2 fourdigits_sevensegmentdisplay.vhd(58) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(58): signal \"ch_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096200 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_3 fourdigits_sevensegmentdisplay.vhd(59) " "VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(59): signal \"ch_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourdigits_sevensegmentdisplay.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/fourdigits_sevensegmentdisplay.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627308096200 "|comp2020|fourDigits_SevenSegmentDisplay:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096212 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308096212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u4 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u4\"" {  } { { "comp2020.vhd" "u4" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308096213 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096226 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308096226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u5 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u5\"" {  } { { "comp2020.vhd" "u5" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627308096228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096242 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627308096242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1627308096242 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "TSL2561_data lcdcontrol.vhd(429) " "VHDL error at lcdcontrol.vhd(429): object \"TSL2561_data\" is used but not declared" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/comp2020/lcdcontrol.vhd" 429 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1627308096252 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627308096450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 26 22:01:36 2021 " "Processing ended: Mon Jul 26 22:01:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627308096450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627308096450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627308096450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627308096450 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627308097093 ""}
