Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 17 15:21:59 2021
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_top_control_sets_placed.rpt
| Design       : memory_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              42 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------+------------------+------------------+----------------+
|       Clock Signal       |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------+------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 |                                          |                  |                1 |              2 |
|  u_clk_div/inst/clk_out1 |                                          | rst_IBUF         |                2 |              2 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/addra[3]_i_1_n_0            |                  |                1 |              4 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/cnt[3]_i_1_n_0              | rst_IBUF         |                1 |              4 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/FSM_onehot_state[5]_i_1_n_0 | rst_IBUF         |                3 |              6 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/tim[31]_i_1_n_0             | rst_IBUF         |                7 |             32 |
+--------------------------+------------------------------------------+------------------+------------------+----------------+


