// Seed: 3155974609
module module_0 (
    output uwire id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    input tri1 id_8,
    input wand id_9
);
  assign id_4 = id_2 * id_3;
  wire id_11;
  wire id_12;
  always force id_12 = 1;
  id_13(
      .id_0(1), .id_1(id_11)
  );
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_7;
  genvar id_8;
  wire id_9;
  module_0(
      id_0, id_3, id_5, id_3, id_4, id_3, id_5, id_1, id_3, id_2
  );
endmodule
