
VCU IFS06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001235c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0801262c  0801262c  0001362c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012a98  08012a98  00013a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08012aa0  08012aa0  00013aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08012aa4  08012aa4  00013aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  24000000  08012aa8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001b44  2400006c  08012b14  0001406c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001bb0  08012b14  00014bb0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001406c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000288e0  00000000  00000000  0001409a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000041fc  00000000  00000000  0003c97a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002080  00000000  00000000  00040b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000195a  00000000  00000000  00042bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a603  00000000  00000000  00044552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002ba2f  00000000  00000000  0007eb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00179a85  00000000  00000000  000aa584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00224009  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000092cc  00000000  00000000  0022404c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000051  00000000  00000000  0022d318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08012614 	.word	0x08012614

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	08012614 	.word	0x08012614

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96a 	b.w	80006ac <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	460c      	mov	r4, r1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d14e      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fc:	4694      	mov	ip, r2
 80003fe:	458c      	cmp	ip, r1
 8000400:	4686      	mov	lr, r0
 8000402:	fab2 f282 	clz	r2, r2
 8000406:	d962      	bls.n	80004ce <__udivmoddi4+0xde>
 8000408:	b14a      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040a:	f1c2 0320 	rsb	r3, r2, #32
 800040e:	4091      	lsls	r1, r2
 8000410:	fa20 f303 	lsr.w	r3, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	4319      	orrs	r1, r3
 800041a:	fa00 fe02 	lsl.w	lr, r0, r2
 800041e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000422:	fa1f f68c 	uxth.w	r6, ip
 8000426:	fbb1 f4f7 	udiv	r4, r1, r7
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb07 1114 	mls	r1, r7, r4, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb04 f106 	mul.w	r1, r4, r6
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f104 30ff 	add.w	r0, r4, #4294967295
 8000446:	f080 8112 	bcs.w	800066e <__udivmoddi4+0x27e>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 810f 	bls.w	800066e <__udivmoddi4+0x27e>
 8000450:	3c02      	subs	r4, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a59      	subs	r1, r3, r1
 8000456:	fa1f f38e 	uxth.w	r3, lr
 800045a:	fbb1 f0f7 	udiv	r0, r1, r7
 800045e:	fb07 1110 	mls	r1, r7, r0, r1
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f606 	mul.w	r6, r0, r6
 800046a:	429e      	cmp	r6, r3
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x94>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 31ff 	add.w	r1, r0, #4294967295
 8000476:	f080 80fc 	bcs.w	8000672 <__udivmoddi4+0x282>
 800047a:	429e      	cmp	r6, r3
 800047c:	f240 80f9 	bls.w	8000672 <__udivmoddi4+0x282>
 8000480:	4463      	add	r3, ip
 8000482:	3802      	subs	r0, #2
 8000484:	1b9b      	subs	r3, r3, r6
 8000486:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800048a:	2100      	movs	r1, #0
 800048c:	b11d      	cbz	r5, 8000496 <__udivmoddi4+0xa6>
 800048e:	40d3      	lsrs	r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	e9c5 3200 	strd	r3, r2, [r5]
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d905      	bls.n	80004aa <__udivmoddi4+0xba>
 800049e:	b10d      	cbz	r5, 80004a4 <__udivmoddi4+0xb4>
 80004a0:	e9c5 0100 	strd	r0, r1, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	4608      	mov	r0, r1
 80004a8:	e7f5      	b.n	8000496 <__udivmoddi4+0xa6>
 80004aa:	fab3 f183 	clz	r1, r3
 80004ae:	2900      	cmp	r1, #0
 80004b0:	d146      	bne.n	8000540 <__udivmoddi4+0x150>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d302      	bcc.n	80004bc <__udivmoddi4+0xcc>
 80004b6:	4290      	cmp	r0, r2
 80004b8:	f0c0 80f0 	bcc.w	800069c <__udivmoddi4+0x2ac>
 80004bc:	1a86      	subs	r6, r0, r2
 80004be:	eb64 0303 	sbc.w	r3, r4, r3
 80004c2:	2001      	movs	r0, #1
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0e6      	beq.n	8000496 <__udivmoddi4+0xa6>
 80004c8:	e9c5 6300 	strd	r6, r3, [r5]
 80004cc:	e7e3      	b.n	8000496 <__udivmoddi4+0xa6>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	f040 8090 	bne.w	80005f4 <__udivmoddi4+0x204>
 80004d4:	eba1 040c 	sub.w	r4, r1, ip
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	2101      	movs	r1, #1
 80004e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ea:	fb08 4416 	mls	r4, r8, r6, r4
 80004ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004f2:	fb07 f006 	mul.w	r0, r7, r6
 80004f6:	4298      	cmp	r0, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x11c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x11a>
 8000504:	4298      	cmp	r0, r3
 8000506:	f200 80cd 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 800050a:	4626      	mov	r6, r4
 800050c:	1a1c      	subs	r4, r3, r0
 800050e:	fa1f f38e 	uxth.w	r3, lr
 8000512:	fbb4 f0f8 	udiv	r0, r4, r8
 8000516:	fb08 4410 	mls	r4, r8, r0, r4
 800051a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800051e:	fb00 f707 	mul.w	r7, r0, r7
 8000522:	429f      	cmp	r7, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x148>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 34ff 	add.w	r4, r0, #4294967295
 800052e:	d202      	bcs.n	8000536 <__udivmoddi4+0x146>
 8000530:	429f      	cmp	r7, r3
 8000532:	f200 80b0 	bhi.w	8000696 <__udivmoddi4+0x2a6>
 8000536:	4620      	mov	r0, r4
 8000538:	1bdb      	subs	r3, r3, r7
 800053a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800053e:	e7a5      	b.n	800048c <__udivmoddi4+0x9c>
 8000540:	f1c1 0620 	rsb	r6, r1, #32
 8000544:	408b      	lsls	r3, r1
 8000546:	fa22 f706 	lsr.w	r7, r2, r6
 800054a:	431f      	orrs	r7, r3
 800054c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000550:	fa04 f301 	lsl.w	r3, r4, r1
 8000554:	ea43 030c 	orr.w	r3, r3, ip
 8000558:	40f4      	lsrs	r4, r6
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	0c38      	lsrs	r0, r7, #16
 8000560:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000564:	fbb4 fef0 	udiv	lr, r4, r0
 8000568:	fa1f fc87 	uxth.w	ip, r7
 800056c:	fb00 441e 	mls	r4, r0, lr, r4
 8000570:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000574:	fb0e f90c 	mul.w	r9, lr, ip
 8000578:	45a1      	cmp	r9, r4
 800057a:	fa02 f201 	lsl.w	r2, r2, r1
 800057e:	d90a      	bls.n	8000596 <__udivmoddi4+0x1a6>
 8000580:	193c      	adds	r4, r7, r4
 8000582:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000586:	f080 8084 	bcs.w	8000692 <__udivmoddi4+0x2a2>
 800058a:	45a1      	cmp	r9, r4
 800058c:	f240 8081 	bls.w	8000692 <__udivmoddi4+0x2a2>
 8000590:	f1ae 0e02 	sub.w	lr, lr, #2
 8000594:	443c      	add	r4, r7
 8000596:	eba4 0409 	sub.w	r4, r4, r9
 800059a:	fa1f f983 	uxth.w	r9, r3
 800059e:	fbb4 f3f0 	udiv	r3, r4, r0
 80005a2:	fb00 4413 	mls	r4, r0, r3, r4
 80005a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ae:	45a4      	cmp	ip, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x1d2>
 80005b2:	193c      	adds	r4, r7, r4
 80005b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005b8:	d267      	bcs.n	800068a <__udivmoddi4+0x29a>
 80005ba:	45a4      	cmp	ip, r4
 80005bc:	d965      	bls.n	800068a <__udivmoddi4+0x29a>
 80005be:	3b02      	subs	r3, #2
 80005c0:	443c      	add	r4, r7
 80005c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005c6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ca:	eba4 040c 	sub.w	r4, r4, ip
 80005ce:	429c      	cmp	r4, r3
 80005d0:	46ce      	mov	lr, r9
 80005d2:	469c      	mov	ip, r3
 80005d4:	d351      	bcc.n	800067a <__udivmoddi4+0x28a>
 80005d6:	d04e      	beq.n	8000676 <__udivmoddi4+0x286>
 80005d8:	b155      	cbz	r5, 80005f0 <__udivmoddi4+0x200>
 80005da:	ebb8 030e 	subs.w	r3, r8, lr
 80005de:	eb64 040c 	sbc.w	r4, r4, ip
 80005e2:	fa04 f606 	lsl.w	r6, r4, r6
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431e      	orrs	r6, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	e9c5 6400 	strd	r6, r4, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e750      	b.n	8000496 <__udivmoddi4+0xa6>
 80005f4:	f1c2 0320 	rsb	r3, r2, #32
 80005f8:	fa20 f103 	lsr.w	r1, r0, r3
 80005fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000600:	fa24 f303 	lsr.w	r3, r4, r3
 8000604:	4094      	lsls	r4, r2
 8000606:	430c      	orrs	r4, r1
 8000608:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800060c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000610:	fa1f f78c 	uxth.w	r7, ip
 8000614:	fbb3 f0f8 	udiv	r0, r3, r8
 8000618:	fb08 3110 	mls	r1, r8, r0, r3
 800061c:	0c23      	lsrs	r3, r4, #16
 800061e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000622:	fb00 f107 	mul.w	r1, r0, r7
 8000626:	4299      	cmp	r1, r3
 8000628:	d908      	bls.n	800063c <__udivmoddi4+0x24c>
 800062a:	eb1c 0303 	adds.w	r3, ip, r3
 800062e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000632:	d22c      	bcs.n	800068e <__udivmoddi4+0x29e>
 8000634:	4299      	cmp	r1, r3
 8000636:	d92a      	bls.n	800068e <__udivmoddi4+0x29e>
 8000638:	3802      	subs	r0, #2
 800063a:	4463      	add	r3, ip
 800063c:	1a5b      	subs	r3, r3, r1
 800063e:	b2a4      	uxth	r4, r4
 8000640:	fbb3 f1f8 	udiv	r1, r3, r8
 8000644:	fb08 3311 	mls	r3, r8, r1, r3
 8000648:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800064c:	fb01 f307 	mul.w	r3, r1, r7
 8000650:	42a3      	cmp	r3, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x276>
 8000654:	eb1c 0404 	adds.w	r4, ip, r4
 8000658:	f101 36ff 	add.w	r6, r1, #4294967295
 800065c:	d213      	bcs.n	8000686 <__udivmoddi4+0x296>
 800065e:	42a3      	cmp	r3, r4
 8000660:	d911      	bls.n	8000686 <__udivmoddi4+0x296>
 8000662:	3902      	subs	r1, #2
 8000664:	4464      	add	r4, ip
 8000666:	1ae4      	subs	r4, r4, r3
 8000668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800066c:	e739      	b.n	80004e2 <__udivmoddi4+0xf2>
 800066e:	4604      	mov	r4, r0
 8000670:	e6f0      	b.n	8000454 <__udivmoddi4+0x64>
 8000672:	4608      	mov	r0, r1
 8000674:	e706      	b.n	8000484 <__udivmoddi4+0x94>
 8000676:	45c8      	cmp	r8, r9
 8000678:	d2ae      	bcs.n	80005d8 <__udivmoddi4+0x1e8>
 800067a:	ebb9 0e02 	subs.w	lr, r9, r2
 800067e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000682:	3801      	subs	r0, #1
 8000684:	e7a8      	b.n	80005d8 <__udivmoddi4+0x1e8>
 8000686:	4631      	mov	r1, r6
 8000688:	e7ed      	b.n	8000666 <__udivmoddi4+0x276>
 800068a:	4603      	mov	r3, r0
 800068c:	e799      	b.n	80005c2 <__udivmoddi4+0x1d2>
 800068e:	4630      	mov	r0, r6
 8000690:	e7d4      	b.n	800063c <__udivmoddi4+0x24c>
 8000692:	46d6      	mov	lr, sl
 8000694:	e77f      	b.n	8000596 <__udivmoddi4+0x1a6>
 8000696:	4463      	add	r3, ip
 8000698:	3802      	subs	r0, #2
 800069a:	e74d      	b.n	8000538 <__udivmoddi4+0x148>
 800069c:	4606      	mov	r6, r0
 800069e:	4623      	mov	r3, r4
 80006a0:	4608      	mov	r0, r1
 80006a2:	e70f      	b.n	80004c4 <__udivmoddi4+0xd4>
 80006a4:	3e02      	subs	r6, #2
 80006a6:	4463      	add	r3, ip
 80006a8:	e730      	b.n	800050c <__udivmoddi4+0x11c>
 80006aa:	bf00      	nop

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <LPF_EMA_Init>:
 *      Author: RMG
 */

#include "LPF.h"

void LPF_EMA_Init(LPF_EMA *filt, float alpha){
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	ed87 0a00 	vstr	s0, [r7]

	//Set filter coefficient

	LPF_EMA_SetAlpha(filt, alpha);
 80006bc:	ed97 0a00 	vldr	s0, [r7]
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f000 f808 	bl	80006d6 <LPF_EMA_SetAlpha>

	//Clear filter output

	filt->output = 0.0f;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f04f 0200 	mov.w	r2, #0
 80006cc:	605a      	str	r2, [r3, #4]
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <LPF_EMA_SetAlpha>:

void LPF_EMA_SetAlpha(LPF_EMA *filt, float alpha){
 80006d6:	b480      	push	{r7}
 80006d8:	b083      	sub	sp, #12
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
 80006de:	ed87 0a00 	vstr	s0, [r7]

	//Correct filter

	if(alpha > 1.0f){
 80006e2:	edd7 7a00 	vldr	s15, [r7]
 80006e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80006ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f2:	dd03      	ble.n	80006fc <LPF_EMA_SetAlpha+0x26>
		alpha = 1.0f;
 80006f4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	e009      	b.n	8000710 <LPF_EMA_SetAlpha+0x3a>

	}else if (alpha < 0.0f){
 80006fc:	edd7 7a00 	vldr	s15, [r7]
 8000700:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000708:	d502      	bpl.n	8000710 <LPF_EMA_SetAlpha+0x3a>
		alpha = 0.0f;
 800070a:	f04f 0300 	mov.w	r3, #0
 800070e:	603b      	str	r3, [r7, #0]
	}

	//Set filter coefficient

	filt->alpha = alpha;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	683a      	ldr	r2, [r7, #0]
 8000714:	601a      	str	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <LPF_EMA_Update>:

float LPF_EMA_Update(LPF_EMA *filt, float in){
 8000722:	b480      	push	{r7}
 8000724:	b083      	sub	sp, #12
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
 800072a:	ed87 0a00 	vstr	s0, [r7]

	filt->output = filt->alpha*in + (1-filt->alpha)*filt->output;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	ed93 7a00 	vldr	s14, [r3]
 8000734:	edd7 7a00 	vldr	s15, [r7]
 8000738:	ee27 7a27 	vmul.f32	s14, s14, s15
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	edd3 7a00 	vldr	s15, [r3]
 8000742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000746:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	edc3 7a01 	vstr	s15, [r3, #4]

	return filt->output;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	ee07 3a90 	vmov	s15, r3
}
 8000766:	eeb0 0a67 	vmov.f32	s0, s15
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000778:	f002 f868 	bl	800284c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077c:	f000 f97e 	bl	8000a7c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000780:	f000 f9ea 	bl	8000b58 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 fdd0 	bl	8001328 <MX_GPIO_Init>
  MX_DMA_Init();
 8000788:	f000 fdae 	bl	80012e8 <MX_DMA_Init>
  MX_ADC1_Init();
 800078c:	f000 fa16 	bl	8000bbc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000790:	f000 fab0 	bl	8000cf4 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 8000794:	f000 fb16 	bl	8000dc4 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000798:	f000 fb92 	bl	8000ec0 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 800079c:	f000 fc2c 	bl	8000ff8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80007a0:	f000 fd56 	bl	8001250 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80007a4:	f000 fce0 	bl	8001168 <MX_TIM16_Init>
  MX_USART1_UART_Init();
 80007a8:	f000 fd06 	bl	80011b8 <MX_USART1_UART_Init>
  MX_SDMMC1_SD_Init();
 80007ac:	f000 fc06 	bl	8000fbc <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80007b0:	f010 f972 	bl	8010a98 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
	//Inicializar tarjeta microSD
	SDCard_start();
 80007b4:	f001 fa6c 	bl	8001c90 <SDCard_start>
	HAL_Delay(2000);
 80007b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80007bc:	f002 f8d8 	bl	8002970 <HAL_Delay>

	//HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) buffer_adc, 3) != HAL_OK) {
 80007c0:	2203      	movs	r2, #3
 80007c2:	4983      	ldr	r1, [pc, #524]	@ (80009d0 <main+0x25c>)
 80007c4:	4883      	ldr	r0, [pc, #524]	@ (80009d4 <main+0x260>)
 80007c6:	f002 fdeb 	bl	80033a0 <HAL_ADC_Start_DMA>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d004      	beq.n	80007da <main+0x66>
#if DEBUG
		print("Error al inicializar ADC_DMA");
 80007d0:	4881      	ldr	r0, [pc, #516]	@ (80009d8 <main+0x264>)
 80007d2:	f000 fe8d 	bl	80014f0 <print>
#endif
		Error_Handler();
 80007d6:	f001 fae6 	bl	8001da6 <Error_Handler>
	}
	//Inicializacion filtro paso bajo
	LPF_EMA_Init(&s1_filt, 0.2f);
 80007da:	ed9f 0a80 	vldr	s0, [pc, #512]	@ 80009dc <main+0x268>
 80007de:	4880      	ldr	r0, [pc, #512]	@ (80009e0 <main+0x26c>)
 80007e0:	f7ff ff66 	bl	80006b0 <LPF_EMA_Init>
	LPF_EMA_Init(&s2_filt, 0.2f);
 80007e4:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 80009dc <main+0x268>
 80007e8:	487e      	ldr	r0, [pc, #504]	@ (80009e4 <main+0x270>)
 80007ea:	f7ff ff61 	bl	80006b0 <LPF_EMA_Init>

	//Inicialización de buses CAN
	//Inversor
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80007ee:	487e      	ldr	r0, [pc, #504]	@ (80009e8 <main+0x274>)
 80007f0:	f006 fdb8 	bl	8007364 <HAL_FDCAN_Start>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d004      	beq.n	8000804 <main+0x90>
#if DEBUG
		print("Error al inicializar CAN_INV");
 80007fa:	487c      	ldr	r0, [pc, #496]	@ (80009ec <main+0x278>)
 80007fc:	f000 fe78 	bl	80014f0 <print>
#endif
		Error_Handler();
 8000800:	f001 fad1 	bl	8001da6 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000804:	2200      	movs	r2, #0
 8000806:	2101      	movs	r1, #1
 8000808:	4877      	ldr	r0, [pc, #476]	@ (80009e8 <main+0x274>)
 800080a:	f006 ffed 	bl	80077e8 <HAL_FDCAN_ActivateNotification>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d004      	beq.n	800081e <main+0xaa>
			0) != HAL_OK) {

#if DEBUG
		print("Error al activar NOTIFICACION CAN_INV");
 8000814:	4876      	ldr	r0, [pc, #472]	@ (80009f0 <main+0x27c>)
 8000816:	f000 fe6b 	bl	80014f0 <print>
#endif
		Error_Handler();
 800081a:	f001 fac4 	bl	8001da6 <Error_Handler>
#endif
		Error_Handler();
    }*/

	//Acumulador
	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 800081e:	4875      	ldr	r0, [pc, #468]	@ (80009f4 <main+0x280>)
 8000820:	f006 fda0 	bl	8007364 <HAL_FDCAN_Start>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d004      	beq.n	8000834 <main+0xc0>

#if DEBUG
		print("Error al inicializar CAN_ACU");
 800082a:	4873      	ldr	r0, [pc, #460]	@ (80009f8 <main+0x284>)
 800082c:	f000 fe60 	bl	80014f0 <print>

#endif
		Error_Handler();
 8000830:	f001 fab9 	bl	8001da6 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000834:	2200      	movs	r2, #0
 8000836:	2101      	movs	r1, #1
 8000838:	486e      	ldr	r0, [pc, #440]	@ (80009f4 <main+0x280>)
 800083a:	f006 ffd5 	bl	80077e8 <HAL_FDCAN_ActivateNotification>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d004      	beq.n	800084e <main+0xda>
			0) != HAL_OK) {

#if DEBUG
		print("Error al activar NOTIFICATION CAN_ACU");
 8000844:	486d      	ldr	r0, [pc, #436]	@ (80009fc <main+0x288>)
 8000846:	f000 fe53 	bl	80014f0 <print>
#endif
		Error_Handler();
 800084a:	f001 faac 	bl	8001da6 <Error_Handler>
	}

	//---------- SECUENCIA DE ARRANQUE ----------
#if(DEBUG)
	print("Solicitar tensión inversor");
 800084e:	486c      	ldr	r0, [pc, #432]	@ (8000a00 <main+0x28c>)
 8000850:	f000 fe4e 	bl	80014f0 <print>
#endif
	//Espera ACK inversor (DC bus)
	while (config_inv_lectura_v == 0) {
 8000854:	e006      	b.n	8000864 <main+0xf0>

		if (config_inv_lectura_v == 1) {
 8000856:	4b6b      	ldr	r3, [pc, #428]	@ (8000a04 <main+0x290>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d102      	bne.n	8000864 <main+0xf0>

#if DEBUG
			print("CAN_INV: Lectura de DC_BUS_VOLTAGE correctamente");
 800085e:	486a      	ldr	r0, [pc, #424]	@ (8000a08 <main+0x294>)
 8000860:	f000 fe46 	bl	80014f0 <print>
	while (config_inv_lectura_v == 0) {
 8000864:	4b67      	ldr	r3, [pc, #412]	@ (8000a04 <main+0x290>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d0f4      	beq.n	8000856 <main+0xe2>
	}

#if !CALIBRATION

	//Estado STAND BY inversor
	while (state != 3) {
 800086c:	e006      	b.n	800087c <main+0x108>

		if (state == 3) {
 800086e:	4b67      	ldr	r3, [pc, #412]	@ (8000a0c <main+0x298>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b03      	cmp	r3, #3
 8000874:	d102      	bne.n	800087c <main+0x108>
#if DEBUG
			print("Precarga");
 8000876:	4866      	ldr	r0, [pc, #408]	@ (8000a10 <main+0x29c>)
 8000878:	f000 fe3a 	bl	80014f0 <print>
	while (state != 3) {
 800087c:	4b63      	ldr	r3, [pc, #396]	@ (8000a0c <main+0x298>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b03      	cmp	r3, #3
 8000882:	d1f4      	bne.n	800086e <main+0xfa>
#endif
		}
	}
	//PRE-CHARGE
	while (precarga_inv == 0) {
 8000884:	e037      	b.n	80008f6 <main+0x182>

#if DEBUG
		sprintf(TxBuffer, "DC_BUS_VOLTAGE: %i V\r\n", inv_dc_bus_voltage);
 8000886:	4b63      	ldr	r3, [pc, #396]	@ (8000a14 <main+0x2a0>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	461a      	mov	r2, r3
 800088c:	4962      	ldr	r1, [pc, #392]	@ (8000a18 <main+0x2a4>)
 800088e:	4863      	ldr	r0, [pc, #396]	@ (8000a1c <main+0x2a8>)
 8000890:	f011 fa20 	bl	8011cd4 <siprintf>
		print(TxBuffer);
 8000894:	4861      	ldr	r0, [pc, #388]	@ (8000a1c <main+0x2a8>)
 8000896:	f000 fe2b 	bl	80014f0 <print>
		//printValue((int) ((byte1_voltage << 8) | byte0_voltage));
#endif

		//Reenvío DC_BUS_VOLTAGE al AMS por CAN_ACU
		TxHeader_Acu.Identifier = ID_dc_bus_voltage;
 800089a:	4b61      	ldr	r3, [pc, #388]	@ (8000a20 <main+0x2ac>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a61      	ldr	r2, [pc, #388]	@ (8000a24 <main+0x2b0>)
 80008a0:	6013      	str	r3, [r2, #0]
		TxHeader_Acu.DataLength = 2;
 80008a2:	4b60      	ldr	r3, [pc, #384]	@ (8000a24 <main+0x2b0>)
 80008a4:	2202      	movs	r2, #2
 80008a6:	60da      	str	r2, [r3, #12]
		TxHeader_Acu.IdType = FDCAN_EXTENDED_ID;
 80008a8:	4b5e      	ldr	r3, [pc, #376]	@ (8000a24 <main+0x2b0>)
 80008aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008ae:	605a      	str	r2, [r3, #4]
		TxHeader_Acu.FDFormat = FDCAN_CLASSIC_CAN;
 80008b0:	4b5c      	ldr	r3, [pc, #368]	@ (8000a24 <main+0x2b0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	619a      	str	r2, [r3, #24]
		TxHeader_Acu.TxFrameType = FDCAN_DATA_FRAME;
 80008b6:	4b5b      	ldr	r3, [pc, #364]	@ (8000a24 <main+0x2b0>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]

		/*		TxData_Acu[0] = byte0_voltage;
		 TxData_Acu[1] = byte1_voltage;*/
		TxData_Acu[0] = inv_dc_bus_voltage & 0xFF;
 80008bc:	4b55      	ldr	r3, [pc, #340]	@ (8000a14 <main+0x2a0>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b59      	ldr	r3, [pc, #356]	@ (8000a28 <main+0x2b4>)
 80008c4:	701a      	strb	r2, [r3, #0]
		TxData_Acu[1] = (inv_dc_bus_voltage >> 8) & 0xFF;
 80008c6:	4b53      	ldr	r3, [pc, #332]	@ (8000a14 <main+0x2a0>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	121b      	asrs	r3, r3, #8
 80008cc:	b2da      	uxtb	r2, r3
 80008ce:	4b56      	ldr	r3, [pc, #344]	@ (8000a28 <main+0x2b4>)
 80008d0:	705a      	strb	r2, [r3, #1]
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_Acu, TxData_Acu)
 80008d2:	4a55      	ldr	r2, [pc, #340]	@ (8000a28 <main+0x2b4>)
 80008d4:	4953      	ldr	r1, [pc, #332]	@ (8000a24 <main+0x2b0>)
 80008d6:	4847      	ldr	r0, [pc, #284]	@ (80009f4 <main+0x280>)
 80008d8:	f006 fd6f 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d102      	bne.n	80008e8 <main+0x174>
				== HAL_OK) {
#if DEBUG
			print("CAN_ACU: DC_BUS_VOLTAGE enviado a AMS");
 80008e2:	4852      	ldr	r0, [pc, #328]	@ (8000a2c <main+0x2b8>)
 80008e4:	f000 fe04 	bl	80014f0 <print>
#endif
		}

		if (precarga_inv == 1) {
 80008e8:	4b51      	ldr	r3, [pc, #324]	@ (8000a30 <main+0x2bc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d102      	bne.n	80008f6 <main+0x182>
#if DEBUG
			print("CAN_ACU: Precarga correcta");
 80008f0:	4850      	ldr	r0, [pc, #320]	@ (8000a34 <main+0x2c0>)
 80008f2:	f000 fdfd 	bl	80014f0 <print>
	while (precarga_inv == 0) {
 80008f6:	4b4e      	ldr	r3, [pc, #312]	@ (8000a30 <main+0x2bc>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d0c3      	beq.n	8000886 <main+0x112>
		}

	}

#if DEBUG
	print("state : stand by");
 80008fe:	484e      	ldr	r0, [pc, #312]	@ (8000a38 <main+0x2c4>)
 8000900:	f000 fdf6 	bl	80014f0 <print>
#endif
	//Estado READY inversor
	TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8000904:	4b4d      	ldr	r3, [pc, #308]	@ (8000a3c <main+0x2c8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a4d      	ldr	r2, [pc, #308]	@ (8000a40 <main+0x2cc>)
 800090a:	6013      	str	r3, [r2, #0]
	TxHeader_Inv.DataLength = 3;
 800090c:	4b4c      	ldr	r3, [pc, #304]	@ (8000a40 <main+0x2cc>)
 800090e:	2203      	movs	r2, #3
 8000910:	60da      	str	r2, [r3, #12]
	TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8000912:	4b4b      	ldr	r3, [pc, #300]	@ (8000a40 <main+0x2cc>)
 8000914:	2200      	movs	r2, #0
 8000916:	605a      	str	r2, [r3, #4]

	TxData_Inv[0] = 0x0;
 8000918:	4b4a      	ldr	r3, [pc, #296]	@ (8000a44 <main+0x2d0>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
	TxData_Inv[1] = 0x0;
 800091e:	4b49      	ldr	r3, [pc, #292]	@ (8000a44 <main+0x2d0>)
 8000920:	2200      	movs	r2, #0
 8000922:	705a      	strb	r2, [r3, #1]
	TxData_Inv[2] = 0x4;
 8000924:	4b47      	ldr	r3, [pc, #284]	@ (8000a44 <main+0x2d0>)
 8000926:	2204      	movs	r2, #4
 8000928:	709a      	strb	r2, [r3, #2]
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 800092a:	4a46      	ldr	r2, [pc, #280]	@ (8000a44 <main+0x2d0>)
 800092c:	4944      	ldr	r1, [pc, #272]	@ (8000a40 <main+0x2cc>)
 800092e:	482e      	ldr	r0, [pc, #184]	@ (80009e8 <main+0x274>)
 8000930:	f006 fd43 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>

	while (state != 4) {
 8000934:	bf00      	nop
 8000936:	4b35      	ldr	r3, [pc, #212]	@ (8000a0c <main+0x298>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	2b04      	cmp	r3, #4
 800093c:	d1fb      	bne.n	8000936 <main+0x1c2>

	}

#if DEBUG
	print("state: ready");
 800093e:	4842      	ldr	r0, [pc, #264]	@ (8000a48 <main+0x2d4>)
 8000940:	f000 fdd6 	bl	80014f0 <print>

#endif

#if !CALIBRATION
	//Espera a que se pulse el botón de arranque mientras se pisa el freno
	while (boton_arranque == 0) {
 8000944:	e027      	b.n	8000996 <main+0x222>

		start_button_act = HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port,
 8000946:	2180      	movs	r1, #128	@ 0x80
 8000948:	4840      	ldr	r0, [pc, #256]	@ (8000a4c <main+0x2d8>)
 800094a:	f007 fe6b 	bl	8008624 <HAL_GPIO_ReadPin>
 800094e:	4603      	mov	r3, r0
 8000950:	461a      	mov	r2, r3
 8000952:	4b3f      	ldr	r3, [pc, #252]	@ (8000a50 <main+0x2dc>)
 8000954:	601a      	str	r2, [r3, #0]
		START_BUTTON_Pin);
		if (start_button_act == 1 && start_button_ant == 0) {
 8000956:	4b3e      	ldr	r3, [pc, #248]	@ (8000a50 <main+0x2dc>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d11b      	bne.n	8000996 <main+0x222>
 800095e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a54 <main+0x2e0>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d117      	bne.n	8000996 <main+0x222>

#if DEBUG
			print("Botón Start + Freno:");
 8000966:	483c      	ldr	r0, [pc, #240]	@ (8000a58 <main+0x2e4>)
 8000968:	f000 fdc2 	bl	80014f0 <print>
			printValue(s_freno);
 800096c:	4b3b      	ldr	r3, [pc, #236]	@ (8000a5c <main+0x2e8>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4618      	mov	r0, r3
 8000972:	f000 fddb 	bl	800152c <printValue>
#endif
			if (s_freno > UMBRAL_FRENO) {
 8000976:	4b39      	ldr	r3, [pc, #228]	@ (8000a5c <main+0x2e8>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800097e:	4293      	cmp	r3, r2
 8000980:	dd06      	ble.n	8000990 <main+0x21c>
				boton_arranque = 1;
 8000982:	4b37      	ldr	r3, [pc, #220]	@ (8000a60 <main+0x2ec>)
 8000984:	2201      	movs	r2, #1
 8000986:	601a      	str	r2, [r3, #0]
#if DEBUG
				print("Coche arrancado correctamente");
 8000988:	4836      	ldr	r0, [pc, #216]	@ (8000a64 <main+0x2f0>)
 800098a:	f000 fdb1 	bl	80014f0 <print>
 800098e:	e002      	b.n	8000996 <main+0x222>
#endif
			} else {
#if DEBUG
				print("Pulsar freno para arrancar");
 8000990:	4835      	ldr	r0, [pc, #212]	@ (8000a68 <main+0x2f4>)
 8000992:	f000 fdad 	bl	80014f0 <print>
	while (boton_arranque == 0) {
 8000996:	4b32      	ldr	r3, [pc, #200]	@ (8000a60 <main+0x2ec>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d0d3      	beq.n	8000946 <main+0x1d2>
	}
#endif

	// Activar READY-TO-DRIVE-SOUND (RTDS) durante 2s
#if DEBUG
	print("RTDS sonando");
 800099e:	4833      	ldr	r0, [pc, #204]	@ (8000a6c <main+0x2f8>)
 80009a0:	f000 fda6 	bl	80014f0 <print>
#endif
#if !CALIBRATION

	HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_SET); //Enciende RTDS
 80009a4:	2201      	movs	r2, #1
 80009a6:	2102      	movs	r1, #2
 80009a8:	4831      	ldr	r0, [pc, #196]	@ (8000a70 <main+0x2fc>)
 80009aa:	f007 fe53 	bl	8008654 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 80009ae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80009b2:	f001 ffdd 	bl	8002970 <HAL_Delay>
	HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_RESET); //Apaga RTDS
 80009b6:	2200      	movs	r2, #0
 80009b8:	2102      	movs	r1, #2
 80009ba:	482d      	ldr	r0, [pc, #180]	@ (8000a70 <main+0x2fc>)
 80009bc:	f007 fe4a 	bl	8008654 <HAL_GPIO_WritePin>

#endif

#if DEBUG
	print("RTDS apagado");
 80009c0:	482c      	ldr	r0, [pc, #176]	@ (8000a74 <main+0x300>)
 80009c2:	f000 fd95 	bl	80014f0 <print>
	 * TIM16 -> APB2 => 264MHzw
	 * 10 ms interruption => 10ms * 264MHz = 2640000
	 * prescalado 264 (por ejemplo)
	 * timer count = 2640000 / 264 = 10000
	 */
	HAL_TIM_Base_Start_IT(&htim16);
 80009c6:	482c      	ldr	r0, [pc, #176]	@ (8000a78 <main+0x304>)
 80009c8:	f00c fea0 	bl	800d70c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <main+0x258>
 80009d0:	2400166c 	.word	0x2400166c
 80009d4:	24000094 	.word	0x24000094
 80009d8:	0801262c 	.word	0x0801262c
 80009dc:	3e4ccccd 	.word	0x3e4ccccd
 80009e0:	24001684 	.word	0x24001684
 80009e4:	2400168c 	.word	0x2400168c
 80009e8:	240001ec 	.word	0x240001ec
 80009ec:	0801264c 	.word	0x0801264c
 80009f0:	0801266c 	.word	0x0801266c
 80009f4:	2400028c 	.word	0x2400028c
 80009f8:	08012694 	.word	0x08012694
 80009fc:	080126b4 	.word	0x080126b4
 8000a00:	080126dc 	.word	0x080126dc
 8000a04:	2400008c 	.word	0x2400008c
 8000a08:	080126f8 	.word	0x080126f8
 8000a0c:	240016a2 	.word	0x240016a2
 8000a10:	0801272c 	.word	0x0801272c
 8000a14:	24001660 	.word	0x24001660
 8000a18:	08012738 	.word	0x08012738
 8000a1c:	24001714 	.word	0x24001714
 8000a20:	24000004 	.word	0x24000004
 8000a24:	240005b4 	.word	0x240005b4
 8000a28:	24000610 	.word	0x24000610
 8000a2c:	08012750 	.word	0x08012750
 8000a30:	24000088 	.word	0x24000088
 8000a34:	08012778 	.word	0x08012778
 8000a38:	08012794 	.word	0x08012794
 8000a3c:	24000000 	.word	0x24000000
 8000a40:	24000568 	.word	0x24000568
 8000a44:	24000600 	.word	0x24000600
 8000a48:	080127a8 	.word	0x080127a8
 8000a4c:	58021800 	.word	0x58021800
 8000a50:	24001658 	.word	0x24001658
 8000a54:	2400165c 	.word	0x2400165c
 8000a58:	080127b8 	.word	0x080127b8
 8000a5c:	24001694 	.word	0x24001694
 8000a60:	24000090 	.word	0x24000090
 8000a64:	080127d0 	.word	0x080127d0
 8000a68:	080127f0 	.word	0x080127f0
 8000a6c:	0801280c 	.word	0x0801280c
 8000a70:	58020800 	.word	0x58020800
 8000a74:	0801281c 	.word	0x0801281c
 8000a78:	240003f4 	.word	0x240003f4

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b09c      	sub	sp, #112	@ 0x70
 8000a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a86:	224c      	movs	r2, #76	@ 0x4c
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f011 f942 	bl	8011d14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2220      	movs	r2, #32
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f011 f93c 	bl	8011d14 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a9c:	2002      	movs	r0, #2
 8000a9e:	f007 fdf3 	bl	8008688 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b54 <SystemClock_Config+0xd8>)
 8000aa8:	699b      	ldr	r3, [r3, #24]
 8000aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8000b54 <SystemClock_Config+0xd8>)
 8000aac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ab0:	6193      	str	r3, [r2, #24]
 8000ab2:	4b28      	ldr	r3, [pc, #160]	@ (8000b54 <SystemClock_Config+0xd8>)
 8000ab4:	699b      	ldr	r3, [r3, #24]
 8000ab6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000abe:	bf00      	nop
 8000ac0:	4b24      	ldr	r3, [pc, #144]	@ (8000b54 <SystemClock_Config+0xd8>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ac8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000acc:	d1f8      	bne.n	8000ac0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ad2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000adc:	2302      	movs	r3, #2
 8000ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8000ae4:	232c      	movs	r3, #44	@ 0x2c
 8000ae6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000aec:	2304      	movs	r3, #4
 8000aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000af0:	2302      	movs	r3, #2
 8000af2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000af4:	230c      	movs	r3, #12
 8000af6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000af8:	2300      	movs	r3, #0
 8000afa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b04:	4618      	mov	r0, r3
 8000b06:	f007 fdf9 	bl	80086fc <HAL_RCC_OscConfig>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b10:	f001 f949 	bl	8001da6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b14:	233f      	movs	r3, #63	@ 0x3f
 8000b16:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b20:	2308      	movs	r3, #8
 8000b22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b24:	2340      	movs	r3, #64	@ 0x40
 8000b26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b28:	2340      	movs	r3, #64	@ 0x40
 8000b2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b30:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b32:	2340      	movs	r3, #64	@ 0x40
 8000b34:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	2103      	movs	r1, #3
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f008 f9b8 	bl	8008eb0 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b46:	f001 f92e 	bl	8001da6 <Error_Handler>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	3770      	adds	r7, #112	@ 0x70
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	58024800 	.word	0x58024800

08000b58 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b0ae      	sub	sp, #184	@ 0xb8
 8000b5c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b5e:	463b      	mov	r3, r7
 8000b60:	22b8      	movs	r2, #184	@ 0xb8
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f011 f8d5 	bl	8011d14 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SDMMC;
 8000b6a:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000b6e:	f04f 0300 	mov.w	r3, #0
 8000b72:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000b76:	2302      	movs	r3, #2
 8000b78:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000b7a:	2310      	movs	r3, #16
 8000b7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000b82:	2302      	movs	r3, #2
 8000b84:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 1;
 8000b86:	2301      	movs	r3, #1
 8000b88:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000b8a:	23c0      	movs	r3, #192	@ 0xc0
 8000b8c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8000b96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b9a:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ba2:	463b      	mov	r3, r7
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f008 fd0f 	bl	80095c8 <HAL_RCCEx_PeriphCLKConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000bb0:	f001 f8f9 	bl	8001da6 <Error_Handler>
  }
}
 8000bb4:	bf00      	nop
 8000bb6:	37b8      	adds	r7, #184	@ 0xb8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08c      	sub	sp, #48	@ 0x30
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bce:	463b      	mov	r3, r7
 8000bd0:	2224      	movs	r2, #36	@ 0x24
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f011 f89d 	bl	8011d14 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bda:	4b41      	ldr	r3, [pc, #260]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000bdc:	4a41      	ldr	r2, [pc, #260]	@ (8000ce4 <MX_ADC1_Init+0x128>)
 8000bde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000be0:	4b3f      	ldr	r3, [pc, #252]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000be2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000be6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000be8:	4b3d      	ldr	r3, [pc, #244]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000bea:	2208      	movs	r2, #8
 8000bec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bee:	4b3c      	ldr	r3, [pc, #240]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bf4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000bf6:	2208      	movs	r2, #8
 8000bf8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bfa:	4b39      	ldr	r3, [pc, #228]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c00:	4b37      	ldr	r3, [pc, #220]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8000c06:	4b36      	ldr	r3, [pc, #216]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c08:	2203      	movs	r2, #3
 8000c0a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c0c:	4b34      	ldr	r3, [pc, #208]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c14:	4b32      	ldr	r3, [pc, #200]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c1a:	4b31      	ldr	r3, [pc, #196]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c20:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c22:	2203      	movs	r2, #3
 8000c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c26:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000c32:	4b2b      	ldr	r3, [pc, #172]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000c3a:	4b29      	ldr	r3, [pc, #164]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c40:	4827      	ldr	r0, [pc, #156]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c42:	f002 f9a5 	bl	8002f90 <HAL_ADC_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000c4c:	f001 f8ab 	bl	8001da6 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c50:	2300      	movs	r3, #0
 8000c52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4821      	ldr	r0, [pc, #132]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c5c:	f003 fe68 	bl	8004930 <HAL_ADCEx_MultiModeConfigChannel>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000c66:	f001 f89e 	bl	8001da6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce8 <MX_ADC1_Init+0x12c>)
 8000c6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c6e:	2306      	movs	r3, #6
 8000c70:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000c72:	2305      	movs	r3, #5
 8000c74:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c76:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c7a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c7c:	2304      	movs	r3, #4
 8000c7e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4814      	ldr	r0, [pc, #80]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c90:	f002 feba 	bl	8003a08 <HAL_ADC_ConfigChannel>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000c9a:	f001 f884 	bl	8001da6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c9e:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <MX_ADC1_Init+0x130>)
 8000ca0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ca2:	230c      	movs	r3, #12
 8000ca4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	4619      	mov	r1, r3
 8000caa:	480d      	ldr	r0, [pc, #52]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000cac:	f002 feac 	bl	8003a08 <HAL_ADC_ConfigChannel>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000cb6:	f001 f876 	bl	8001da6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cba:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf0 <MX_ADC1_Init+0x134>)
 8000cbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000cbe:	2312      	movs	r3, #18
 8000cc0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4806      	ldr	r0, [pc, #24]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000cc8:	f002 fe9e 	bl	8003a08 <HAL_ADC_ConfigChannel>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000cd2:	f001 f868 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cd6:	bf00      	nop
 8000cd8:	3730      	adds	r7, #48	@ 0x30
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	24000094 	.word	0x24000094
 8000ce4:	40022000 	.word	0x40022000
 8000ce8:	10c00010 	.word	0x10c00010
 8000cec:	14f00020 	.word	0x14f00020
 8000cf0:	08600004 	.word	0x08600004

08000cf4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2224      	movs	r2, #36	@ 0x24
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f011 f807 	bl	8011d14 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d06:	4b2c      	ldr	r3, [pc, #176]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d08:	4a2c      	ldr	r2, [pc, #176]	@ (8000dbc <MX_ADC2_Init+0xc8>)
 8000d0a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d0e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d12:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000d14:	4b28      	ldr	r3, [pc, #160]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d1a:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d20:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d22:	2204      	movs	r2, #4
 8000d24:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d26:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d2c:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000d32:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d38:	4b1f      	ldr	r3, [pc, #124]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d40:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d46:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d52:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d58:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000d66:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d6c:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000d6e:	f002 f90f 	bl	8002f90 <HAL_ADC_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8000d78:	f001 f815 	bl	8001da6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d7c:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <MX_ADC2_Init+0xcc>)
 8000d7e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d80:	2306      	movs	r3, #6
 8000d82:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d88:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d8c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d8e:	2304      	movs	r3, #4
 8000d90:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <MX_ADC2_Init+0xc4>)
 8000da2:	f002 fe31 	bl	8003a08 <HAL_ADC_ConfigChannel>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 8000dac:	f000 fffb 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	3728      	adds	r7, #40	@ 0x28
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	24000104 	.word	0x24000104
 8000dbc:	40022100 	.word	0x40022100
 8000dc0:	25b00200 	.word	0x25b00200

08000dc4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000dca:	4b3b      	ldr	r3, [pc, #236]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000dcc:	4a3b      	ldr	r2, [pc, #236]	@ (8000ebc <MX_FDCAN1_Init+0xf8>)
 8000dce:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000dd0:	4b39      	ldr	r3, [pc, #228]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000dd6:	4b38      	ldr	r3, [pc, #224]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000ddc:	4b36      	ldr	r3, [pc, #216]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000de2:	4b35      	ldr	r3, [pc, #212]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000de8:	4b33      	ldr	r3, [pc, #204]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 8000dee:	4b32      	ldr	r3, [pc, #200]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000df0:	2206      	movs	r2, #6
 8000df2:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000df4:	4b30      	ldr	r3, [pc, #192]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8000e00:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e02:	2205      	movs	r2, #5
 8000e04:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e06:	4b2c      	ldr	r3, [pc, #176]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e12:	4b29      	ldr	r3, [pc, #164]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e18:	4b27      	ldr	r3, [pc, #156]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000e1e:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000e24:	4b24      	ldr	r3, [pc, #144]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 1;
 8000e2a:	4b23      	ldr	r3, [pc, #140]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 8000e30:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e32:	2220      	movs	r2, #32
 8000e34:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e36:	4b20      	ldr	r3, [pc, #128]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e38:	2204      	movs	r2, #4
 8000e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 8000e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e3e:	2220      	movs	r2, #32
 8000e40:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e42:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e44:	2204      	movs	r2, #4
 8000e46:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e50:	2204      	movs	r2, #4
 8000e52:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000e54:	4b18      	ldr	r3, [pc, #96]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000e5a:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8000e60:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e62:	2220      	movs	r2, #32
 8000e64:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e66:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e6e:	2204      	movs	r2, #4
 8000e70:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000e72:	4811      	ldr	r0, [pc, #68]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000e74:	f006 f822 	bl	8006ebc <HAL_FDCAN_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000e7e:	f000 ff92 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000e82:	2300      	movs	r3, #0
 8000e84:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4806      	ldr	r0, [pc, #24]	@ (8000eb8 <MX_FDCAN1_Init+0xf4>)
 8000ea0:	f006 f9ea 	bl	8007278 <HAL_FDCAN_ConfigFilter>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_FDCAN1_Init+0xea>
		Error_Handler();
 8000eaa:	f000 ff7c 	bl	8001da6 <Error_Handler>
	}
  /* USER CODE END FDCAN1_Init 2 */

}
 8000eae:	bf00      	nop
 8000eb0:	3720      	adds	r7, #32
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	240001ec 	.word	0x240001ec
 8000ebc:	4000a000 	.word	0x4000a000

08000ec0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b088      	sub	sp, #32
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ec8:	4a3b      	ldr	r2, [pc, #236]	@ (8000fb8 <MX_FDCAN2_Init+0xf8>)
 8000eca:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ecc:	4b39      	ldr	r3, [pc, #228]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000ed2:	4b38      	ldr	r3, [pc, #224]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000ed8:	4b36      	ldr	r3, [pc, #216]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000ede:	4b35      	ldr	r3, [pc, #212]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000ee4:	4b33      	ldr	r3, [pc, #204]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8000eea:	4b32      	ldr	r3, [pc, #200]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000eec:	2206      	movs	r2, #6
 8000eee:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000ef0:	4b30      	ldr	r3, [pc, #192]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 10;
 8000ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000ef8:	220a      	movs	r2, #10
 8000efa:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 8000efc:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000efe:	2205      	movs	r2, #5
 8000f00:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000f02:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000f08:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000f0e:	4b29      	ldr	r3, [pc, #164]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000f14:	4b27      	ldr	r3, [pc, #156]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000f1a:	4b26      	ldr	r3, [pc, #152]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000f20:	4b24      	ldr	r3, [pc, #144]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 8000f26:	4b23      	ldr	r3, [pc, #140]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 8000f2c:	4b21      	ldr	r3, [pc, #132]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f2e:	2210      	movs	r2, #16
 8000f30:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f32:	4b20      	ldr	r3, [pc, #128]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f34:	2204      	movs	r2, #4
 8000f36:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 16;
 8000f38:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f3a:	2210      	movs	r2, #16
 8000f3c:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f40:	2204      	movs	r2, #4
 8000f42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000f44:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000f50:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000f56:	4b17      	ldr	r3, [pc, #92]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 16;
 8000f5c:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f5e:	2210      	movs	r2, #16
 8000f60:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f62:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000f6e:	4811      	ldr	r0, [pc, #68]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f70:	f005 ffa4 	bl	8006ebc <HAL_FDCAN_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 8000f7a:	f000 ff14 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8000f7e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f82:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8000f98:	463b      	mov	r3, r7
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <MX_FDCAN2_Init+0xf4>)
 8000f9e:	f006 f96b 	bl	8007278 <HAL_FDCAN_ConfigFilter>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_FDCAN2_Init+0xec>
		Error_Handler();
 8000fa8:	f000 fefd 	bl	8001da6 <Error_Handler>
	}
  /* USER CODE END FDCAN2_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	3720      	adds	r7, #32
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	2400028c 	.word	0x2400028c
 8000fb8:	4000a400 	.word	0x4000a400

08000fbc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <MX_SDMMC1_SD_Init+0x34>)
 8000fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ff4 <MX_SDMMC1_SD_Init+0x38>)
 8000fc4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff0 <MX_SDMMC1_SD_Init+0x34>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <MX_SDMMC1_SD_Init+0x34>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000fd2:	4b07      	ldr	r3, [pc, #28]	@ (8000ff0 <MX_SDMMC1_SD_Init+0x34>)
 8000fd4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fd8:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <MX_SDMMC1_SD_Init+0x34>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 8000fe0:	4b03      	ldr	r3, [pc, #12]	@ (8000ff0 <MX_SDMMC1_SD_Init+0x34>)
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	2400032c 	.word	0x2400032c
 8000ff4:	52007000 	.word	0x52007000

08000ff8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b09c      	sub	sp, #112	@ 0x70
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800100c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001018:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
 8001028:	615a      	str	r2, [r3, #20]
 800102a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	2234      	movs	r2, #52	@ 0x34
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f010 fe6e 	bl	8011d14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001038:	4b49      	ldr	r3, [pc, #292]	@ (8001160 <MX_TIM1_Init+0x168>)
 800103a:	4a4a      	ldr	r2, [pc, #296]	@ (8001164 <MX_TIM1_Init+0x16c>)
 800103c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800103e:	4b48      	ldr	r3, [pc, #288]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001044:	4b46      	ldr	r3, [pc, #280]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800104a:	4b45      	ldr	r3, [pc, #276]	@ (8001160 <MX_TIM1_Init+0x168>)
 800104c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001050:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001052:	4b43      	ldr	r3, [pc, #268]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001058:	4b41      	ldr	r3, [pc, #260]	@ (8001160 <MX_TIM1_Init+0x168>)
 800105a:	2200      	movs	r2, #0
 800105c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800105e:	4b40      	ldr	r3, [pc, #256]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001060:	2280      	movs	r2, #128	@ 0x80
 8001062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001064:	483e      	ldr	r0, [pc, #248]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001066:	f00c faf9 	bl	800d65c <HAL_TIM_Base_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001070:	f000 fe99 	bl	8001da6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001078:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800107a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800107e:	4619      	mov	r1, r3
 8001080:	4837      	ldr	r0, [pc, #220]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001082:	f00c fe45 	bl	800dd10 <HAL_TIM_ConfigClockSource>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800108c:	f000 fe8b 	bl	8001da6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001090:	4833      	ldr	r0, [pc, #204]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001092:	f00c fbc1 	bl	800d818 <HAL_TIM_PWM_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800109c:	f000 fe83 	bl	8001da6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a0:	2300      	movs	r3, #0
 80010a2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010a4:	2300      	movs	r3, #0
 80010a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010b0:	4619      	mov	r1, r3
 80010b2:	482b      	ldr	r0, [pc, #172]	@ (8001160 <MX_TIM1_Init+0x168>)
 80010b4:	f00d fb72 	bl	800e79c <HAL_TIMEx_MasterConfigSynchronization>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80010be:	f000 fe72 	bl	8001da6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010c2:	2360      	movs	r3, #96	@ 0x60
 80010c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ca:	2300      	movs	r3, #0
 80010cc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010ce:	2300      	movs	r3, #0
 80010d0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010d6:	2300      	movs	r3, #0
 80010d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010da:	2300      	movs	r3, #0
 80010dc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010de:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010e2:	2200      	movs	r2, #0
 80010e4:	4619      	mov	r1, r3
 80010e6:	481e      	ldr	r0, [pc, #120]	@ (8001160 <MX_TIM1_Init+0x168>)
 80010e8:	f00c fcfe 	bl	800dae8 <HAL_TIM_PWM_ConfigChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80010f2:	f000 fe58 	bl	8001da6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010fa:	2204      	movs	r2, #4
 80010fc:	4619      	mov	r1, r3
 80010fe:	4818      	ldr	r0, [pc, #96]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001100:	f00c fcf2 	bl	800dae8 <HAL_TIM_PWM_ConfigChannel>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800110a:	f000 fe4c 	bl	8001da6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001122:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001126:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800112c:	2300      	movs	r3, #0
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001130:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001134:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800113a:	2300      	movs	r3, #0
 800113c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	4619      	mov	r1, r3
 8001142:	4807      	ldr	r0, [pc, #28]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001144:	f00d fbc6 	bl	800e8d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800114e:	f000 fe2a 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001152:	4803      	ldr	r0, [pc, #12]	@ (8001160 <MX_TIM1_Init+0x168>)
 8001154:	f001 f93e 	bl	80023d4 <HAL_TIM_MspPostInit>

}
 8001158:	bf00      	nop
 800115a:	3770      	adds	r7, #112	@ 0x70
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	240003a8 	.word	0x240003a8
 8001164:	40010000 	.word	0x40010000

08001168 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800116c:	4b10      	ldr	r3, [pc, #64]	@ (80011b0 <MX_TIM16_Init+0x48>)
 800116e:	4a11      	ldr	r2, [pc, #68]	@ (80011b4 <MX_TIM16_Init+0x4c>)
 8001170:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 528;
 8001172:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <MX_TIM16_Init+0x48>)
 8001174:	f44f 7204 	mov.w	r2, #528	@ 0x210
 8001178:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <MX_TIM16_Init+0x48>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 8001180:	4b0b      	ldr	r3, [pc, #44]	@ (80011b0 <MX_TIM16_Init+0x48>)
 8001182:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001186:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001188:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <MX_TIM16_Init+0x48>)
 800118a:	2200      	movs	r2, #0
 800118c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800118e:	4b08      	ldr	r3, [pc, #32]	@ (80011b0 <MX_TIM16_Init+0x48>)
 8001190:	2200      	movs	r2, #0
 8001192:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <MX_TIM16_Init+0x48>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800119a:	4805      	ldr	r0, [pc, #20]	@ (80011b0 <MX_TIM16_Init+0x48>)
 800119c:	f00c fa5e 	bl	800d65c <HAL_TIM_Base_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80011a6:	f000 fdfe 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	240003f4 	.word	0x240003f4
 80011b4:	40014400 	.word	0x40014400

080011b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011bc:	4b22      	ldr	r3, [pc, #136]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011be:	4a23      	ldr	r2, [pc, #140]	@ (800124c <MX_USART1_UART_Init+0x94>)
 80011c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011c2:	4b21      	ldr	r3, [pc, #132]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011de:	220c      	movs	r2, #12
 80011e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e2:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ee:	4b16      	ldr	r3, [pc, #88]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011f4:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011fa:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001200:	4811      	ldr	r0, [pc, #68]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 8001202:	f00d fc11 	bl	800ea28 <HAL_UART_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800120c:	f000 fdcb 	bl	8001da6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001210:	2100      	movs	r1, #0
 8001212:	480d      	ldr	r0, [pc, #52]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 8001214:	f00e fdab 	bl	800fd6e <HAL_UARTEx_SetTxFifoThreshold>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800121e:	f000 fdc2 	bl	8001da6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001222:	2100      	movs	r1, #0
 8001224:	4808      	ldr	r0, [pc, #32]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 8001226:	f00e fde0 	bl	800fdea <HAL_UARTEx_SetRxFifoThreshold>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001230:	f000 fdb9 	bl	8001da6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001234:	4804      	ldr	r0, [pc, #16]	@ (8001248 <MX_USART1_UART_Init+0x90>)
 8001236:	f00e fd61 	bl	800fcfc <HAL_UARTEx_DisableFifoMode>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001240:	f000 fdb1 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	24000440 	.word	0x24000440
 800124c:	40011000 	.word	0x40011000

08001250 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001254:	4b22      	ldr	r3, [pc, #136]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001256:	4a23      	ldr	r2, [pc, #140]	@ (80012e4 <MX_USART2_UART_Init+0x94>)
 8001258:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800125a:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 800125c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001260:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001262:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800126e:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001274:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001276:	220c      	movs	r2, #12
 8001278:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800127a:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001286:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001288:	2200      	movs	r2, #0
 800128a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 800128e:	2200      	movs	r2, #0
 8001290:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 8001294:	2200      	movs	r2, #0
 8001296:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001298:	4811      	ldr	r0, [pc, #68]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 800129a:	f00d fbc5 	bl	800ea28 <HAL_UART_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80012a4:	f000 fd7f 	bl	8001da6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012a8:	2100      	movs	r1, #0
 80012aa:	480d      	ldr	r0, [pc, #52]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 80012ac:	f00e fd5f 	bl	800fd6e <HAL_UARTEx_SetTxFifoThreshold>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80012b6:	f000 fd76 	bl	8001da6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ba:	2100      	movs	r1, #0
 80012bc:	4808      	ldr	r0, [pc, #32]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 80012be:	f00e fd94 	bl	800fdea <HAL_UARTEx_SetRxFifoThreshold>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80012c8:	f000 fd6d 	bl	8001da6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <MX_USART2_UART_Init+0x90>)
 80012ce:	f00e fd15 	bl	800fcfc <HAL_UARTEx_DisableFifoMode>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012d8:	f000 fd65 	bl	8001da6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	240004d4 	.word	0x240004d4
 80012e4:	40004400 	.word	0x40004400

080012e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <MX_DMA_Init+0x3c>)
 80012f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001324 <MX_DMA_Init+0x3c>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80012fe:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <MX_DMA_Init+0x3c>)
 8001300:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800130c:	2200      	movs	r2, #0
 800130e:	2100      	movs	r1, #0
 8001310:	200b      	movs	r0, #11
 8001312:	f003 fcca 	bl	8004caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001316:	200b      	movs	r0, #11
 8001318:	f003 fce1 	bl	8004cde <HAL_NVIC_EnableIRQ>

}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	58024400 	.word	0x58024400

08001328 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08e      	sub	sp, #56	@ 0x38
 800132c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	60da      	str	r2, [r3, #12]
 800133c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800133e:	4b67      	ldr	r3, [pc, #412]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001344:	4a65      	ldr	r2, [pc, #404]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800134a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800134e:	4b63      	ldr	r3, [pc, #396]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001354:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001358:	623b      	str	r3, [r7, #32]
 800135a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135c:	4b5f      	ldr	r3, [pc, #380]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 800135e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001362:	4a5e      	ldr	r2, [pc, #376]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001364:	f043 0304 	orr.w	r3, r3, #4
 8001368:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800136c:	4b5b      	ldr	r3, [pc, #364]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 800136e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	61fb      	str	r3, [r7, #28]
 8001378:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	4b58      	ldr	r3, [pc, #352]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001380:	4a56      	ldr	r2, [pc, #344]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001382:	f043 0301 	orr.w	r3, r3, #1
 8001386:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800138a:	4b54      	ldr	r3, [pc, #336]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 800138c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	61bb      	str	r3, [r7, #24]
 8001396:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001398:	4b50      	ldr	r3, [pc, #320]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139e:	4a4f      	ldr	r2, [pc, #316]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a8:	4b4c      	ldr	r3, [pc, #304]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013b6:	4b49      	ldr	r3, [pc, #292]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013bc:	4a47      	ldr	r2, [pc, #284]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013be:	f043 0320 	orr.w	r3, r3, #32
 80013c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c6:	4b45      	ldr	r3, [pc, #276]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013cc:	f003 0320 	and.w	r3, r3, #32
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013d4:	4b41      	ldr	r3, [pc, #260]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013da:	4a40      	ldr	r2, [pc, #256]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013dc:	f043 0310 	orr.w	r3, r3, #16
 80013e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013e4:	4b3d      	ldr	r3, [pc, #244]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ea:	f003 0310 	and.w	r3, r3, #16
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013f2:	4b3a      	ldr	r3, [pc, #232]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f8:	4a38      	ldr	r2, [pc, #224]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 80013fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001402:	4b36      	ldr	r3, [pc, #216]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001410:	4b32      	ldr	r3, [pc, #200]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001416:	4a31      	ldr	r2, [pc, #196]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001418:	f043 0308 	orr.w	r3, r3, #8
 800141c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001420:	4b2e      	ldr	r3, [pc, #184]	@ (80014dc <MX_GPIO_Init+0x1b4>)
 8001422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, START_BUTTON_LED_Pin|RTDS_Pin, GPIO_PIN_RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	2103      	movs	r1, #3
 8001432:	482b      	ldr	r0, [pc, #172]	@ (80014e0 <MX_GPIO_Init+0x1b8>)
 8001434:	f007 f90e 	bl	8008654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_Data_GPIO_Port, DS18B20_Data_Pin, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800143e:	4829      	ldr	r0, [pc, #164]	@ (80014e4 <MX_GPIO_Init+0x1bc>)
 8001440:	f007 f908 	bl	8008654 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : START_BUTTON_LED_Pin RTDS_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_LED_Pin|RTDS_Pin;
 8001444:	2303      	movs	r3, #3
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001454:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001458:	4619      	mov	r1, r3
 800145a:	4821      	ldr	r0, [pc, #132]	@ (80014e0 <MX_GPIO_Init+0x1b8>)
 800145c:	f006 ff3a 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MICROSD_DET_Pin */
  GPIO_InitStruct.Pin = MICROSD_DET_Pin;
 8001460:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001466:	2300      	movs	r3, #0
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MICROSD_DET_GPIO_Port, &GPIO_InitStruct);
 800146e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001472:	4619      	mov	r1, r3
 8001474:	481c      	ldr	r0, [pc, #112]	@ (80014e8 <MX_GPIO_Init+0x1c0>)
 8001476:	f006 ff2d 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Data_Pin */
  GPIO_InitStruct.Pin = DS18B20_Data_Pin;
 800147a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001480:	2301      	movs	r3, #1
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(DS18B20_Data_GPIO_Port, &GPIO_InitStruct);
 800148c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001490:	4619      	mov	r1, r3
 8001492:	4814      	ldr	r0, [pc, #80]	@ (80014e4 <MX_GPIO_Init+0x1bc>)
 8001494:	f006 ff1e 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149c:	2300      	movs	r3, #0
 800149e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80014a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a8:	4619      	mov	r1, r3
 80014aa:	4810      	ldr	r0, [pc, #64]	@ (80014ec <MX_GPIO_Init+0x1c4>)
 80014ac:	f006 ff12 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014b0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 80014c2:	2302      	movs	r3, #2
 80014c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ca:	4619      	mov	r1, r3
 80014cc:	4807      	ldr	r0, [pc, #28]	@ (80014ec <MX_GPIO_Init+0x1c4>)
 80014ce:	f006 ff01 	bl	80082d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014d2:	bf00      	nop
 80014d4:	3738      	adds	r7, #56	@ 0x38
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	58024400 	.word	0x58024400
 80014e0:	58020800 	.word	0x58020800
 80014e4:	58021000 	.word	0x58021000
 80014e8:	58021400 	.word	0x58021400
 80014ec:	58021800 	.word	0x58021800

080014f0 <print>:

/* USER CODE BEGIN 4 */
void print(char uart_buffer[]) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	4909      	ldr	r1, [pc, #36]	@ (8001520 <print+0x30>)
 80014fc:	4809      	ldr	r0, [pc, #36]	@ (8001524 <print+0x34>)
 80014fe:	f010 fbe9 	bl	8011cd4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) uart_msg, strlen(uart_msg),
 8001502:	4808      	ldr	r0, [pc, #32]	@ (8001524 <print+0x34>)
 8001504:	f7fe ff04 	bl	8000310 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	b29a      	uxth	r2, r3
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
 8001510:	4904      	ldr	r1, [pc, #16]	@ (8001524 <print+0x34>)
 8001512:	4805      	ldr	r0, [pc, #20]	@ (8001528 <print+0x38>)
 8001514:	f00d fad8 	bl	800eac8 <HAL_UART_Transmit>
	HAL_MAX_DELAY);

}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	0801282c 	.word	0x0801282c
 8001524:	240016b0 	.word	0x240016b0
 8001528:	240004d4 	.word	0x240004d4

0800152c <printValue>:

void printValue(int value) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%hu \n\r", value);
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	4909      	ldr	r1, [pc, #36]	@ (800155c <printValue+0x30>)
 8001538:	4809      	ldr	r0, [pc, #36]	@ (8001560 <printValue+0x34>)
 800153a:	f010 fbcb 	bl	8011cd4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) uart_msg, strlen(uart_msg),
 800153e:	4808      	ldr	r0, [pc, #32]	@ (8001560 <printValue+0x34>)
 8001540:	f7fe fee6 	bl	8000310 <strlen>
 8001544:	4603      	mov	r3, r0
 8001546:	b29a      	uxth	r2, r3
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
 800154c:	4904      	ldr	r1, [pc, #16]	@ (8001560 <printValue+0x34>)
 800154e:	4805      	ldr	r0, [pc, #20]	@ (8001564 <printValue+0x38>)
 8001550:	f00d faba 	bl	800eac8 <HAL_UART_Transmit>
	HAL_MAX_DELAY);

}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	08012834 	.word	0x08012834
 8001560:	240016b0 	.word	0x240016b0
 8001564:	240004d4 	.word	0x240004d4

08001568 <HAL_ADC_ConvCpltCallback>:
	sprintf(uart_msg, "0x%02X \n\r", value);
	HAL_UART_Transmit(&huart2, (uint8_t*) uart_msg, strlen(uart_msg),
	HAL_MAX_DELAY);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	s1_aceleracion = buffer_adc[0];
 8001570:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <HAL_ADC_ConvCpltCallback+0x34>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	461a      	mov	r2, r3
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x38>)
 8001578:	601a      	str	r2, [r3, #0]
	s2_aceleracion = buffer_adc[1];
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <HAL_ADC_ConvCpltCallback+0x34>)
 800157c:	885b      	ldrh	r3, [r3, #2]
 800157e:	461a      	mov	r2, r3
 8001580:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001582:	601a      	str	r2, [r3, #0]
	s_freno = buffer_adc[2];
 8001584:	4b05      	ldr	r3, [pc, #20]	@ (800159c <HAL_ADC_ConvCpltCallback+0x34>)
 8001586:	889b      	ldrh	r3, [r3, #4]
 8001588:	461a      	mov	r2, r3
 800158a:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <HAL_ADC_ConvCpltCallback+0x40>)
 800158c:	601a      	str	r2, [r3, #0]
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	2400166c 	.word	0x2400166c
 80015a0:	24001674 	.word	0x24001674
 80015a4:	24001678 	.word	0x24001678
 80015a8:	24001694 	.word	0x24001694

080015ac <HAL_FDCAN_RxFifo0Callback>:
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
		Error_Handler();
	}
}

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80ba 	beq.w	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
		/* Retreive Rx messages from RX FIFO0 */

		if (hfdcan->Instance == FDCAN1) {
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a5e      	ldr	r2, [pc, #376]	@ (8001740 <HAL_FDCAN_RxFifo0Callback+0x194>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	f040 8081 	bne.w	80016d0 <HAL_FDCAN_RxFifo0Callback+0x124>
			if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv,
 80015ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 80015d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001748 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 80015d2:	2140      	movs	r1, #64	@ 0x40
 80015d4:	485d      	ldr	r0, [pc, #372]	@ (800174c <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 80015d6:	f005 ff4b 	bl	8007470 <HAL_FDCAN_GetRxMessage>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f040 80aa 	bne.w	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					RxData_Inv) == HAL_OK) {
				switch (RxHeader_Inv.Identifier) {
 80015e2:	4b59      	ldr	r3, [pc, #356]	@ (8001748 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f240 4266 	movw	r2, #1126	@ 0x466
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d037      	beq.n	800165e <HAL_FDCAN_RxFifo0Callback+0xb2>
 80015ee:	f240 4266 	movw	r2, #1126	@ 0x466
 80015f2:	4293      	cmp	r3, r2
 80015f4:	f200 809f 	bhi.w	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
 80015f8:	f240 4262 	movw	r2, #1122	@ 0x462
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d004      	beq.n	800160a <HAL_FDCAN_RxFifo0Callback+0x5e>
 8001600:	f240 4263 	movw	r2, #1123	@ 0x463
 8001604:	4293      	cmp	r3, r2
 8001606:	d010      	beq.n	800162a <HAL_FDCAN_RxFifo0Callback+0x7e>
			}

		}

	}
}
 8001608:	e095      	b.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					state = RxData_Inv[2] >> 0x1;
 800160a:	4b4e      	ldr	r3, [pc, #312]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800160c:	789b      	ldrb	r3, [r3, #2]
 800160e:	085b      	lsrs	r3, r3, #1
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b4f      	ldr	r3, [pc, #316]	@ (8001750 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 8001614:	701a      	strb	r2, [r3, #0]
					if (state == 10) {
 8001616:	4b4e      	ldr	r3, [pc, #312]	@ (8001750 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b0a      	cmp	r3, #10
 800161c:	f040 8084 	bne.w	8001728 <HAL_FDCAN_RxFifo0Callback+0x17c>
						error = RxData_Inv[0];
 8001620:	4b48      	ldr	r3, [pc, #288]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001622:	781a      	ldrb	r2, [r3, #0]
 8001624:	4b4b      	ldr	r3, [pc, #300]	@ (8001754 <HAL_FDCAN_RxFifo0Callback+0x1a8>)
 8001626:	701a      	strb	r2, [r3, #0]
					break;
 8001628:	e07e      	b.n	8001728 <HAL_FDCAN_RxFifo0Callback+0x17c>
					e_machine_rpm = (RxData_Inv[7] & 0x0F << 16)
 800162a:	4b46      	ldr	r3, [pc, #280]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800162c:	79db      	ldrb	r3, [r3, #7]
 800162e:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
							| RxData_Inv[8] << 8 | RxData_Inv[5];
 8001632:	4b44      	ldr	r3, [pc, #272]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001634:	7a1b      	ldrb	r3, [r3, #8]
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	4313      	orrs	r3, r2
 800163a:	4a42      	ldr	r2, [pc, #264]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 800163c:	7952      	ldrb	r2, [r2, #5]
 800163e:	4313      	orrs	r3, r2
					e_machine_rpm = (RxData_Inv[7] & 0x0F << 16)
 8001640:	4a45      	ldr	r2, [pc, #276]	@ (8001758 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 8001642:	6013      	str	r3, [r2, #0]
					if (e_machine_rpm & 0x80000) {
 8001644:	4b44      	ldr	r3, [pc, #272]	@ (8001758 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d06d      	beq.n	800172c <HAL_FDCAN_RxFifo0Callback+0x180>
						e_machine_rpm |= 0xFFF0000;
 8001650:	4b41      	ldr	r3, [pc, #260]	@ (8001758 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b41      	ldr	r3, [pc, #260]	@ (800175c <HAL_FDCAN_RxFifo0Callback+0x1b0>)
 8001656:	4313      	orrs	r3, r2
 8001658:	4a3f      	ldr	r2, [pc, #252]	@ (8001758 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 800165a:	6013      	str	r3, [r2, #0]
					break;
 800165c:	e066      	b.n	800172c <HAL_FDCAN_RxFifo0Callback+0x180>
					if (RxHeader_Inv.DataLength == 6) {
 800165e:	4b3a      	ldr	r3, [pc, #232]	@ (8001748 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	2b06      	cmp	r3, #6
 8001664:	d164      	bne.n	8001730 <HAL_FDCAN_RxFifo0Callback+0x184>
						if (config_inv_lectura_v == 0) {
 8001666:	4b3e      	ldr	r3, [pc, #248]	@ (8001760 <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d103      	bne.n	8001676 <HAL_FDCAN_RxFifo0Callback+0xca>
							config_inv_lectura_v = 1;
 800166e:	4b3c      	ldr	r3, [pc, #240]	@ (8001760 <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 8001670:	2201      	movs	r2, #1
 8001672:	601a      	str	r2, [r3, #0]
					break;
 8001674:	e05c      	b.n	8001730 <HAL_FDCAN_RxFifo0Callback+0x184>
						} else if (config_inv_lectura_v == 1) {
 8001676:	4b3a      	ldr	r3, [pc, #232]	@ (8001760 <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d158      	bne.n	8001730 <HAL_FDCAN_RxFifo0Callback+0x184>
							inv_dc_bus_voltage = (int) RxData_Inv[1] << 8
 800167e:	4b31      	ldr	r3, [pc, #196]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001680:	785b      	ldrb	r3, [r3, #1]
 8001682:	021b      	lsls	r3, r3, #8
									| (int) RxData_Inv[0];
 8001684:	4a2f      	ldr	r2, [pc, #188]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001686:	7812      	ldrb	r2, [r2, #0]
 8001688:	4313      	orrs	r3, r2
							inv_dc_bus_voltage = (int) RxData_Inv[1] << 8
 800168a:	4a36      	ldr	r2, [pc, #216]	@ (8001764 <HAL_FDCAN_RxFifo0Callback+0x1b8>)
 800168c:	6013      	str	r3, [r2, #0]
							inv_dc_bus_power = (int) RxData_Inv[2] << 8
 800168e:	4b2d      	ldr	r3, [pc, #180]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001690:	789b      	ldrb	r3, [r3, #2]
 8001692:	021b      	lsls	r3, r3, #8
									| (int) RxData_Inv[1];
 8001694:	4a2b      	ldr	r2, [pc, #172]	@ (8001744 <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001696:	7852      	ldrb	r2, [r2, #1]
 8001698:	4313      	orrs	r3, r2
							inv_dc_bus_power = (int) RxData_Inv[2] << 8
 800169a:	4a33      	ldr	r2, [pc, #204]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 800169c:	6013      	str	r3, [r2, #0]
							inv_dc_bus_power = inv_dc_bus_power >> 2;//Bits 10 to 16
 800169e:	4b32      	ldr	r3, [pc, #200]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	109b      	asrs	r3, r3, #2
 80016a4:	4a30      	ldr	r2, [pc, #192]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016a6:	6013      	str	r3, [r2, #0]
							if (inv_dc_bus_power & 0x2000) {//Check for bit signing
 80016a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <HAL_FDCAN_RxFifo0Callback+0x114>
								inv_dc_bus_power |= 0xC000;
 80016b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016be:	6013      	str	r3, [r2, #0]
							inv_dc_bus_power = inv_dc_bus_power * 32767; //Scale factor
 80016c0:	4b29      	ldr	r3, [pc, #164]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	4613      	mov	r3, r2
 80016c6:	03db      	lsls	r3, r3, #15
 80016c8:	1a9b      	subs	r3, r3, r2
 80016ca:	4a27      	ldr	r2, [pc, #156]	@ (8001768 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016cc:	6013      	str	r3, [r2, #0]
					break;
 80016ce:	e02f      	b.n	8001730 <HAL_FDCAN_RxFifo0Callback+0x184>
		} else if (hfdcan->Instance == FDCAN2) {
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a25      	ldr	r2, [pc, #148]	@ (800176c <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d12d      	bne.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_Acu,
 80016da:	4b25      	ldr	r3, [pc, #148]	@ (8001770 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 80016dc:	4a25      	ldr	r2, [pc, #148]	@ (8001774 <HAL_FDCAN_RxFifo0Callback+0x1c8>)
 80016de:	2140      	movs	r1, #64	@ 0x40
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f005 fec5 	bl	8007470 <HAL_FDCAN_GetRxMessage>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d124      	bne.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
				switch (RxHeader_Acu.Identifier) {
 80016ec:	4b21      	ldr	r3, [pc, #132]	@ (8001774 <HAL_FDCAN_RxFifo0Callback+0x1c8>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b20      	cmp	r3, #32
 80016f2:	d003      	beq.n	80016fc <HAL_FDCAN_RxFifo0Callback+0x150>
 80016f4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80016f8:	d008      	beq.n	800170c <HAL_FDCAN_RxFifo0Callback+0x160>
}
 80016fa:	e01c      	b.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					if (RxData_Acu[0] == 0) {
 80016fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001770 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d117      	bne.n	8001734 <HAL_FDCAN_RxFifo0Callback+0x188>
						precarga_inv = 1;
 8001704:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <HAL_FDCAN_RxFifo0Callback+0x1cc>)
 8001706:	2201      	movs	r2, #1
 8001708:	601a      	str	r2, [r3, #0]
					break;
 800170a:	e013      	b.n	8001734 <HAL_FDCAN_RxFifo0Callback+0x188>
					v_celda_min = (int) (RxData_Acu[0] << 8 | RxData_Acu[1]);
 800170c:	4b18      	ldr	r3, [pc, #96]	@ (8001770 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	4a17      	ldr	r2, [pc, #92]	@ (8001770 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 8001714:	7852      	ldrb	r2, [r2, #1]
 8001716:	4313      	orrs	r3, r2
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001720:	4b16      	ldr	r3, [pc, #88]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x1d0>)
 8001722:	edc3 7a00 	vstr	s15, [r3]
					break;
 8001726:	e006      	b.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 8001728:	bf00      	nop
 800172a:	e004      	b.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 800172c:	bf00      	nop
 800172e:	e002      	b.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 8001730:	bf00      	nop
 8001732:	e000      	b.n	8001736 <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 8001734:	bf00      	nop
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	4000a000 	.word	0x4000a000
 8001744:	24000608 	.word	0x24000608
 8001748:	2400058c 	.word	0x2400058c
 800174c:	240001ec 	.word	0x240001ec
 8001750:	240016a2 	.word	0x240016a2
 8001754:	2400180e 	.word	0x2400180e
 8001758:	24001668 	.word	0x24001668
 800175c:	0fff0000 	.word	0x0fff0000
 8001760:	2400008c 	.word	0x2400008c
 8001764:	24001660 	.word	0x24001660
 8001768:	24001664 	.word	0x24001664
 800176c:	4000a400 	.word	0x4000a400
 8001770:	24000618 	.word	0x24000618
 8001774:	240005d8 	.word	0x240005d8
 8001778:	24000088 	.word	0x24000088
 800177c:	24000008 	.word	0x24000008

08001780 <setTorque>:
		sum += lecturas[i];
	}
	return sum / N_LECTURAS;
}

uint16_t setTorque() {
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
	// Leemos sensores de posición del pedal de acelaración

	int s1_aceleracion_filtr = LPF_EMA_Update(&s1_filt, s1_aceleracion);
 8001786:	4ba6      	ldr	r3, [pc, #664]	@ (8001a20 <setTorque+0x2a0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	ee07 3a90 	vmov	s15, r3
 800178e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001792:	eeb0 0a67 	vmov.f32	s0, s15
 8001796:	48a3      	ldr	r0, [pc, #652]	@ (8001a24 <setTorque+0x2a4>)
 8001798:	f7fe ffc3 	bl	8000722 <LPF_EMA_Update>
 800179c:	eef0 7a40 	vmov.f32	s15, s0
 80017a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a4:	ee17 3a90 	vmov	r3, s15
 80017a8:	60fb      	str	r3, [r7, #12]
	int s2_aceleracion_filtr = LPF_EMA_Update(&s2_filt, s2_aceleracion);
 80017aa:	4b9f      	ldr	r3, [pc, #636]	@ (8001a28 <setTorque+0x2a8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017b6:	eeb0 0a67 	vmov.f32	s0, s15
 80017ba:	489c      	ldr	r0, [pc, #624]	@ (8001a2c <setTorque+0x2ac>)
 80017bc:	f7fe ffb1 	bl	8000722 <LPF_EMA_Update>
 80017c0:	eef0 7a40 	vmov.f32	s15, s0
 80017c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c8:	ee17 3a90 	vmov	r3, s15
 80017cc:	60bb      	str	r3, [r7, #8]
	print("Sensor freno: ");
	printValue(s_freno);
#endif

	// Calculamos % torque  en función de la posición de los sensores
	s1_aceleracion_aux = (s1_aceleracion_filtr - 1886) / (29.4 - 18.86);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f2a3 735e 	subw	r3, r3, #1886	@ 0x75e
 80017d4:	ee07 3a90 	vmov	s15, r3
 80017d8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80017dc:	ed9f 5b84 	vldr	d5, [pc, #528]	@ 80019f0 <setTorque+0x270>
 80017e0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80017e4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80017e8:	ee17 2a90 	vmov	r2, s15
 80017ec:	4b90      	ldr	r3, [pc, #576]	@ (8001a30 <setTorque+0x2b0>)
 80017ee:	601a      	str	r2, [r3, #0]
	if (s1_aceleracion_aux < 0) {
 80017f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001a30 <setTorque+0x2b0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	da03      	bge.n	8001800 <setTorque+0x80>
		s1_aceleracion_aux = 0;
 80017f8:	4b8d      	ldr	r3, [pc, #564]	@ (8001a30 <setTorque+0x2b0>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	e006      	b.n	800180e <setTorque+0x8e>
	} else if (s1_aceleracion_aux > 100) {
 8001800:	4b8b      	ldr	r3, [pc, #556]	@ (8001a30 <setTorque+0x2b0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b64      	cmp	r3, #100	@ 0x64
 8001806:	dd02      	ble.n	800180e <setTorque+0x8e>
		s1_aceleracion_aux = 100;
 8001808:	4b89      	ldr	r3, [pc, #548]	@ (8001a30 <setTorque+0x2b0>)
 800180a:	2264      	movs	r2, #100	@ 0x64
 800180c:	601a      	str	r2, [r3, #0]
	}

	s2_aceleracion_aux = (s2_aceleracion_filtr - 1780) / (25.27 - 17.8);
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	f2a3 63f4 	subw	r3, r3, #1780	@ 0x6f4
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800181c:	ed9f 5b76 	vldr	d5, [pc, #472]	@ 80019f8 <setTorque+0x278>
 8001820:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001824:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001828:	ee17 2a90 	vmov	r2, s15
 800182c:	4b81      	ldr	r3, [pc, #516]	@ (8001a34 <setTorque+0x2b4>)
 800182e:	601a      	str	r2, [r3, #0]
	if (s2_aceleracion_aux < 0) {
 8001830:	4b80      	ldr	r3, [pc, #512]	@ (8001a34 <setTorque+0x2b4>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	da03      	bge.n	8001840 <setTorque+0xc0>
		s2_aceleracion_aux = 0;
 8001838:	4b7e      	ldr	r3, [pc, #504]	@ (8001a34 <setTorque+0x2b4>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	e006      	b.n	800184e <setTorque+0xce>
	} else if (s2_aceleracion_aux > 100) {
 8001840:	4b7c      	ldr	r3, [pc, #496]	@ (8001a34 <setTorque+0x2b4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b64      	cmp	r3, #100	@ 0x64
 8001846:	dd02      	ble.n	800184e <setTorque+0xce>
		s2_aceleracion_aux = 100;
 8001848:	4b7a      	ldr	r3, [pc, #488]	@ (8001a34 <setTorque+0x2b4>)
 800184a:	2264      	movs	r2, #100	@ 0x64
 800184c:	601a      	str	r2, [r3, #0]
	printValue(s2_aceleracion_aux);
	print("");
#endif

	// Torque enviado es la media de los dos sensores
	if(s1_aceleracion_aux > 8 && s2_aceleracion_aux > 8){
 800184e:	4b78      	ldr	r3, [pc, #480]	@ (8001a30 <setTorque+0x2b0>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b08      	cmp	r3, #8
 8001854:	dd10      	ble.n	8001878 <setTorque+0xf8>
 8001856:	4b77      	ldr	r3, [pc, #476]	@ (8001a34 <setTorque+0x2b4>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b08      	cmp	r3, #8
 800185c:	dd0c      	ble.n	8001878 <setTorque+0xf8>
		torque_total = (s1_aceleracion_aux + s2_aceleracion_aux) / 2;
 800185e:	4b74      	ldr	r3, [pc, #464]	@ (8001a30 <setTorque+0x2b0>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4b74      	ldr	r3, [pc, #464]	@ (8001a34 <setTorque+0x2b4>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	2b00      	cmp	r3, #0
 800186a:	da00      	bge.n	800186e <setTorque+0xee>
 800186c:	3301      	adds	r3, #1
 800186e:	105b      	asrs	r3, r3, #1
 8001870:	b29a      	uxth	r2, r3
 8001872:	4b71      	ldr	r3, [pc, #452]	@ (8001a38 <setTorque+0x2b8>)
 8001874:	801a      	strh	r2, [r3, #0]
 8001876:	e002      	b.n	800187e <setTorque+0xfe>
	}
	else{
		torque_total = 0;
 8001878:	4b6f      	ldr	r3, [pc, #444]	@ (8001a38 <setTorque+0x2b8>)
 800187a:	2200      	movs	r2, #0
 800187c:	801a      	strh	r2, [r3, #0]
	}

	// Por debajo de un 10% no acelera y por encima de un 90% esta a tope
	if (torque_total < 10) {
 800187e:	4b6e      	ldr	r3, [pc, #440]	@ (8001a38 <setTorque+0x2b8>)
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	2b09      	cmp	r3, #9
 8001884:	d803      	bhi.n	800188e <setTorque+0x10e>
		torque_total = 0;
 8001886:	4b6c      	ldr	r3, [pc, #432]	@ (8001a38 <setTorque+0x2b8>)
 8001888:	2200      	movs	r2, #0
 800188a:	801a      	strh	r2, [r3, #0]
 800188c:	e006      	b.n	800189c <setTorque+0x11c>
	} else if (torque_total > 90) {
 800188e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a38 <setTorque+0x2b8>)
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	2b5a      	cmp	r3, #90	@ 0x5a
 8001894:	d902      	bls.n	800189c <setTorque+0x11c>
		torque_total = 100;
 8001896:	4b68      	ldr	r3, [pc, #416]	@ (8001a38 <setTorque+0x2b8>)
 8001898:	2264      	movs	r2, #100	@ 0x64
 800189a:	801a      	strh	r2, [r3, #0]
	}

	// Comprobamos EV 2.3 APPS/Brake Pedal Plausibility Check
	// En caso de que se esté pisando el freno y mas de un 25% del pedal para. Se resetea
	// solo si el acelerador vuelve por debajo del 5%
	if (s_freno > UMBRAL_FRENO_APPS && torque_total > 25) {
 800189c:	4b67      	ldr	r3, [pc, #412]	@ (8001a3c <setTorque+0x2bc>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80018a4:	4293      	cmp	r3, r2
 80018a6:	dd0a      	ble.n	80018be <setTorque+0x13e>
 80018a8:	4b63      	ldr	r3, [pc, #396]	@ (8001a38 <setTorque+0x2b8>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	2b19      	cmp	r3, #25
 80018ae:	d906      	bls.n	80018be <setTorque+0x13e>
		print("EV_2_3");
 80018b0:	4863      	ldr	r0, [pc, #396]	@ (8001a40 <setTorque+0x2c0>)
 80018b2:	f7ff fe1d 	bl	80014f0 <print>
		flag_EV_2_3 = 1;
 80018b6:	4b63      	ldr	r3, [pc, #396]	@ (8001a44 <setTorque+0x2c4>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	e00c      	b.n	80018d8 <setTorque+0x158>
	} else if (s_freno < UMBRAL_FRENO_APPS && torque_total < 5) {
 80018be:	4b5f      	ldr	r3, [pc, #380]	@ (8001a3c <setTorque+0x2bc>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80018c6:	4293      	cmp	r3, r2
 80018c8:	dc06      	bgt.n	80018d8 <setTorque+0x158>
 80018ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001a38 <setTorque+0x2b8>)
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d802      	bhi.n	80018d8 <setTorque+0x158>
		flag_EV_2_3 = 0;
 80018d2:	4b5c      	ldr	r3, [pc, #368]	@ (8001a44 <setTorque+0x2c4>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
	}
	// If an implausibility occurs between the values of the APPSs and persists for more than
	// 100ms The power to the motor(s) must be immediately shut down completely
	// T11.8.9 Implausibility is defined as a deviation of more than ten percentage points
	// pedal travel between any of the used APPSs
	if (abs(s1_aceleracion_aux - s2_aceleracion_aux) > 10) {
 80018d8:	4b55      	ldr	r3, [pc, #340]	@ (8001a30 <setTorque+0x2b0>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b55      	ldr	r3, [pc, #340]	@ (8001a34 <setTorque+0x2b4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	bfb8      	it	lt
 80018e6:	425b      	neglt	r3, r3
 80018e8:	2b0a      	cmp	r3, #10
 80018ea:	dd06      	ble.n	80018fa <setTorque+0x17a>

		//if (HAL_GetTick() - last_time_t_11_8 > 100) {
			print("T11.8.9");
 80018ec:	4856      	ldr	r0, [pc, #344]	@ (8001a48 <setTorque+0x2c8>)
 80018ee:	f7ff fdff 	bl	80014f0 <print>
			flag_T11_8_9 = 1;
 80018f2:	4b56      	ldr	r3, [pc, #344]	@ (8001a4c <setTorque+0x2cc>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	e007      	b.n	800190a <setTorque+0x18a>
		//}

	} else {
		last_time_t_11_8 = HAL_GetTick();
 80018fa:	f001 f82d 	bl	8002958 <HAL_GetTick>
 80018fe:	4603      	mov	r3, r0
 8001900:	4a53      	ldr	r2, [pc, #332]	@ (8001a50 <setTorque+0x2d0>)
 8001902:	6013      	str	r3, [r2, #0]
		flag_T11_8_9 = 0;
 8001904:	4b51      	ldr	r3, [pc, #324]	@ (8001a4c <setTorque+0x2cc>)
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
	}

	if (flag_EV_2_3 || flag_T11_8_9) {
 800190a:	4b4e      	ldr	r3, [pc, #312]	@ (8001a44 <setTorque+0x2c4>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
	print("Torque total solicitado: ");
	printValue(torque_total);
#endif

	// Limitación del torque en función de la carga
	if (v_celda_min < 3500) {
 8001910:	4b50      	ldr	r3, [pc, #320]	@ (8001a54 <setTorque+0x2d4>)
 8001912:	edd3 7a00 	vldr	s15, [r3]
 8001916:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001a58 <setTorque+0x2d8>
 800191a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800191e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001922:	d53a      	bpl.n	800199a <setTorque+0x21a>
		if (v_celda_min > 2800) {
 8001924:	4b4b      	ldr	r3, [pc, #300]	@ (8001a54 <setTorque+0x2d4>)
 8001926:	edd3 7a00 	vldr	s15, [r3]
 800192a:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001a5c <setTorque+0x2dc>
 800192e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	dd1f      	ble.n	8001978 <setTorque+0x1f8>
			torque_limitado = torque_total * (1.357 * v_celda_min - 3750)
 8001938:	4b3f      	ldr	r3, [pc, #252]	@ (8001a38 <setTorque+0x2b8>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	ee07 3a90 	vmov	s15, r3
 8001940:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001944:	4b43      	ldr	r3, [pc, #268]	@ (8001a54 <setTorque+0x2d4>)
 8001946:	edd3 7a00 	vldr	s15, [r3]
 800194a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800194e:	ed9f 5b2c 	vldr	d5, [pc, #176]	@ 8001a00 <setTorque+0x280>
 8001952:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001956:	ed9f 5b2c 	vldr	d5, [pc, #176]	@ 8001a08 <setTorque+0x288>
 800195a:	ee37 7b45 	vsub.f64	d7, d7, d5
 800195e:	ee26 6b07 	vmul.f64	d6, d6, d7
					/ 1000;
 8001962:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8001a10 <setTorque+0x290>
 8001966:	ee86 7b05 	vdiv.f64	d7, d6, d5
			torque_limitado = torque_total * (1.357 * v_celda_min - 3750)
 800196a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800196e:	ee17 2a90 	vmov	r2, s15
 8001972:	4b3b      	ldr	r3, [pc, #236]	@ (8001a60 <setTorque+0x2e0>)
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	e015      	b.n	80019a4 <setTorque+0x224>
		} else {
			torque_limitado = torque_total * 0.05;
 8001978:	4b2f      	ldr	r3, [pc, #188]	@ (8001a38 <setTorque+0x2b8>)
 800197a:	881b      	ldrh	r3, [r3, #0]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001984:	ed9f 6b24 	vldr	d6, [pc, #144]	@ 8001a18 <setTorque+0x298>
 8001988:	ee27 7b06 	vmul.f64	d7, d7, d6
 800198c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001990:	ee17 2a90 	vmov	r2, s15
 8001994:	4b32      	ldr	r3, [pc, #200]	@ (8001a60 <setTorque+0x2e0>)
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	e004      	b.n	80019a4 <setTorque+0x224>
		}
	} else {
		torque_limitado = torque_total;
 800199a:	4b27      	ldr	r3, [pc, #156]	@ (8001a38 <setTorque+0x2b8>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a60 <setTorque+0x2e0>)
 80019a2:	601a      	str	r2, [r3, #0]
print("Torque limitado en: ");
printValue(torque_limitado);
#endif

	//torque_total = torque_total * 240 / 100;
	if(torque_total >= 10){
 80019a4:	4b24      	ldr	r3, [pc, #144]	@ (8001a38 <setTorque+0x2b8>)
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	2b09      	cmp	r3, #9
 80019aa:	d912      	bls.n	80019d2 <setTorque+0x252>
		torque_total = (torque_total*240/90 - 2400/90)*(100/100);
 80019ac:	4b22      	ldr	r3, [pc, #136]	@ (8001a38 <setTorque+0x2b8>)
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	461a      	mov	r2, r3
 80019b2:	4613      	mov	r3, r2
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	1a9b      	subs	r3, r3, r2
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001a64 <setTorque+0x2e4>)
 80019bc:	fb82 1203 	smull	r1, r2, r2, r3
 80019c0:	441a      	add	r2, r3
 80019c2:	1192      	asrs	r2, r2, #6
 80019c4:	17db      	asrs	r3, r3, #31
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	3b1a      	subs	r3, #26
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <setTorque+0x2b8>)
 80019d0:	801a      	strh	r2, [r3, #0]
		torque_total = 0;
	}*/


	// Invertir todos los bits (complemento a uno)
	uint16_t complement_one = ~torque_total;
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <setTorque+0x2b8>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	43db      	mvns	r3, r3
 80019d8:	80fb      	strh	r3, [r7, #6]

	// Sumar 1 para obtener el complemento a dos
	uint16_t torque_real = complement_one + 1;
 80019da:	88fb      	ldrh	r3, [r7, #6]
 80019dc:	3301      	adds	r3, #1
 80019de:	80bb      	strh	r3, [r7, #4]

#if 0
	print("Torque mandado al inversor: ");
	printHex(torque_real);
#endif
	return torque_real;
 80019e0:	88bb      	ldrh	r3, [r7, #4]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	f3af 8000 	nop.w
 80019f0:	e147ae14 	.word	0xe147ae14
 80019f4:	4025147a 	.word	0x4025147a
 80019f8:	ae147ae0 	.word	0xae147ae0
 80019fc:	401de147 	.word	0x401de147
 8001a00:	a1cac083 	.word	0xa1cac083
 8001a04:	3ff5b645 	.word	0x3ff5b645
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	40ad4c00 	.word	0x40ad4c00
 8001a10:	00000000 	.word	0x00000000
 8001a14:	408f4000 	.word	0x408f4000
 8001a18:	9999999a 	.word	0x9999999a
 8001a1c:	3fa99999 	.word	0x3fa99999
 8001a20:	24001674 	.word	0x24001674
 8001a24:	24001684 	.word	0x24001684
 8001a28:	24001678 	.word	0x24001678
 8001a2c:	2400168c 	.word	0x2400168c
 8001a30:	2400167c 	.word	0x2400167c
 8001a34:	24001680 	.word	0x24001680
 8001a38:	24001698 	.word	0x24001698
 8001a3c:	24001694 	.word	0x24001694
 8001a40:	08012848 	.word	0x08012848
 8001a44:	240016a8 	.word	0x240016a8
 8001a48:	08012850 	.word	0x08012850
 8001a4c:	240016ac 	.word	0x240016ac
 8001a50:	240016a4 	.word	0x240016a4
 8001a54:	24000008 	.word	0x24000008
 8001a58:	455ac000 	.word	0x455ac000
 8001a5c:	452f0000 	.word	0x452f0000
 8001a60:	2400169c 	.word	0x2400169c
 8001a64:	b60b60b7 	.word	0xb60b60b7

08001a68 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	if (htim == &htim16) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a78      	ldr	r2, [pc, #480]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	f040 80e9 	bne.w	8001c4c <HAL_TIM_PeriodElapsedCallback+0x1e4>
#if !CALIBRATION

		// ---------- CONTROL DEL INVERSOR ----------

		//Estado TORQUE
if(flag_react == 0){//Si no hay que reactivar el coche manda siempre torque
 8001a7a:	4b77      	ldr	r3, [pc, #476]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d117      	bne.n	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x4a>

		TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001a82:	4b76      	ldr	r3, [pc, #472]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a76      	ldr	r2, [pc, #472]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a88:	6013      	str	r3, [r2, #0]
		TxHeader_Inv.DataLength = 3;
 8001a8a:	4b75      	ldr	r3, [pc, #468]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	60da      	str	r2, [r3, #12]
		TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001a90:	4b73      	ldr	r3, [pc, #460]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	605a      	str	r2, [r3, #4]

		TxData_Inv[0] = 0x0;
 8001a96:	4b73      	ldr	r3, [pc, #460]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
		TxData_Inv[1] = 0x0;
 8001a9c:	4b71      	ldr	r3, [pc, #452]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	705a      	strb	r2, [r3, #1]
		TxData_Inv[2] = 0x6;
 8001aa2:	4b70      	ldr	r3, [pc, #448]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001aa4:	2206      	movs	r2, #6
 8001aa6:	709a      	strb	r2, [r3, #2]
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001aa8:	4a6e      	ldr	r2, [pc, #440]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001aaa:	496d      	ldr	r1, [pc, #436]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001aac:	486e      	ldr	r0, [pc, #440]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001aae:	f005 fc84 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>


}


		switch (state) {
 8001ab2:	4b6e      	ldr	r3, [pc, #440]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	3b03      	subs	r3, #3
 8001ab8:	2b07      	cmp	r3, #7
 8001aba:	f200 80c7 	bhi.w	8001c4c <HAL_TIM_PeriodElapsedCallback+0x1e4>
 8001abe:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac4:	08001ae5 	.word	0x08001ae5
 8001ac8:	08001b1b 	.word	0x08001b1b
 8001acc:	08001c4d 	.word	0x08001c4d
 8001ad0:	08001b63 	.word	0x08001b63
 8001ad4:	08001c4d 	.word	0x08001c4d
 8001ad8:	08001c4d 	.word	0x08001c4d
 8001adc:	08001c4d 	.word	0x08001c4d
 8001ae0:	08001bc3 	.word	0x08001bc3
		case 3:
#if DEBUG
			print("state: standby");
 8001ae4:	4862      	ldr	r0, [pc, #392]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001ae6:	f7ff fd03 	bl	80014f0 <print>
#endif
			//Estado READY inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001aea:	4b5c      	ldr	r3, [pc, #368]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a5c      	ldr	r2, [pc, #368]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001af0:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001af2:	4b5b      	ldr	r3, [pc, #364]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001af4:	2203      	movs	r2, #3
 8001af6:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001af8:	4b59      	ldr	r3, [pc, #356]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001afe:	4b59      	ldr	r3, [pc, #356]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001b04:	4b57      	ldr	r3, [pc, #348]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x4;
 8001b0a:	4b56      	ldr	r3, [pc, #344]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b0c:	2204      	movs	r2, #4
 8001b0e:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001b10:	4a54      	ldr	r2, [pc, #336]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b12:	4953      	ldr	r1, [pc, #332]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b14:	4854      	ldr	r0, [pc, #336]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001b16:	f005 fc50 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>


		case 4:

#if DEBUG
	print("state: ready");
 8001b1a:	4856      	ldr	r0, [pc, #344]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001b1c:	f7ff fce8 	bl	80014f0 <print>
#endif
			TxHeader_Inv.Identifier = 0x362;
 8001b20:	4b4f      	ldr	r3, [pc, #316]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b22:	f240 3262 	movw	r2, #866	@ 0x362
 8001b26:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001b28:	4b4d      	ldr	r3, [pc, #308]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b2a:	2204      	movs	r2, #4
 8001b2c:	60da      	str	r2, [r3, #12]

			real_torque = 0;
 8001b2e:	4b52      	ldr	r3, [pc, #328]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	801a      	strh	r2, [r3, #0]

			TxData_Inv[0] = 0x0;
 8001b34:	4b4b      	ldr	r3, [pc, #300]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001b3a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = real_torque;
 8001b40:	4b4d      	ldr	r3, [pc, #308]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	4b47      	ldr	r3, [pc, #284]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b48:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = 0x0;
 8001b4a:	4b46      	ldr	r3, [pc, #280]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	70da      	strb	r2, [r3, #3]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001b50:	4a44      	ldr	r2, [pc, #272]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b52:	4943      	ldr	r1, [pc, #268]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b54:	4844      	ldr	r0, [pc, #272]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001b56:	f005 fc30 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>
			flag_react = 0; //Reactivado
 8001b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	701a      	strb	r2, [r3, #0]


			break;
 8001b60:	e074      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x1e4>

			//Request TORQUE inversor

			//flag_react = 1;

			real_torque = setTorque();
 8001b62:	f7ff fe0d 	bl	8001780 <setTorque>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b43      	ldr	r3, [pc, #268]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b6c:	801a      	strh	r2, [r3, #0]

			TxHeader_Inv.Identifier = 0x362;
 8001b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b70:	f240 3262 	movw	r2, #866	@ 0x362
 8001b74:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001b76:	4b3a      	ldr	r3, [pc, #232]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b78:	2204      	movs	r2, #4
 8001b7a:	60da      	str	r2, [r3, #12]

			//real_torque = 0;
			byte_torque_1 = real_torque & 0xFF;
 8001b7c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4b3e      	ldr	r3, [pc, #248]	@ (8001c7c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001b84:	701a      	strb	r2, [r3, #0]
			byte_torque_2 = (real_torque >> 8) & 0xFF;
 8001b86:	4b3c      	ldr	r3, [pc, #240]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b88:	881b      	ldrh	r3, [r3, #0]
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	4b3b      	ldr	r3, [pc, #236]	@ (8001c80 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001b92:	701a      	strb	r2, [r3, #0]
			TxData_Inv[0] = 0x00;
 8001b94:	4b33      	ldr	r3, [pc, #204]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x00;
 8001b9a:	4b32      	ldr	r3, [pc, #200]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	705a      	strb	r2, [r3, #1]
				if(frena > 500){
					acelera = 1;
					frena = 0;
				}
			}*/
			TxData_Inv[2] = byte_torque_1;
 8001ba0:	4b36      	ldr	r3, [pc, #216]	@ (8001c7c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001ba2:	781a      	ldrb	r2, [r3, #0]
 8001ba4:	4b2f      	ldr	r3, [pc, #188]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ba6:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = byte_torque_2;
 8001ba8:	4b35      	ldr	r3, [pc, #212]	@ (8001c80 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001baa:	781a      	ldrb	r2, [r3, #0]
 8001bac:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bae:	70da      	strb	r2, [r3, #3]
			//TxData_Inv[2] = 0xFE;
			//TxData_Inv[3] = 0xFF;
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv) ;
 8001bb0:	4a2c      	ldr	r2, [pc, #176]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bb2:	492b      	ldr	r1, [pc, #172]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bb4:	482c      	ldr	r0, [pc, #176]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001bb6:	f005 fc00 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>
 			CAN_bus_off_check_reset(&hfdcan1);
 8001bba:	482b      	ldr	r0, [pc, #172]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001bbc:	f000 f8da 	bl	8001d74 <CAN_bus_off_check_reset>

			break;
 8001bc0:	e044      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x1e4>

		case 10:
			print("state: soft fault");
 8001bc2:	4830      	ldr	r0, [pc, #192]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001bc4:	f7ff fc94 	bl	80014f0 <print>
			printValue(error);
 8001bc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c88 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff fcad 	bl	800152c <printValue>

			//Estado READY inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001bd2:	4b22      	ldr	r3, [pc, #136]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a22      	ldr	r2, [pc, #136]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bd8:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001bda:	4b21      	ldr	r3, [pc, #132]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bdc:	2203      	movs	r2, #3
 8001bde:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001be0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001be6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001bec:	4b1d      	ldr	r3, [pc, #116]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x3;
 8001bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001bf8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bfa:	4919      	ldr	r1, [pc, #100]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bfc:	481a      	ldr	r0, [pc, #104]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001bfe:	f005 fbdc 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>
			case 3:
				print("Error: Overtemperature");
				break;
			}*/

			if (inv_dc_bus_voltage < 60) {
 8001c02:	4b22      	ldr	r3, [pc, #136]	@ (8001c8c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b3b      	cmp	r3, #59	@ 0x3b
 8001c08:	dc1f      	bgt.n	8001c4a <HAL_TIM_PeriodElapsedCallback+0x1e2>

				//Estado STAND BY inversor
				while (state != 3) {
 8001c0a:	e01a      	b.n	8001c42 <HAL_TIM_PeriodElapsedCallback+0x1da>

					flag_react = 1;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	701a      	strb	r2, [r3, #0]

					TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001c12:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c18:	6013      	str	r3, [r2, #0]
					TxHeader_Inv.DataLength = 3;
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	60da      	str	r2, [r3, #12]
					TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001c20:	4b0f      	ldr	r3, [pc, #60]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	605a      	str	r2, [r3, #4]

					TxData_Inv[0] = 0x0;
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
					TxData_Inv[1] = 0x0;
 8001c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	705a      	strb	r2, [r3, #1]
					TxData_Inv[2] = 0x3;
 8001c32:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c34:	2203      	movs	r2, #3
 8001c36:	709a      	strb	r2, [r3, #2]
					HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv,
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c3a:	4909      	ldr	r1, [pc, #36]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c3c:	480a      	ldr	r0, [pc, #40]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001c3e:	f005 fbbc 	bl	80073ba <HAL_FDCAN_AddMessageToTxFifoQ>
				while (state != 3) {
 8001c42:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b03      	cmp	r3, #3
 8001c48:	d1e0      	bne.n	8001c0c <HAL_TIM_PeriodElapsedCallback+0x1a4>
							TxData_Inv);
				}
			}

			break;
 8001c4a:	bf00      	nop
		}
#endif
	}
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	240003f4 	.word	0x240003f4
 8001c58:	2400180f 	.word	0x2400180f
 8001c5c:	24000000 	.word	0x24000000
 8001c60:	24000568 	.word	0x24000568
 8001c64:	24000600 	.word	0x24000600
 8001c68:	240001ec 	.word	0x240001ec
 8001c6c:	240016a2 	.word	0x240016a2
 8001c70:	08012858 	.word	0x08012858
 8001c74:	080127a8 	.word	0x080127a8
 8001c78:	240016a0 	.word	0x240016a0
 8001c7c:	2400169a 	.word	0x2400169a
 8001c80:	2400169b 	.word	0x2400169b
 8001c84:	08012868 	.word	0x08012868
 8001c88:	2400180e 	.word	0x2400180e
 8001c8c:	24001660 	.word	0x24001660

08001c90 <SDCard_start>:

void SDCard_start(void) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
	FATFS *FS_Ptr;
	DWORD FreeClusters;
	uint32_t TotalSize, FreeSpace;
	do {
		//------------------[ Mount The SD Card ]--------------------
		FR_Status = f_mount(&FatFs, SDPath, 1);
 8001c96:	2201      	movs	r2, #1
 8001c98:	492e      	ldr	r1, [pc, #184]	@ (8001d54 <SDCard_start+0xc4>)
 8001c9a:	482f      	ldr	r0, [pc, #188]	@ (8001d58 <SDCard_start+0xc8>)
 8001c9c:	f00f fec2 	bl	8011a24 <f_mount>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	75fb      	strb	r3, [r7, #23]
		if (FR_Status != FR_OK) {
 8001ca4:	7dfb      	ldrb	r3, [r7, #23]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d009      	beq.n	8001cbe <SDCard_start+0x2e>
			sprintf(TxBuffer, "Error! Error Code: (%i)\r\n", FR_Status);
 8001caa:	7dfb      	ldrb	r3, [r7, #23]
 8001cac:	461a      	mov	r2, r3
 8001cae:	492b      	ldr	r1, [pc, #172]	@ (8001d5c <SDCard_start+0xcc>)
 8001cb0:	482b      	ldr	r0, [pc, #172]	@ (8001d60 <SDCard_start+0xd0>)
 8001cb2:	f010 f80f 	bl	8011cd4 <siprintf>
			print(TxBuffer);
 8001cb6:	482a      	ldr	r0, [pc, #168]	@ (8001d60 <SDCard_start+0xd0>)
 8001cb8:	f7ff fc1a 	bl	80014f0 <print>
			break;
 8001cbc:	e045      	b.n	8001d4a <SDCard_start+0xba>
		}
		sprintf(TxBuffer, "SD montada correctamente \r\n\n");
 8001cbe:	4929      	ldr	r1, [pc, #164]	@ (8001d64 <SDCard_start+0xd4>)
 8001cc0:	4827      	ldr	r0, [pc, #156]	@ (8001d60 <SDCard_start+0xd0>)
 8001cc2:	f010 f807 	bl	8011cd4 <siprintf>
		print(TxBuffer);
 8001cc6:	4826      	ldr	r0, [pc, #152]	@ (8001d60 <SDCard_start+0xd0>)
 8001cc8:	f7ff fc12 	bl	80014f0 <print>
		//------------------[ Get & Print The SD Card Size & Free Space ]--------------------
		f_getfree("", &FreeClusters, &FS_Ptr);
 8001ccc:	f107 0208 	add.w	r2, r7, #8
 8001cd0:	1d3b      	adds	r3, r7, #4
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4824      	ldr	r0, [pc, #144]	@ (8001d68 <SDCard_start+0xd8>)
 8001cd6:	f00f feeb 	bl	8011ab0 <f_getfree>
		TotalSize = (uint32_t) ((FS_Ptr->n_fatent - 2) * FS_Ptr->csize * 0.5);
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	3b02      	subs	r3, #2
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	8952      	ldrh	r2, [r2, #10]
 8001ce4:	fb02 f303 	mul.w	r3, r2, r3
 8001ce8:	ee07 3a90 	vmov	s15, r3
 8001cec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001cf0:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8001cf4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001cf8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001cfc:	ee17 3a90 	vmov	r3, s15
 8001d00:	613b      	str	r3, [r7, #16]
		FreeSpace = (uint32_t) (FreeClusters * FS_Ptr->csize * 0.5);
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	895b      	ldrh	r3, [r3, #10]
 8001d06:	461a      	mov	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	fb02 f303 	mul.w	r3, r2, r3
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001d16:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8001d1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d1e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001d22:	ee17 3a90 	vmov	r3, s15
 8001d26:	60fb      	str	r3, [r7, #12]
		sprintf(TxBuffer, "Espacio total: %lu Bytes\r\n", TotalSize);
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	4910      	ldr	r1, [pc, #64]	@ (8001d6c <SDCard_start+0xdc>)
 8001d2c:	480c      	ldr	r0, [pc, #48]	@ (8001d60 <SDCard_start+0xd0>)
 8001d2e:	f00f ffd1 	bl	8011cd4 <siprintf>
		print(TxBuffer);
 8001d32:	480b      	ldr	r0, [pc, #44]	@ (8001d60 <SDCard_start+0xd0>)
 8001d34:	f7ff fbdc 	bl	80014f0 <print>
		sprintf(TxBuffer, "Espacio libre: %lu Bytes\r\n\n", FreeSpace);
 8001d38:	68fa      	ldr	r2, [r7, #12]
 8001d3a:	490d      	ldr	r1, [pc, #52]	@ (8001d70 <SDCard_start+0xe0>)
 8001d3c:	4808      	ldr	r0, [pc, #32]	@ (8001d60 <SDCard_start+0xd0>)
 8001d3e:	f00f ffc9 	bl	8011cd4 <siprintf>
		print(TxBuffer);
 8001d42:	4807      	ldr	r0, [pc, #28]	@ (8001d60 <SDCard_start+0xd0>)
 8001d44:	f7ff fbd4 	bl	80014f0 <print>
	} while (0);

}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	24001824 	.word	0x24001824
 8001d58:	24000620 	.word	0x24000620
 8001d5c:	0801287c 	.word	0x0801287c
 8001d60:	24001714 	.word	0x24001714
 8001d64:	08012898 	.word	0x08012898
 8001d68:	080128b8 	.word	0x080128b8
 8001d6c:	080128bc 	.word	0x080128bc
 8001d70:	080128d8 	.word	0x080128d8

08001d74 <CAN_bus_off_check_reset>:

void CAN_bus_off_check_reset(FDCAN_HandleTypeDef *hfdcan){
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08e      	sub	sp, #56	@ 0x38
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	FDCAN_ProtocolStatusTypeDef protocolStatus;
	HAL_FDCAN_GetProtocolStatus(hfdcan, &protocolStatus);
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	4619      	mov	r1, r3
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f005 fce0 	bl	8007748 <HAL_FDCAN_GetProtocolStatus>
	if(protocolStatus.BusOff){
 8001d88:	6a3b      	ldr	r3, [r7, #32]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d007      	beq.n	8001d9e <CAN_bus_off_check_reset+0x2a>
		CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	699a      	ldr	r2, [r3, #24]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 0201 	bic.w	r2, r2, #1
 8001d9c:	619a      	str	r2, [r3, #24]
	}
}
 8001d9e:	bf00      	nop
 8001da0:	3738      	adds	r7, #56	@ 0x38
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da6:	b480      	push	{r7}
 8001da8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001daa:	b672      	cpsid	i
}
 8001dac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001dae:	bf00      	nop
 8001db0:	e7fd      	b.n	8001dae <Error_Handler+0x8>
	...

08001db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <HAL_MspInit+0x30>)
 8001dbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dc0:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <HAL_MspInit+0x30>)
 8001dc2:	f043 0302 	orr.w	r3, r3, #2
 8001dc6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_MspInit+0x30>)
 8001dcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	607b      	str	r3, [r7, #4]
 8001dd6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	58024400 	.word	0x58024400

08001de8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b090      	sub	sp, #64	@ 0x40
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a90      	ldr	r2, [pc, #576]	@ (8002048 <HAL_ADC_MspInit+0x260>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	f040 80a3 	bne.w	8001f52 <HAL_ADC_MspInit+0x16a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001e0c:	4b8f      	ldr	r3, [pc, #572]	@ (800204c <HAL_ADC_MspInit+0x264>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	3301      	adds	r3, #1
 8001e12:	4a8e      	ldr	r2, [pc, #568]	@ (800204c <HAL_ADC_MspInit+0x264>)
 8001e14:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001e16:	4b8d      	ldr	r3, [pc, #564]	@ (800204c <HAL_ADC_MspInit+0x264>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d10e      	bne.n	8001e3c <HAL_ADC_MspInit+0x54>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001e1e:	4b8c      	ldr	r3, [pc, #560]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e24:	4a8a      	ldr	r2, [pc, #552]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e26:	f043 0320 	orr.w	r3, r3, #32
 8001e2a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e2e:	4b88      	ldr	r3, [pc, #544]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e34:	f003 0320 	and.w	r3, r3, #32
 8001e38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3c:	4b84      	ldr	r3, [pc, #528]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e42:	4a83      	ldr	r2, [pc, #524]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e4c:	4b80      	ldr	r3, [pc, #512]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5a:	4b7d      	ldr	r3, [pc, #500]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e60:	4a7b      	ldr	r2, [pc, #492]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e62:	f043 0302 	orr.w	r3, r3, #2
 8001e66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e6a:	4b79      	ldr	r3, [pc, #484]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	623b      	str	r3, [r7, #32]
 8001e76:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e78:	4b75      	ldr	r3, [pc, #468]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e7e:	4a74      	ldr	r2, [pc, #464]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e80:	f043 0320 	orr.w	r3, r3, #32
 8001e84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e88:	4b71      	ldr	r3, [pc, #452]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e8e:	f003 0320 	and.w	r3, r3, #32
 8001e92:	61fb      	str	r3, [r7, #28]
 8001e94:	69fb      	ldr	r3, [r7, #28]
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = S_APPS_1_Pin|SUSPENSION_RL_Pin;
 8001e96:	2330      	movs	r3, #48	@ 0x30
 8001e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	486a      	ldr	r0, [pc, #424]	@ (8002054 <HAL_ADC_MspInit+0x26c>)
 8001eaa:	f006 fa13 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin|S_APPS_2_Pin;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4865      	ldr	r0, [pc, #404]	@ (8002058 <HAL_ADC_MspInit+0x270>)
 8001ec2:	f006 fa07 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S_FRENO_Pin;
 8001ec6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(S_FRENO_GPIO_Port, &GPIO_InitStruct);
 8001ed4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4860      	ldr	r0, [pc, #384]	@ (800205c <HAL_ADC_MspInit+0x274>)
 8001edc:	f006 f9fa 	bl	80082d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001ee0:	4b5f      	ldr	r3, [pc, #380]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001ee2:	4a60      	ldr	r2, [pc, #384]	@ (8002064 <HAL_ADC_MspInit+0x27c>)
 8001ee4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001ee6:	4b5e      	ldr	r3, [pc, #376]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001ee8:	2209      	movs	r2, #9
 8001eea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001eec:	4b5c      	ldr	r3, [pc, #368]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ef2:	4b5b      	ldr	r3, [pc, #364]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ef8:	4b59      	ldr	r3, [pc, #356]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001efa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001efe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f00:	4b57      	ldr	r3, [pc, #348]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f06:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f08:	4b55      	ldr	r3, [pc, #340]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f0e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f10:	4b53      	ldr	r3, [pc, #332]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f16:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f18:	4b51      	ldr	r3, [pc, #324]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f1e:	4b50      	ldr	r3, [pc, #320]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f24:	484e      	ldr	r0, [pc, #312]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f26:	f002 fef5 	bl	8004d14 <HAL_DMA_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <HAL_ADC_MspInit+0x14c>
    {
      Error_Handler();
 8001f30:	f7ff ff39 	bl	8001da6 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a4a      	ldr	r2, [pc, #296]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f38:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f3a:	4a49      	ldr	r2, [pc, #292]	@ (8002060 <HAL_ADC_MspInit+0x278>)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001f40:	2200      	movs	r2, #0
 8001f42:	2100      	movs	r1, #0
 8001f44:	2012      	movs	r0, #18
 8001f46:	f002 feb0 	bl	8004caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001f4a:	2012      	movs	r0, #18
 8001f4c:	f002 fec7 	bl	8004cde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001f50:	e076      	b.n	8002040 <HAL_ADC_MspInit+0x258>
  else if(hadc->Instance==ADC2)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a44      	ldr	r2, [pc, #272]	@ (8002068 <HAL_ADC_MspInit+0x280>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d171      	bne.n	8002040 <HAL_ADC_MspInit+0x258>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800204c <HAL_ADC_MspInit+0x264>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	3301      	adds	r3, #1
 8001f62:	4a3a      	ldr	r2, [pc, #232]	@ (800204c <HAL_ADC_MspInit+0x264>)
 8001f64:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001f66:	4b39      	ldr	r3, [pc, #228]	@ (800204c <HAL_ADC_MspInit+0x264>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d10e      	bne.n	8001f8c <HAL_ADC_MspInit+0x1a4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001f6e:	4b38      	ldr	r3, [pc, #224]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001f70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f74:	4a36      	ldr	r2, [pc, #216]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001f76:	f043 0320 	orr.w	r3, r3, #32
 8001f7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001f7e:	4b34      	ldr	r3, [pc, #208]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001f80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f84:	f003 0320 	and.w	r3, r3, #32
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8c:	4b30      	ldr	r3, [pc, #192]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f92:	4a2f      	ldr	r2, [pc, #188]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001faa:	4b29      	ldr	r3, [pc, #164]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fb0:	4a27      	ldr	r2, [pc, #156]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001fb2:	f043 0302 	orr.w	r3, r3, #2
 8001fb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fba:	4b25      	ldr	r3, [pc, #148]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fc8:	4b21      	ldr	r3, [pc, #132]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fce:	4a20      	ldr	r2, [pc, #128]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001fd0:	f043 0320 	orr.w	r3, r3, #32
 8001fd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <HAL_ADC_MspInit+0x268>)
 8001fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fde:	f003 0320 	and.w	r3, r3, #32
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SUSPENSION_RL_Pin;
 8001fe6:	2320      	movs	r3, #32
 8001fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fea:	2303      	movs	r3, #3
 8001fec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RL_GPIO_Port, &GPIO_InitStruct);
 8001ff2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4816      	ldr	r0, [pc, #88]	@ (8002054 <HAL_ADC_MspInit+0x26c>)
 8001ffa:	f006 f96b 	bl	80082d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin;
 8001ffe:	2301      	movs	r3, #1
 8002000:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002002:	2303      	movs	r3, #3
 8002004:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RR_GPIO_Port, &GPIO_InitStruct);
 800200a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800200e:	4619      	mov	r1, r3
 8002010:	4811      	ldr	r0, [pc, #68]	@ (8002058 <HAL_ADC_MspInit+0x270>)
 8002012:	f006 f95f 	bl	80082d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_FL_Pin|SUSPENSION_FR_Pin;
 8002016:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800201a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800201c:	2303      	movs	r3, #3
 800201e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002024:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002028:	4619      	mov	r1, r3
 800202a:	480c      	ldr	r0, [pc, #48]	@ (800205c <HAL_ADC_MspInit+0x274>)
 800202c:	f006 f952 	bl	80082d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	2012      	movs	r0, #18
 8002036:	f002 fe38 	bl	8004caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800203a:	2012      	movs	r0, #18
 800203c:	f002 fe4f 	bl	8004cde <HAL_NVIC_EnableIRQ>
}
 8002040:	bf00      	nop
 8002042:	3740      	adds	r7, #64	@ 0x40
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40022000 	.word	0x40022000
 800204c:	24001810 	.word	0x24001810
 8002050:	58024400 	.word	0x58024400
 8002054:	58020800 	.word	0x58020800
 8002058:	58020400 	.word	0x58020400
 800205c:	58021400 	.word	0x58021400
 8002060:	24000174 	.word	0x24000174
 8002064:	40020010 	.word	0x40020010
 8002068:	40022100 	.word	0x40022100

0800206c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b0ba      	sub	sp, #232	@ 0xe8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002084:	f107 0318 	add.w	r3, r7, #24
 8002088:	22b8      	movs	r2, #184	@ 0xb8
 800208a:	2100      	movs	r1, #0
 800208c:	4618      	mov	r0, r3
 800208e:	f00f fe41 	bl	8011d14 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a5e      	ldr	r2, [pc, #376]	@ (8002210 <HAL_FDCAN_MspInit+0x1a4>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d157      	bne.n	800214c <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800209c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020a0:	f04f 0300 	mov.w	r3, #0
 80020a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020ae:	f107 0318 	add.w	r3, r7, #24
 80020b2:	4618      	mov	r0, r3
 80020b4:	f007 fa88 	bl	80095c8 <HAL_RCCEx_PeriphCLKConfig>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80020be:	f7ff fe72 	bl	8001da6 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80020c2:	4b54      	ldr	r3, [pc, #336]	@ (8002214 <HAL_FDCAN_MspInit+0x1a8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	3301      	adds	r3, #1
 80020c8:	4a52      	ldr	r2, [pc, #328]	@ (8002214 <HAL_FDCAN_MspInit+0x1a8>)
 80020ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80020cc:	4b51      	ldr	r3, [pc, #324]	@ (8002214 <HAL_FDCAN_MspInit+0x1a8>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d10e      	bne.n	80020f2 <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80020d4:	4b50      	ldr	r3, [pc, #320]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80020d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80020da:	4a4f      	ldr	r2, [pc, #316]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80020dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020e0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80020e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80020e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80020ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020f2:	4b49      	ldr	r3, [pc, #292]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80020f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f8:	4a47      	ldr	r2, [pc, #284]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80020fa:	f043 0308 	orr.w	r3, r3, #8
 80020fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002102:	4b45      	ldr	r3, [pc, #276]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 8002104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002108:	f003 0308 	and.w	r3, r3, #8
 800210c:	613b      	str	r3, [r7, #16]
 800210e:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002110:	2303      	movs	r3, #3
 8002112:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002116:	2302      	movs	r3, #2
 8002118:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002128:	2309      	movs	r3, #9
 800212a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800212e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002132:	4619      	mov	r1, r3
 8002134:	4839      	ldr	r0, [pc, #228]	@ (800221c <HAL_FDCAN_MspInit+0x1b0>)
 8002136:	f006 f8cd 	bl	80082d4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 1, 0);
 800213a:	2200      	movs	r2, #0
 800213c:	2101      	movs	r1, #1
 800213e:	2013      	movs	r0, #19
 8002140:	f002 fdb3 	bl	8004caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002144:	2013      	movs	r0, #19
 8002146:	f002 fdca 	bl	8004cde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 800214a:	e05c      	b.n	8002206 <HAL_FDCAN_MspInit+0x19a>
  else if(hfdcan->Instance==FDCAN2)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a33      	ldr	r2, [pc, #204]	@ (8002220 <HAL_FDCAN_MspInit+0x1b4>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d157      	bne.n	8002206 <HAL_FDCAN_MspInit+0x19a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002156:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800215a:	f04f 0300 	mov.w	r3, #0
 800215e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8002162:	2300      	movs	r3, #0
 8002164:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002168:	f107 0318 	add.w	r3, r7, #24
 800216c:	4618      	mov	r0, r3
 800216e:	f007 fa2b 	bl	80095c8 <HAL_RCCEx_PeriphCLKConfig>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 8002178:	f7ff fe15 	bl	8001da6 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800217c:	4b25      	ldr	r3, [pc, #148]	@ (8002214 <HAL_FDCAN_MspInit+0x1a8>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	3301      	adds	r3, #1
 8002182:	4a24      	ldr	r2, [pc, #144]	@ (8002214 <HAL_FDCAN_MspInit+0x1a8>)
 8002184:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002186:	4b23      	ldr	r3, [pc, #140]	@ (8002214 <HAL_FDCAN_MspInit+0x1a8>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d10e      	bne.n	80021ac <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800218e:	4b22      	ldr	r3, [pc, #136]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 8002190:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002194:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 8002196:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800219a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800219e:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80021a0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80021a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80021ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021b2:	4a19      	ldr	r2, [pc, #100]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021bc:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <HAL_FDCAN_MspInit+0x1ac>)
 80021be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	60bb      	str	r3, [r7, #8]
 80021c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80021ca:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80021ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d2:	2302      	movs	r3, #2
 80021d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80021e4:	2309      	movs	r3, #9
 80021e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021ee:	4619      	mov	r1, r3
 80021f0:	480c      	ldr	r0, [pc, #48]	@ (8002224 <HAL_FDCAN_MspInit+0x1b8>)
 80021f2:	f006 f86f 	bl	80082d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 2, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2102      	movs	r1, #2
 80021fa:	2014      	movs	r0, #20
 80021fc:	f002 fd55 	bl	8004caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002200:	2014      	movs	r0, #20
 8002202:	f002 fd6c 	bl	8004cde <HAL_NVIC_EnableIRQ>
}
 8002206:	bf00      	nop
 8002208:	37e8      	adds	r7, #232	@ 0xe8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	4000a000 	.word	0x4000a000
 8002214:	24001814 	.word	0x24001814
 8002218:	58024400 	.word	0x58024400
 800221c:	58020c00 	.word	0x58020c00
 8002220:	4000a400 	.word	0x4000a400
 8002224:	58020400 	.word	0x58020400

08002228 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08c      	sub	sp, #48	@ 0x30
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 031c 	add.w	r3, r7, #28
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a3e      	ldr	r2, [pc, #248]	@ (8002340 <HAL_SD_MspInit+0x118>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d175      	bne.n	8002336 <HAL_SD_MspInit+0x10e>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800224a:	4b3e      	ldr	r3, [pc, #248]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 800224c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002250:	4a3c      	ldr	r2, [pc, #240]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 8002252:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002256:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800225a:	4b3a      	ldr	r3, [pc, #232]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 800225c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002264:	61bb      	str	r3, [r7, #24]
 8002266:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002268:	4b36      	ldr	r3, [pc, #216]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 800226a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800226e:	4a35      	ldr	r2, [pc, #212]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 8002270:	f043 0304 	orr.w	r3, r3, #4
 8002274:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002278:	4b32      	ldr	r3, [pc, #200]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 800227a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002286:	4b2f      	ldr	r3, [pc, #188]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 8002288:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800228c:	4a2d      	ldr	r2, [pc, #180]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 800228e:	f043 0308 	orr.w	r3, r3, #8
 8002292:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002296:	4b2b      	ldr	r3, [pc, #172]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 8002298:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a4:	4b27      	ldr	r3, [pc, #156]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 80022a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022aa:	4a26      	ldr	r2, [pc, #152]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022b4:	4b23      	ldr	r3, [pc, #140]	@ (8002344 <HAL_SD_MspInit+0x11c>)
 80022b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80022c2:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80022c6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c8:	2302      	movs	r3, #2
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80022d4:	230c      	movs	r3, #12
 80022d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d8:	f107 031c 	add.w	r3, r7, #28
 80022dc:	4619      	mov	r1, r3
 80022de:	481a      	ldr	r0, [pc, #104]	@ (8002348 <HAL_SD_MspInit+0x120>)
 80022e0:	f005 fff8 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022e4:	2304      	movs	r3, #4
 80022e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f0:	2303      	movs	r3, #3
 80022f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80022f4:	230c      	movs	r3, #12
 80022f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	4813      	ldr	r0, [pc, #76]	@ (800234c <HAL_SD_MspInit+0x124>)
 8002300:	f005 ffe8 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002304:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SDMMC1;
 8002316:	2307      	movs	r3, #7
 8002318:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800231a:	f107 031c 	add.w	r3, r7, #28
 800231e:	4619      	mov	r1, r3
 8002320:	480b      	ldr	r0, [pc, #44]	@ (8002350 <HAL_SD_MspInit+0x128>)
 8002322:	f005 ffd7 	bl	80082d4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2100      	movs	r1, #0
 800232a:	2031      	movs	r0, #49	@ 0x31
 800232c:	f002 fcbd 	bl	8004caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002330:	2031      	movs	r0, #49	@ 0x31
 8002332:	f002 fcd4 	bl	8004cde <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002336:	bf00      	nop
 8002338:	3730      	adds	r7, #48	@ 0x30
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	52007000 	.word	0x52007000
 8002344:	58024400 	.word	0x58024400
 8002348:	58020800 	.word	0x58020800
 800234c:	58020c00 	.word	0x58020c00
 8002350:	58020400 	.word	0x58020400

08002354 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a19      	ldr	r2, [pc, #100]	@ (80023c8 <HAL_TIM_Base_MspInit+0x74>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d10f      	bne.n	8002386 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002366:	4b19      	ldr	r3, [pc, #100]	@ (80023cc <HAL_TIM_Base_MspInit+0x78>)
 8002368:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800236c:	4a17      	ldr	r2, [pc, #92]	@ (80023cc <HAL_TIM_Base_MspInit+0x78>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002376:	4b15      	ldr	r3, [pc, #84]	@ (80023cc <HAL_TIM_Base_MspInit+0x78>)
 8002378:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002384:	e01b      	b.n	80023be <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM16)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a11      	ldr	r2, [pc, #68]	@ (80023d0 <HAL_TIM_Base_MspInit+0x7c>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d116      	bne.n	80023be <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002390:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <HAL_TIM_Base_MspInit+0x78>)
 8002392:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002396:	4a0d      	ldr	r2, [pc, #52]	@ (80023cc <HAL_TIM_Base_MspInit+0x78>)
 8002398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800239c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80023a0:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_TIM_Base_MspInit+0x78>)
 80023a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	60bb      	str	r3, [r7, #8]
 80023ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80023ae:	2200      	movs	r2, #0
 80023b0:	2100      	movs	r1, #0
 80023b2:	2075      	movs	r0, #117	@ 0x75
 80023b4:	f002 fc79 	bl	8004caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80023b8:	2075      	movs	r0, #117	@ 0x75
 80023ba:	f002 fc90 	bl	8004cde <HAL_NVIC_EnableIRQ>
}
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40010000 	.word	0x40010000
 80023cc:	58024400 	.word	0x58024400
 80023d0:	40014400 	.word	0x40014400

080023d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	f107 030c 	add.w	r3, r7, #12
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a13      	ldr	r2, [pc, #76]	@ (8002440 <HAL_TIM_MspPostInit+0x6c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d11f      	bne.n	8002436 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023f6:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <HAL_TIM_MspPostInit+0x70>)
 80023f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023fc:	4a11      	ldr	r2, [pc, #68]	@ (8002444 <HAL_TIM_MspPostInit+0x70>)
 80023fe:	f043 0310 	orr.w	r3, r3, #16
 8002402:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002406:	4b0f      	ldr	r3, [pc, #60]	@ (8002444 <HAL_TIM_MspPostInit+0x70>)
 8002408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800240c:	f003 0310 	and.w	r3, r3, #16
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_FAN1_Pin|PWM_FAN2_Pin;
 8002414:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002418:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241a:	2302      	movs	r3, #2
 800241c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002422:	2300      	movs	r3, #0
 8002424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002426:	2301      	movs	r3, #1
 8002428:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800242a:	f107 030c 	add.w	r3, r7, #12
 800242e:	4619      	mov	r1, r3
 8002430:	4805      	ldr	r0, [pc, #20]	@ (8002448 <HAL_TIM_MspPostInit+0x74>)
 8002432:	f005 ff4f 	bl	80082d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002436:	bf00      	nop
 8002438:	3720      	adds	r7, #32
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40010000 	.word	0x40010000
 8002444:	58024400 	.word	0x58024400
 8002448:	58021000 	.word	0x58021000

0800244c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b0ba      	sub	sp, #232	@ 0xe8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002464:	f107 0318 	add.w	r3, r7, #24
 8002468:	22b8      	movs	r2, #184	@ 0xb8
 800246a:	2100      	movs	r1, #0
 800246c:	4618      	mov	r0, r3
 800246e:	f00f fc51 	bl	8011d14 <memset>
  if(huart->Instance==USART1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a4d      	ldr	r2, [pc, #308]	@ (80025ac <HAL_UART_MspInit+0x160>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d147      	bne.n	800250c <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800247c:	f04f 0201 	mov.w	r2, #1
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002488:	2300      	movs	r3, #0
 800248a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800248e:	f107 0318 	add.w	r3, r7, #24
 8002492:	4618      	mov	r0, r3
 8002494:	f007 f898 	bl	80095c8 <HAL_RCCEx_PeriphCLKConfig>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800249e:	f7ff fc82 	bl	8001da6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024a2:	4b43      	ldr	r3, [pc, #268]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 80024a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024a8:	4a41      	ldr	r2, [pc, #260]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 80024aa:	f043 0310 	orr.w	r3, r3, #16
 80024ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80024b2:	4b3f      	ldr	r3, [pc, #252]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 80024b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024b8:	f003 0310 	and.w	r3, r3, #16
 80024bc:	617b      	str	r3, [r7, #20]
 80024be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c0:	4b3b      	ldr	r3, [pc, #236]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 80024c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024c6:	4a3a      	ldr	r2, [pc, #232]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024d0:	4b37      	ldr	r3, [pc, #220]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 80024d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	613b      	str	r3, [r7, #16]
 80024dc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_GPS_Pin|USART1_RX_GPS_Pin;
 80024de:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80024e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ec:	2300      	movs	r3, #0
 80024ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f2:	2300      	movs	r3, #0
 80024f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024f8:	2307      	movs	r3, #7
 80024fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002502:	4619      	mov	r1, r3
 8002504:	482b      	ldr	r0, [pc, #172]	@ (80025b4 <HAL_UART_MspInit+0x168>)
 8002506:	f005 fee5 	bl	80082d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800250a:	e04a      	b.n	80025a2 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a29      	ldr	r2, [pc, #164]	@ (80025b8 <HAL_UART_MspInit+0x16c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d145      	bne.n	80025a2 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002516:	f04f 0202 	mov.w	r2, #2
 800251a:	f04f 0300 	mov.w	r3, #0
 800251e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002522:	2300      	movs	r3, #0
 8002524:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002528:	f107 0318 	add.w	r3, r7, #24
 800252c:	4618      	mov	r0, r3
 800252e:	f007 f84b 	bl	80095c8 <HAL_RCCEx_PeriphCLKConfig>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002538:	f7ff fc35 	bl	8001da6 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800253c:	4b1c      	ldr	r3, [pc, #112]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800253e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002542:	4a1b      	ldr	r2, [pc, #108]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002548:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800254c:	4b18      	ldr	r3, [pc, #96]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800254e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255a:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800255c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002560:	4a13      	ldr	r2, [pc, #76]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800256a:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <HAL_UART_MspInit+0x164>)
 800256c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002578:	230c      	movs	r3, #12
 800257a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257e:	2302      	movs	r3, #2
 8002580:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258a:	2300      	movs	r3, #0
 800258c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002590:	2307      	movs	r3, #7
 8002592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800259a:	4619      	mov	r1, r3
 800259c:	4805      	ldr	r0, [pc, #20]	@ (80025b4 <HAL_UART_MspInit+0x168>)
 800259e:	f005 fe99 	bl	80082d4 <HAL_GPIO_Init>
}
 80025a2:	bf00      	nop
 80025a4:	37e8      	adds	r7, #232	@ 0xe8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40011000 	.word	0x40011000
 80025b0:	58024400 	.word	0x58024400
 80025b4:	58020000 	.word	0x58020000
 80025b8:	40004400 	.word	0x40004400

080025bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <NMI_Handler+0x4>

080025c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <HardFault_Handler+0x4>

080025cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <MemManage_Handler+0x4>

080025d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <BusFault_Handler+0x4>

080025dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <UsageFault_Handler+0x4>

080025e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025f2:	b480      	push	{r7}
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002612:	f000 f98d 	bl	8002930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002620:	4802      	ldr	r0, [pc, #8]	@ (800262c <DMA1_Stream0_IRQHandler+0x10>)
 8002622:	f003 f939 	bl	8005898 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	24000174 	.word	0x24000174

08002630 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002634:	4803      	ldr	r0, [pc, #12]	@ (8002644 <ADC_IRQHandler+0x14>)
 8002636:	f000 ff8f 	bl	8003558 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800263a:	4803      	ldr	r0, [pc, #12]	@ (8002648 <ADC_IRQHandler+0x18>)
 800263c:	f000 ff8c 	bl	8003558 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}
 8002644:	24000094 	.word	0x24000094
 8002648:	24000104 	.word	0x24000104

0800264c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002650:	4802      	ldr	r0, [pc, #8]	@ (800265c <FDCAN1_IT0_IRQHandler+0x10>)
 8002652:	f005 f943 	bl	80078dc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	240001ec 	.word	0x240001ec

08002660 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002664:	4802      	ldr	r0, [pc, #8]	@ (8002670 <FDCAN2_IT0_IRQHandler+0x10>)
 8002666:	f005 f939 	bl	80078dc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	2400028c 	.word	0x2400028c

08002674 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <SDMMC1_IRQHandler+0x10>)
 800267a:	f009 fdfb 	bl	800c274 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	2400032c 	.word	0x2400032c

08002688 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800268c:	4802      	ldr	r0, [pc, #8]	@ (8002698 <TIM16_IRQHandler+0x10>)
 800268e:	f00b f924 	bl	800d8da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	240003f4 	.word	0x240003f4

0800269c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026a4:	4a14      	ldr	r2, [pc, #80]	@ (80026f8 <_sbrk+0x5c>)
 80026a6:	4b15      	ldr	r3, [pc, #84]	@ (80026fc <_sbrk+0x60>)
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026b0:	4b13      	ldr	r3, [pc, #76]	@ (8002700 <_sbrk+0x64>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026b8:	4b11      	ldr	r3, [pc, #68]	@ (8002700 <_sbrk+0x64>)
 80026ba:	4a12      	ldr	r2, [pc, #72]	@ (8002704 <_sbrk+0x68>)
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026be:	4b10      	ldr	r3, [pc, #64]	@ (8002700 <_sbrk+0x64>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d207      	bcs.n	80026dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026cc:	f00f fb2a 	bl	8011d24 <__errno>
 80026d0:	4603      	mov	r3, r0
 80026d2:	220c      	movs	r2, #12
 80026d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026d6:	f04f 33ff 	mov.w	r3, #4294967295
 80026da:	e009      	b.n	80026f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026dc:	4b08      	ldr	r3, [pc, #32]	@ (8002700 <_sbrk+0x64>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026e2:	4b07      	ldr	r3, [pc, #28]	@ (8002700 <_sbrk+0x64>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	4a05      	ldr	r2, [pc, #20]	@ (8002700 <_sbrk+0x64>)
 80026ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ee:	68fb      	ldr	r3, [r7, #12]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3718      	adds	r7, #24
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	24050000 	.word	0x24050000
 80026fc:	00000400 	.word	0x00000400
 8002700:	24001818 	.word	0x24001818
 8002704:	24001bb0 	.word	0x24001bb0

08002708 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800270c:	4b32      	ldr	r3, [pc, #200]	@ (80027d8 <SystemInit+0xd0>)
 800270e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002712:	4a31      	ldr	r2, [pc, #196]	@ (80027d8 <SystemInit+0xd0>)
 8002714:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002718:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800271c:	4b2f      	ldr	r3, [pc, #188]	@ (80027dc <SystemInit+0xd4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 030f 	and.w	r3, r3, #15
 8002724:	2b06      	cmp	r3, #6
 8002726:	d807      	bhi.n	8002738 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002728:	4b2c      	ldr	r3, [pc, #176]	@ (80027dc <SystemInit+0xd4>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f023 030f 	bic.w	r3, r3, #15
 8002730:	4a2a      	ldr	r2, [pc, #168]	@ (80027dc <SystemInit+0xd4>)
 8002732:	f043 0307 	orr.w	r3, r3, #7
 8002736:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002738:	4b29      	ldr	r3, [pc, #164]	@ (80027e0 <SystemInit+0xd8>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a28      	ldr	r2, [pc, #160]	@ (80027e0 <SystemInit+0xd8>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002744:	4b26      	ldr	r3, [pc, #152]	@ (80027e0 <SystemInit+0xd8>)
 8002746:	2200      	movs	r2, #0
 8002748:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800274a:	4b25      	ldr	r3, [pc, #148]	@ (80027e0 <SystemInit+0xd8>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	4924      	ldr	r1, [pc, #144]	@ (80027e0 <SystemInit+0xd8>)
 8002750:	4b24      	ldr	r3, [pc, #144]	@ (80027e4 <SystemInit+0xdc>)
 8002752:	4013      	ands	r3, r2
 8002754:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002756:	4b21      	ldr	r3, [pc, #132]	@ (80027dc <SystemInit+0xd4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b00      	cmp	r3, #0
 8002760:	d007      	beq.n	8002772 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002762:	4b1e      	ldr	r3, [pc, #120]	@ (80027dc <SystemInit+0xd4>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 030f 	bic.w	r3, r3, #15
 800276a:	4a1c      	ldr	r2, [pc, #112]	@ (80027dc <SystemInit+0xd4>)
 800276c:	f043 0307 	orr.w	r3, r3, #7
 8002770:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002772:	4b1b      	ldr	r3, [pc, #108]	@ (80027e0 <SystemInit+0xd8>)
 8002774:	2200      	movs	r2, #0
 8002776:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002778:	4b19      	ldr	r3, [pc, #100]	@ (80027e0 <SystemInit+0xd8>)
 800277a:	2200      	movs	r2, #0
 800277c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800277e:	4b18      	ldr	r3, [pc, #96]	@ (80027e0 <SystemInit+0xd8>)
 8002780:	2200      	movs	r2, #0
 8002782:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002784:	4b16      	ldr	r3, [pc, #88]	@ (80027e0 <SystemInit+0xd8>)
 8002786:	4a18      	ldr	r2, [pc, #96]	@ (80027e8 <SystemInit+0xe0>)
 8002788:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <SystemInit+0xd8>)
 800278c:	4a17      	ldr	r2, [pc, #92]	@ (80027ec <SystemInit+0xe4>)
 800278e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002790:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <SystemInit+0xd8>)
 8002792:	4a17      	ldr	r2, [pc, #92]	@ (80027f0 <SystemInit+0xe8>)
 8002794:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002796:	4b12      	ldr	r3, [pc, #72]	@ (80027e0 <SystemInit+0xd8>)
 8002798:	2200      	movs	r2, #0
 800279a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800279c:	4b10      	ldr	r3, [pc, #64]	@ (80027e0 <SystemInit+0xd8>)
 800279e:	4a14      	ldr	r2, [pc, #80]	@ (80027f0 <SystemInit+0xe8>)
 80027a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80027a2:	4b0f      	ldr	r3, [pc, #60]	@ (80027e0 <SystemInit+0xd8>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80027a8:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <SystemInit+0xd8>)
 80027aa:	4a11      	ldr	r2, [pc, #68]	@ (80027f0 <SystemInit+0xe8>)
 80027ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80027ae:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <SystemInit+0xd8>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027b4:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <SystemInit+0xd8>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a09      	ldr	r2, [pc, #36]	@ (80027e0 <SystemInit+0xd8>)
 80027ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027c0:	4b07      	ldr	r3, [pc, #28]	@ (80027e0 <SystemInit+0xd8>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80027c6:	4b0b      	ldr	r3, [pc, #44]	@ (80027f4 <SystemInit+0xec>)
 80027c8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80027cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80027ce:	bf00      	nop
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000ed00 	.word	0xe000ed00
 80027dc:	52002000 	.word	0x52002000
 80027e0:	58024400 	.word	0x58024400
 80027e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80027e8:	02020200 	.word	0x02020200
 80027ec:	01ff0000 	.word	0x01ff0000
 80027f0:	01010280 	.word	0x01010280
 80027f4:	52004000 	.word	0x52004000

080027f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80027f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002830 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027fc:	f7ff ff84 	bl	8002708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002800:	480c      	ldr	r0, [pc, #48]	@ (8002834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002802:	490d      	ldr	r1, [pc, #52]	@ (8002838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002804:	4a0d      	ldr	r2, [pc, #52]	@ (800283c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002808:	e002      	b.n	8002810 <LoopCopyDataInit>

0800280a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800280c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280e:	3304      	adds	r3, #4

08002810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002814:	d3f9      	bcc.n	800280a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002816:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002818:	4c0a      	ldr	r4, [pc, #40]	@ (8002844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800281a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800281c:	e001      	b.n	8002822 <LoopFillZerobss>

0800281e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002820:	3204      	adds	r2, #4

08002822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002824:	d3fb      	bcc.n	800281e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002826:	f00f fa83 	bl	8011d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800282a:	f7fd ffa3 	bl	8000774 <main>
  bx  lr
 800282e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002830:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002834:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002838:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 800283c:	08012aa8 	.word	0x08012aa8
  ldr r2, =_sbss
 8002840:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8002844:	24001bb0 	.word	0x24001bb0

08002848 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002848:	e7fe      	b.n	8002848 <ADC3_IRQHandler>
	...

0800284c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002852:	2003      	movs	r0, #3
 8002854:	f002 fa1e 	bl	8004c94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002858:	f006 fce0 	bl	800921c <HAL_RCC_GetSysClockFreq>
 800285c:	4602      	mov	r2, r0
 800285e:	4b15      	ldr	r3, [pc, #84]	@ (80028b4 <HAL_Init+0x68>)
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	0a1b      	lsrs	r3, r3, #8
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	4913      	ldr	r1, [pc, #76]	@ (80028b8 <HAL_Init+0x6c>)
 800286a:	5ccb      	ldrb	r3, [r1, r3]
 800286c:	f003 031f 	and.w	r3, r3, #31
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
 8002874:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002876:	4b0f      	ldr	r3, [pc, #60]	@ (80028b4 <HAL_Init+0x68>)
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	4a0e      	ldr	r2, [pc, #56]	@ (80028b8 <HAL_Init+0x6c>)
 8002880:	5cd3      	ldrb	r3, [r2, r3]
 8002882:	f003 031f 	and.w	r3, r3, #31
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
 800288c:	4a0b      	ldr	r2, [pc, #44]	@ (80028bc <HAL_Init+0x70>)
 800288e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002890:	4a0b      	ldr	r2, [pc, #44]	@ (80028c0 <HAL_Init+0x74>)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002896:	200f      	movs	r0, #15
 8002898:	f000 f814 	bl	80028c4 <HAL_InitTick>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e002      	b.n	80028ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80028a6:	f7ff fa85 	bl	8001db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	58024400 	.word	0x58024400
 80028b8:	08012a00 	.word	0x08012a00
 80028bc:	24000010 	.word	0x24000010
 80028c0:	2400000c 	.word	0x2400000c

080028c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80028cc:	4b15      	ldr	r3, [pc, #84]	@ (8002924 <HAL_InitTick+0x60>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e021      	b.n	800291c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80028d8:	4b13      	ldr	r3, [pc, #76]	@ (8002928 <HAL_InitTick+0x64>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <HAL_InitTick+0x60>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	4619      	mov	r1, r3
 80028e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	f002 fa03 	bl	8004cfa <HAL_SYSTICK_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e00e      	b.n	800291c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b0f      	cmp	r3, #15
 8002902:	d80a      	bhi.n	800291a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002904:	2200      	movs	r2, #0
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	f04f 30ff 	mov.w	r0, #4294967295
 800290c:	f002 f9cd 	bl	8004caa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002910:	4a06      	ldr	r2, [pc, #24]	@ (800292c <HAL_InitTick+0x68>)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	e000      	b.n	800291c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	24000018 	.word	0x24000018
 8002928:	2400000c 	.word	0x2400000c
 800292c:	24000014 	.word	0x24000014

08002930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002934:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HAL_IncTick+0x20>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	461a      	mov	r2, r3
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <HAL_IncTick+0x24>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4413      	add	r3, r2
 8002940:	4a04      	ldr	r2, [pc, #16]	@ (8002954 <HAL_IncTick+0x24>)
 8002942:	6013      	str	r3, [r2, #0]
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	24000018 	.word	0x24000018
 8002954:	2400181c 	.word	0x2400181c

08002958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b03      	ldr	r3, [pc, #12]	@ (800296c <HAL_GetTick+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	2400181c 	.word	0x2400181c

08002970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002978:	f7ff ffee 	bl	8002958 <HAL_GetTick>
 800297c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002988:	d005      	beq.n	8002996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800298a:	4b0a      	ldr	r3, [pc, #40]	@ (80029b4 <HAL_Delay+0x44>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	461a      	mov	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4413      	add	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002996:	bf00      	nop
 8002998:	f7ff ffde 	bl	8002958 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d8f7      	bhi.n	8002998 <HAL_Delay+0x28>
  {
  }
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	24000018 	.word	0x24000018

080029b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	431a      	orrs	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	609a      	str	r2, [r3, #8]
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	609a      	str	r2, [r3, #8]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3360      	adds	r3, #96	@ 0x60
 8002a32:	461a      	mov	r2, r3
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4a10      	ldr	r2, [pc, #64]	@ (8002a80 <LL_ADC_SetOffset+0x60>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d10b      	bne.n	8002a5c <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002a5a:	e00b      	b.n	8002a74 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	430b      	orrs	r3, r1
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	601a      	str	r2, [r3, #0]
}
 8002a74:	bf00      	nop
 8002a76:	371c      	adds	r7, #28
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	58026000 	.word	0x58026000

08002a84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3360      	adds	r3, #96	@ 0x60
 8002a92:	461a      	mov	r2, r3
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	611a      	str	r2, [r3, #16]
}
 8002ad6:	bf00      	nop
 8002ad8:	3714      	adds	r7, #20
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
	...

08002ae4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a0c      	ldr	r2, [pc, #48]	@ (8002b24 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d00e      	beq.n	8002b16 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	3360      	adds	r3, #96	@ 0x60
 8002afc:	461a      	mov	r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	431a      	orrs	r2, r3
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	601a      	str	r2, [r3, #0]
  }
}
 8002b16:	bf00      	nop
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	58026000 	.word	0x58026000

08002b28 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4a0c      	ldr	r2, [pc, #48]	@ (8002b68 <LL_ADC_SetOffsetSaturation+0x40>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d10e      	bne.n	8002b5a <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3360      	adds	r3, #96	@ 0x60
 8002b40:	461a      	mov	r2, r3
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	431a      	orrs	r2, r3
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	371c      	adds	r7, #28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	58026000 	.word	0x58026000

08002b6c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002bac <LL_ADC_SetOffsetSign+0x40>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d10e      	bne.n	8002b9e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	3360      	adds	r3, #96	@ 0x60
 8002b84:	461a      	mov	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	371c      	adds	r7, #28
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	58026000 	.word	0x58026000

08002bb0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b087      	sub	sp, #28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3360      	adds	r3, #96	@ 0x60
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8002c00 <LL_ADC_SetOffsetState+0x50>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d108      	bne.n	8002be4 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002be2:	e007      	b.n	8002bf4 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	601a      	str	r2, [r3, #0]
}
 8002bf4:	bf00      	nop
 8002bf6:	371c      	adds	r7, #28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	58026000 	.word	0x58026000

08002c04 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b087      	sub	sp, #28
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	3330      	adds	r3, #48	@ 0x30
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	0a1b      	lsrs	r3, r3, #8
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	4413      	add	r3, r2
 8002c48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	211f      	movs	r1, #31
 8002c56:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	401a      	ands	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	0e9b      	lsrs	r3, r3, #26
 8002c62:	f003 011f 	and.w	r1, r3, #31
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	f003 031f 	and.w	r3, r3, #31
 8002c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c70:	431a      	orrs	r2, r3
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c76:	bf00      	nop
 8002c78:	371c      	adds	r7, #28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
 8002c8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f023 0203 	bic.w	r2, r3, #3
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	60da      	str	r2, [r3, #12]
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f043 0201 	orr.w	r2, r3, #1
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	60da      	str	r2, [r3, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a08      	ldr	r2, [pc, #32]	@ (8002cf8 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d107      	bne.n	8002cea <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f023 0203 	bic.w	r2, r3, #3
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	60da      	str	r2, [r3, #12]
  }
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	58026000 	.word	0x58026000

08002cfc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d08:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b087      	sub	sp, #28
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	3314      	adds	r3, #20
 8002d32:	461a      	mov	r2, r3
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	0e5b      	lsrs	r3, r3, #25
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	4413      	add	r3, r2
 8002d40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	0d1b      	lsrs	r3, r3, #20
 8002d4a:	f003 031f 	and.w	r3, r3, #31
 8002d4e:	2107      	movs	r1, #7
 8002d50:	fa01 f303 	lsl.w	r3, r1, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	401a      	ands	r2, r3
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	0d1b      	lsrs	r3, r3, #20
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	fa01 f303 	lsl.w	r3, r1, r3
 8002d66:	431a      	orrs	r2, r3
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002d6c:	bf00      	nop
 8002d6e:	371c      	adds	r7, #28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4a1a      	ldr	r2, [pc, #104]	@ (8002df0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d115      	bne.n	8002db8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f003 0318 	and.w	r3, r3, #24
 8002da2:	4914      	ldr	r1, [pc, #80]	@ (8002df4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002da4:	40d9      	lsrs	r1, r3
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	400b      	ands	r3, r1
 8002daa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dae:	431a      	orrs	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002db6:	e014      	b.n	8002de2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f003 0318 	and.w	r3, r3, #24
 8002dce:	4909      	ldr	r1, [pc, #36]	@ (8002df4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002dd0:	40d9      	lsrs	r1, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	400b      	ands	r3, r1
 8002dd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002de2:	bf00      	nop
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	58026000 	.word	0x58026000
 8002df4:	000fffff 	.word	0x000fffff

08002df8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f003 031f 	and.w	r3, r3, #31
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	4b04      	ldr	r3, [pc, #16]	@ (8002e50 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002e3e:	4013      	ands	r3, r2
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6093      	str	r3, [r2, #8]
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	5fffffc0 	.word	0x5fffffc0

08002e54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e68:	d101      	bne.n	8002e6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e000      	b.n	8002e70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	4b05      	ldr	r3, [pc, #20]	@ (8002ea0 <LL_ADC_EnableInternalRegulator+0x24>)
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	6fffffc0 	.word	0x6fffffc0

08002ea4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002eb8:	d101      	bne.n	8002ebe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e000      	b.n	8002ec0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <LL_ADC_Enable+0x24>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	f043 0201 	orr.w	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	7fffffc0 	.word	0x7fffffc0

08002ef4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <LL_ADC_IsEnabled+0x18>
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e000      	b.n	8002f0e <LL_ADC_IsEnabled+0x1a>
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	4b05      	ldr	r3, [pc, #20]	@ (8002f40 <LL_ADC_REG_StartConversion+0x24>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	f043 0204 	orr.w	r2, r3, #4
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	7fffffc0 	.word	0x7fffffc0

08002f44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d101      	bne.n	8002f5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b08      	cmp	r3, #8
 8002f7c:	d101      	bne.n	8002f82 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e000      	b.n	8002f84 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f90:	b590      	push	{r4, r7, lr}
 8002f92:	b089      	sub	sp, #36	@ 0x24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e1ee      	b.n	8003388 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d109      	bne.n	8002fcc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7fe ff15 	bl	8001de8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff3f 	bl	8002e54 <LL_ADC_IsDeepPowerDownEnabled>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d004      	beq.n	8002fe6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff ff25 	bl	8002e30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7ff ff5a 	bl	8002ea4 <LL_ADC_IsInternalRegulatorEnabled>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d114      	bne.n	8003020 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff ff3e 	bl	8002e7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003000:	4b8e      	ldr	r3, [pc, #568]	@ (800323c <HAL_ADC_Init+0x2ac>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	099b      	lsrs	r3, r3, #6
 8003006:	4a8e      	ldr	r2, [pc, #568]	@ (8003240 <HAL_ADC_Init+0x2b0>)
 8003008:	fba2 2303 	umull	r2, r3, r2, r3
 800300c:	099b      	lsrs	r3, r3, #6
 800300e:	3301      	adds	r3, #1
 8003010:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003012:	e002      	b.n	800301a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	3b01      	subs	r3, #1
 8003018:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1f9      	bne.n	8003014 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ff3d 	bl	8002ea4 <LL_ADC_IsInternalRegulatorEnabled>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10d      	bne.n	800304c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003034:	f043 0210 	orr.w	r2, r3, #16
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003040:	f043 0201 	orr.w	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff ff77 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003056:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800305c:	f003 0310 	and.w	r3, r3, #16
 8003060:	2b00      	cmp	r3, #0
 8003062:	f040 8188 	bne.w	8003376 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2b00      	cmp	r3, #0
 800306a:	f040 8184 	bne.w	8003376 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003072:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003076:	f043 0202 	orr.w	r2, r3, #2
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff ff36 	bl	8002ef4 <LL_ADC_IsEnabled>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d136      	bne.n	80030fc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a6c      	ldr	r2, [pc, #432]	@ (8003244 <HAL_ADC_Init+0x2b4>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d004      	beq.n	80030a2 <HAL_ADC_Init+0x112>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a6a      	ldr	r2, [pc, #424]	@ (8003248 <HAL_ADC_Init+0x2b8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d10e      	bne.n	80030c0 <HAL_ADC_Init+0x130>
 80030a2:	4868      	ldr	r0, [pc, #416]	@ (8003244 <HAL_ADC_Init+0x2b4>)
 80030a4:	f7ff ff26 	bl	8002ef4 <LL_ADC_IsEnabled>
 80030a8:	4604      	mov	r4, r0
 80030aa:	4867      	ldr	r0, [pc, #412]	@ (8003248 <HAL_ADC_Init+0x2b8>)
 80030ac:	f7ff ff22 	bl	8002ef4 <LL_ADC_IsEnabled>
 80030b0:	4603      	mov	r3, r0
 80030b2:	4323      	orrs	r3, r4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	bf0c      	ite	eq
 80030b8:	2301      	moveq	r3, #1
 80030ba:	2300      	movne	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	e008      	b.n	80030d2 <HAL_ADC_Init+0x142>
 80030c0:	4862      	ldr	r0, [pc, #392]	@ (800324c <HAL_ADC_Init+0x2bc>)
 80030c2:	f7ff ff17 	bl	8002ef4 <LL_ADC_IsEnabled>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	bf0c      	ite	eq
 80030cc:	2301      	moveq	r3, #1
 80030ce:	2300      	movne	r3, #0
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d012      	beq.n	80030fc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a5a      	ldr	r2, [pc, #360]	@ (8003244 <HAL_ADC_Init+0x2b4>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d004      	beq.n	80030ea <HAL_ADC_Init+0x15a>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a58      	ldr	r2, [pc, #352]	@ (8003248 <HAL_ADC_Init+0x2b8>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d101      	bne.n	80030ee <HAL_ADC_Init+0x15e>
 80030ea:	4a59      	ldr	r2, [pc, #356]	@ (8003250 <HAL_ADC_Init+0x2c0>)
 80030ec:	e000      	b.n	80030f0 <HAL_ADC_Init+0x160>
 80030ee:	4a59      	ldr	r2, [pc, #356]	@ (8003254 <HAL_ADC_Init+0x2c4>)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4619      	mov	r1, r3
 80030f6:	4610      	mov	r0, r2
 80030f8:	f7ff fc5e 	bl	80029b8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a52      	ldr	r2, [pc, #328]	@ (800324c <HAL_ADC_Init+0x2bc>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d129      	bne.n	800315a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	7e5b      	ldrb	r3, [r3, #25]
 800310a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003110:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003116:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2b08      	cmp	r3, #8
 800311e:	d013      	beq.n	8003148 <HAL_ADC_Init+0x1b8>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b0c      	cmp	r3, #12
 8003126:	d00d      	beq.n	8003144 <HAL_ADC_Init+0x1b4>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b1c      	cmp	r3, #28
 800312e:	d007      	beq.n	8003140 <HAL_ADC_Init+0x1b0>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	2b18      	cmp	r3, #24
 8003136:	d101      	bne.n	800313c <HAL_ADC_Init+0x1ac>
 8003138:	2318      	movs	r3, #24
 800313a:	e006      	b.n	800314a <HAL_ADC_Init+0x1ba>
 800313c:	2300      	movs	r3, #0
 800313e:	e004      	b.n	800314a <HAL_ADC_Init+0x1ba>
 8003140:	2310      	movs	r3, #16
 8003142:	e002      	b.n	800314a <HAL_ADC_Init+0x1ba>
 8003144:	2308      	movs	r3, #8
 8003146:	e000      	b.n	800314a <HAL_ADC_Init+0x1ba>
 8003148:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800314a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003152:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003154:	4313      	orrs	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
 8003158:	e00e      	b.n	8003178 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7e5b      	ldrb	r3, [r3, #25]
 800315e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003164:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800316a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003172:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003174:	4313      	orrs	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d106      	bne.n	8003190 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003186:	3b01      	subs	r3, #1
 8003188:	045b      	lsls	r3, r3, #17
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	4313      	orrs	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	d009      	beq.n	80031ac <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a26      	ldr	r2, [pc, #152]	@ (800324c <HAL_ADC_Init+0x2bc>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d115      	bne.n	80031e2 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	4b26      	ldr	r3, [pc, #152]	@ (8003258 <HAL_ADC_Init+0x2c8>)
 80031be:	4013      	ands	r3, r2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	69b9      	ldr	r1, [r7, #24]
 80031c6:	430b      	orrs	r3, r1
 80031c8:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	611a      	str	r2, [r3, #16]
 80031e0:	e009      	b.n	80031f6 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	4b1c      	ldr	r3, [pc, #112]	@ (800325c <HAL_ADC_Init+0x2cc>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	69b9      	ldr	r1, [r7, #24]
 80031f2:	430b      	orrs	r3, r1
 80031f4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff fea2 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003200:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff feaf 	bl	8002f6a <LL_ADC_INJ_IsConversionOngoing>
 800320c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	f040 808e 	bne.w	8003332 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2b00      	cmp	r3, #0
 800321a:	f040 808a 	bne.w	8003332 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a0a      	ldr	r2, [pc, #40]	@ (800324c <HAL_ADC_Init+0x2bc>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d11b      	bne.n	8003260 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	7e1b      	ldrb	r3, [r3, #24]
 800322c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003234:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
 800323a:	e018      	b.n	800326e <HAL_ADC_Init+0x2de>
 800323c:	2400000c 	.word	0x2400000c
 8003240:	053e2d63 	.word	0x053e2d63
 8003244:	40022000 	.word	0x40022000
 8003248:	40022100 	.word	0x40022100
 800324c:	58026000 	.word	0x58026000
 8003250:	40022300 	.word	0x40022300
 8003254:	58026300 	.word	0x58026300
 8003258:	fff04007 	.word	0xfff04007
 800325c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	7e1b      	ldrb	r3, [r3, #24]
 8003264:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68da      	ldr	r2, [r3, #12]
 8003274:	4b46      	ldr	r3, [pc, #280]	@ (8003390 <HAL_ADC_Init+0x400>)
 8003276:	4013      	ands	r3, r2
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	69b9      	ldr	r1, [r7, #24]
 800327e:	430b      	orrs	r3, r1
 8003280:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003288:	2b01      	cmp	r3, #1
 800328a:	d137      	bne.n	80032fc <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003290:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a3f      	ldr	r2, [pc, #252]	@ (8003394 <HAL_ADC_Init+0x404>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d116      	bne.n	80032ca <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691a      	ldr	r2, [r3, #16]
 80032a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003398 <HAL_ADC_Init+0x408>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80032ae:	4311      	orrs	r1, r2
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032b4:	4311      	orrs	r1, r2
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80032ba:	430a      	orrs	r2, r1
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	611a      	str	r2, [r3, #16]
 80032c8:	e020      	b.n	800330c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	4b32      	ldr	r3, [pc, #200]	@ (800339c <HAL_ADC_Init+0x40c>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80032d8:	3a01      	subs	r2, #1
 80032da:	0411      	lsls	r1, r2, #16
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80032e0:	4311      	orrs	r1, r2
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032e6:	4311      	orrs	r1, r2
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80032ec:	430a      	orrs	r2, r1
 80032ee:	431a      	orrs	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f042 0201 	orr.w	r2, r2, #1
 80032f8:	611a      	str	r2, [r3, #16]
 80032fa:	e007      	b.n	800330c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a1b      	ldr	r2, [pc, #108]	@ (8003394 <HAL_ADC_Init+0x404>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d002      	beq.n	8003332 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f001 f9b9 	bl	80046a4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d10c      	bne.n	8003354 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003340:	f023 010f 	bic.w	r1, r3, #15
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	1e5a      	subs	r2, r3, #1
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	631a      	str	r2, [r3, #48]	@ 0x30
 8003352:	e007      	b.n	8003364 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 020f 	bic.w	r2, r2, #15
 8003362:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003368:	f023 0303 	bic.w	r3, r3, #3
 800336c:	f043 0201 	orr.w	r2, r3, #1
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	661a      	str	r2, [r3, #96]	@ 0x60
 8003374:	e007      	b.n	8003386 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337a:	f043 0210 	orr.w	r2, r3, #16
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003386:	7ffb      	ldrb	r3, [r7, #31]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3724      	adds	r7, #36	@ 0x24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd90      	pop	{r4, r7, pc}
 8003390:	ffffbffc 	.word	0xffffbffc
 8003394:	58026000 	.word	0x58026000
 8003398:	fc00f81f 	.word	0xfc00f81f
 800339c:	fc00f81e 	.word	0xfc00f81e

080033a0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a60      	ldr	r2, [pc, #384]	@ (8003534 <HAL_ADC_Start_DMA+0x194>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d004      	beq.n	80033c0 <HAL_ADC_Start_DMA+0x20>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003538 <HAL_ADC_Start_DMA+0x198>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d101      	bne.n	80033c4 <HAL_ADC_Start_DMA+0x24>
 80033c0:	4b5e      	ldr	r3, [pc, #376]	@ (800353c <HAL_ADC_Start_DMA+0x19c>)
 80033c2:	e000      	b.n	80033c6 <HAL_ADC_Start_DMA+0x26>
 80033c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003540 <HAL_ADC_Start_DMA+0x1a0>)
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fd16 	bl	8002df8 <LL_ADC_GetMultimode>
 80033cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff fdb6 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f040 80a2 	bne.w	8003524 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d101      	bne.n	80033ee <HAL_ADC_Start_DMA+0x4e>
 80033ea:	2302      	movs	r3, #2
 80033ec:	e09d      	b.n	800352a <HAL_ADC_Start_DMA+0x18a>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d006      	beq.n	800340a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	2b05      	cmp	r3, #5
 8003400:	d003      	beq.n	800340a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b09      	cmp	r3, #9
 8003406:	f040 8086 	bne.w	8003516 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f001 f82c 	bl	8004468 <ADC_Enable>
 8003410:	4603      	mov	r3, r0
 8003412:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003414:	7dfb      	ldrb	r3, [r7, #23]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d178      	bne.n	800350c <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800341e:	4b49      	ldr	r3, [pc, #292]	@ (8003544 <HAL_ADC_Start_DMA+0x1a4>)
 8003420:	4013      	ands	r3, r2
 8003422:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a42      	ldr	r2, [pc, #264]	@ (8003538 <HAL_ADC_Start_DMA+0x198>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d002      	beq.n	800343a <HAL_ADC_Start_DMA+0x9a>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	e000      	b.n	800343c <HAL_ADC_Start_DMA+0x9c>
 800343a:	4b3e      	ldr	r3, [pc, #248]	@ (8003534 <HAL_ADC_Start_DMA+0x194>)
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	4293      	cmp	r3, r2
 8003442:	d002      	beq.n	800344a <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d105      	bne.n	8003456 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800344e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800345a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d006      	beq.n	8003470 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003466:	f023 0206 	bic.w	r2, r3, #6
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	665a      	str	r2, [r3, #100]	@ 0x64
 800346e:	e002      	b.n	8003476 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347a:	4a33      	ldr	r2, [pc, #204]	@ (8003548 <HAL_ADC_Start_DMA+0x1a8>)
 800347c:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003482:	4a32      	ldr	r2, [pc, #200]	@ (800354c <HAL_ADC_Start_DMA+0x1ac>)
 8003484:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348a:	4a31      	ldr	r2, [pc, #196]	@ (8003550 <HAL_ADC_Start_DMA+0x1b0>)
 800348c:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	221c      	movs	r2, #28
 8003494:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f042 0210 	orr.w	r2, r2, #16
 80034ac:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a28      	ldr	r2, [pc, #160]	@ (8003554 <HAL_ADC_Start_DMA+0x1b4>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d10f      	bne.n	80034d8 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	4619      	mov	r1, r3
 80034c6:	4610      	mov	r0, r2
 80034c8:	f7ff fbfe 	bl	8002cc8 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff fbe9 	bl	8002ca8 <LL_ADC_EnableDMAReq>
 80034d6:	e007      	b.n	80034e8 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e0:	4619      	mov	r1, r3
 80034e2:	4610      	mov	r0, r2
 80034e4:	f7ff fbcd 	bl	8002c82 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	3340      	adds	r3, #64	@ 0x40
 80034f2:	4619      	mov	r1, r3
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f001 ff64 	bl	80053c4 <HAL_DMA_Start_IT>
 80034fc:	4603      	mov	r3, r0
 80034fe:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff fd09 	bl	8002f1c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800350a:	e00d      	b.n	8003528 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8003514:	e008      	b.n	8003528 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8003522:	e001      	b.n	8003528 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003524:	2302      	movs	r3, #2
 8003526:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003528:	7dfb      	ldrb	r3, [r7, #23]
}
 800352a:	4618      	mov	r0, r3
 800352c:	3718      	adds	r7, #24
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40022000 	.word	0x40022000
 8003538:	40022100 	.word	0x40022100
 800353c:	40022300 	.word	0x40022300
 8003540:	58026300 	.word	0x58026300
 8003544:	fffff0fe 	.word	0xfffff0fe
 8003548:	0800457d 	.word	0x0800457d
 800354c:	08004655 	.word	0x08004655
 8003550:	08004671 	.word	0x08004671
 8003554:	58026000 	.word	0x58026000

08003558 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b08a      	sub	sp, #40	@ 0x28
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003560:	2300      	movs	r3, #0
 8003562:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a87      	ldr	r2, [pc, #540]	@ (8003798 <HAL_ADC_IRQHandler+0x240>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d004      	beq.n	8003588 <HAL_ADC_IRQHandler+0x30>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a86      	ldr	r2, [pc, #536]	@ (800379c <HAL_ADC_IRQHandler+0x244>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d101      	bne.n	800358c <HAL_ADC_IRQHandler+0x34>
 8003588:	4b85      	ldr	r3, [pc, #532]	@ (80037a0 <HAL_ADC_IRQHandler+0x248>)
 800358a:	e000      	b.n	800358e <HAL_ADC_IRQHandler+0x36>
 800358c:	4b85      	ldr	r3, [pc, #532]	@ (80037a4 <HAL_ADC_IRQHandler+0x24c>)
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff fc32 	bl	8002df8 <LL_ADC_GetMultimode>
 8003594:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d017      	beq.n	80035d0 <HAL_ADC_IRQHandler+0x78>
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d012      	beq.n	80035d0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ae:	f003 0310 	and.w	r3, r3, #16
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d105      	bne.n	80035c2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ba:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f001 f9aa 	bl	800491c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2202      	movs	r2, #2
 80035ce:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d004      	beq.n	80035e4 <HAL_ADC_IRQHandler+0x8c>
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10a      	bne.n	80035fa <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 8083 	beq.w	80036f6 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	f003 0308 	and.w	r3, r3, #8
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d07d      	beq.n	80036f6 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	2b00      	cmp	r3, #0
 8003604:	d105      	bne.n	8003612 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff faf4 	bl	8002c04 <LL_ADC_REG_IsTriggerSourceSWStart>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d062      	beq.n	80036e8 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a5d      	ldr	r2, [pc, #372]	@ (800379c <HAL_ADC_IRQHandler+0x244>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d002      	beq.n	8003632 <HAL_ADC_IRQHandler+0xda>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	e000      	b.n	8003634 <HAL_ADC_IRQHandler+0xdc>
 8003632:	4b59      	ldr	r3, [pc, #356]	@ (8003798 <HAL_ADC_IRQHandler+0x240>)
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	4293      	cmp	r3, r2
 800363a:	d008      	beq.n	800364e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d005      	beq.n	800364e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	2b05      	cmp	r3, #5
 8003646:	d002      	beq.n	800364e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2b09      	cmp	r3, #9
 800364c:	d104      	bne.n	8003658 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	623b      	str	r3, [r7, #32]
 8003656:	e00c      	b.n	8003672 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a4f      	ldr	r2, [pc, #316]	@ (800379c <HAL_ADC_IRQHandler+0x244>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d002      	beq.n	8003668 <HAL_ADC_IRQHandler+0x110>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	e000      	b.n	800366a <HAL_ADC_IRQHandler+0x112>
 8003668:	4b4b      	ldr	r3, [pc, #300]	@ (8003798 <HAL_ADC_IRQHandler+0x240>)
 800366a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d135      	bne.n	80036e8 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b08      	cmp	r3, #8
 8003688:	d12e      	bne.n	80036e8 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff fc58 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d11a      	bne.n	80036d0 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 020c 	bic.w	r2, r2, #12
 80036a8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d112      	bne.n	80036e8 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036c6:	f043 0201 	orr.w	r2, r3, #1
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80036ce:	e00b      	b.n	80036e8 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d4:	f043 0210 	orr.w	r2, r3, #16
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036e0:	f043 0201 	orr.w	r2, r3, #1
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7fd ff3d 	bl	8001568 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	220c      	movs	r2, #12
 80036f4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	f003 0320 	and.w	r3, r3, #32
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d004      	beq.n	800370a <HAL_ADC_IRQHandler+0x1b2>
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10b      	bne.n	8003722 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80a0 	beq.w	8003856 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 809a 	beq.w	8003856 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003726:	f003 0310 	and.w	r3, r3, #16
 800372a:	2b00      	cmp	r3, #0
 800372c:	d105      	bne.n	800373a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003732:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff fadc 	bl	8002cfc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003744:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7ff fa5a 	bl	8002c04 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003750:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a11      	ldr	r2, [pc, #68]	@ (800379c <HAL_ADC_IRQHandler+0x244>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d002      	beq.n	8003762 <HAL_ADC_IRQHandler+0x20a>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	e000      	b.n	8003764 <HAL_ADC_IRQHandler+0x20c>
 8003762:	4b0d      	ldr	r3, [pc, #52]	@ (8003798 <HAL_ADC_IRQHandler+0x240>)
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	4293      	cmp	r3, r2
 800376a:	d008      	beq.n	800377e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b06      	cmp	r3, #6
 8003776:	d002      	beq.n	800377e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2b07      	cmp	r3, #7
 800377c:	d104      	bne.n	8003788 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	623b      	str	r3, [r7, #32]
 8003786:	e014      	b.n	80037b2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a03      	ldr	r2, [pc, #12]	@ (800379c <HAL_ADC_IRQHandler+0x244>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d00a      	beq.n	80037a8 <HAL_ADC_IRQHandler+0x250>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	e008      	b.n	80037aa <HAL_ADC_IRQHandler+0x252>
 8003798:	40022000 	.word	0x40022000
 800379c:	40022100 	.word	0x40022100
 80037a0:	40022300 	.word	0x40022300
 80037a4:	58026300 	.word	0x58026300
 80037a8:	4b84      	ldr	r3, [pc, #528]	@ (80039bc <HAL_ADC_IRQHandler+0x464>)
 80037aa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d047      	beq.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d007      	beq.n	80037d2 <HAL_ADC_IRQHandler+0x27a>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d03f      	beq.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d13a      	bne.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037dc:	2b40      	cmp	r3, #64	@ 0x40
 80037de:	d133      	bne.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d12e      	bne.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff fbbb 	bl	8002f6a <LL_ADC_INJ_IsConversionOngoing>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d11a      	bne.n	8003830 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003808:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800381a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381e:	2b00      	cmp	r3, #0
 8003820:	d112      	bne.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003826:	f043 0201 	orr.w	r2, r3, #1
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	661a      	str	r2, [r3, #96]	@ 0x60
 800382e:	e00b      	b.n	8003848 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003834:	f043 0210 	orr.w	r2, r3, #16
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003840:	f043 0201 	orr.w	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f001 f83f 	bl	80048cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2260      	movs	r2, #96	@ 0x60
 8003854:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385c:	2b00      	cmp	r3, #0
 800385e:	d011      	beq.n	8003884 <HAL_ADC_IRQHandler+0x32c>
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00c      	beq.n	8003884 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800386e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f8b2 	bl	80039e0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2280      	movs	r2, #128	@ 0x80
 8003882:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388a:	2b00      	cmp	r3, #0
 800388c:	d012      	beq.n	80038b4 <HAL_ADC_IRQHandler+0x35c>
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00d      	beq.n	80038b4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f001 f825 	bl	80048f4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d012      	beq.n	80038e4 <HAL_ADC_IRQHandler+0x38c>
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00d      	beq.n	80038e4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f001 f817 	bl	8004908 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	f003 0310 	and.w	r3, r3, #16
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d043      	beq.n	8003976 <HAL_ADC_IRQHandler+0x41e>
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d03e      	beq.n	8003976 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d102      	bne.n	8003906 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8003900:	2301      	movs	r3, #1
 8003902:	627b      	str	r3, [r7, #36]	@ 0x24
 8003904:	e021      	b.n	800394a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d015      	beq.n	8003938 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a2a      	ldr	r2, [pc, #168]	@ (80039bc <HAL_ADC_IRQHandler+0x464>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d004      	beq.n	8003920 <HAL_ADC_IRQHandler+0x3c8>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a29      	ldr	r2, [pc, #164]	@ (80039c0 <HAL_ADC_IRQHandler+0x468>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d101      	bne.n	8003924 <HAL_ADC_IRQHandler+0x3cc>
 8003920:	4b28      	ldr	r3, [pc, #160]	@ (80039c4 <HAL_ADC_IRQHandler+0x46c>)
 8003922:	e000      	b.n	8003926 <HAL_ADC_IRQHandler+0x3ce>
 8003924:	4b28      	ldr	r3, [pc, #160]	@ (80039c8 <HAL_ADC_IRQHandler+0x470>)
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff fa74 	bl	8002e14 <LL_ADC_GetMultiDMATransfer>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00b      	beq.n	800394a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003932:	2301      	movs	r3, #1
 8003934:	627b      	str	r3, [r7, #36]	@ 0x24
 8003936:	e008      	b.n	800394a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003946:	2301      	movs	r3, #1
 8003948:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	2b01      	cmp	r3, #1
 800394e:	d10e      	bne.n	800396e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003954:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003960:	f043 0202 	orr.w	r2, r3, #2
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f843 	bl	80039f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2210      	movs	r2, #16
 8003974:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d018      	beq.n	80039b2 <HAL_ADC_IRQHandler+0x45a>
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003986:	2b00      	cmp	r3, #0
 8003988:	d013      	beq.n	80039b2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800398e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800399a:	f043 0208 	orr.w	r2, r3, #8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039aa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 ff97 	bl	80048e0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80039b2:	bf00      	nop
 80039b4:	3728      	adds	r7, #40	@ 0x28
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40022000 	.word	0x40022000
 80039c0:	40022100 	.word	0x40022100
 80039c4:	40022300 	.word	0x40022300
 80039c8:	58026300 	.word	0x58026300

080039cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a08:	b590      	push	{r4, r7, lr}
 8003a0a:	b0b9      	sub	sp, #228	@ 0xe4
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a12:	2300      	movs	r3, #0
 8003a14:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a22:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	4aab      	ldr	r2, [pc, #684]	@ (8003cd8 <HAL_ADC_ConfigChannel+0x2d0>)
 8003a2a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d102      	bne.n	8003a3c <HAL_ADC_ConfigChannel+0x34>
 8003a36:	2302      	movs	r3, #2
 8003a38:	f000 bcfe 	b.w	8004438 <HAL_ADC_ConfigChannel+0xa30>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff fa7b 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f040 84e2 	bne.w	800441a <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	db38      	blt.n	8003ad0 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a9e      	ldr	r2, [pc, #632]	@ (8003cdc <HAL_ADC_ConfigChannel+0x2d4>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d033      	beq.n	8003ad0 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d108      	bne.n	8003a86 <HAL_ADC_ConfigChannel+0x7e>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	0e9b      	lsrs	r3, r3, #26
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	2201      	movs	r2, #1
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	e01d      	b.n	8003ac2 <HAL_ADC_ConfigChannel+0xba>
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a92:	fa93 f3a3 	rbit	r3, r3
 8003a96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003aa2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8003aaa:	2320      	movs	r3, #32
 8003aac:	e004      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8003aae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ab2:	fab3 f383 	clz	r3, r3
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	f003 031f 	and.w	r3, r3, #31
 8003abc:	2201      	movs	r2, #1
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	69d1      	ldr	r1, [r2, #28]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6812      	ldr	r2, [r2, #0]
 8003acc:	430b      	orrs	r3, r1
 8003ace:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6818      	ldr	r0, [r3, #0]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	6859      	ldr	r1, [r3, #4]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	461a      	mov	r2, r3
 8003ade:	f7ff f8a4 	bl	8002c2a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff fa2c 	bl	8002f44 <LL_ADC_REG_IsConversionOngoing>
 8003aec:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff fa38 	bl	8002f6a <LL_ADC_INJ_IsConversionOngoing>
 8003afa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003afe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f040 8270 	bne.w	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b08:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f040 826b 	bne.w	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	6819      	ldr	r1, [r3, #0]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	f7ff f8ff 	bl	8002d22 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a6c      	ldr	r2, [pc, #432]	@ (8003cdc <HAL_ADC_ConfigChannel+0x2d4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d10d      	bne.n	8003b4a <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695a      	ldr	r2, [r3, #20]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	08db      	lsrs	r3, r3, #3
 8003b3a:	f003 0303 	and.w	r3, r3, #3
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b48:	e032      	b.n	8003bb0 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003b4a:	4b65      	ldr	r3, [pc, #404]	@ (8003ce0 <HAL_ADC_ConfigChannel+0x2d8>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003b52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b56:	d10b      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x168>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	695a      	ldr	r2, [r3, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	089b      	lsrs	r3, r3, #2
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	005b      	lsls	r3, r3, #1
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	e01d      	b.n	8003bac <HAL_ADC_ConfigChannel+0x1a4>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	f003 0310 	and.w	r3, r3, #16
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10b      	bne.n	8003b96 <HAL_ADC_ConfigChannel+0x18e>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	695a      	ldr	r2, [r3, #20]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	089b      	lsrs	r3, r3, #2
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	e00a      	b.n	8003bac <HAL_ADC_ConfigChannel+0x1a4>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	695a      	ldr	r2, [r3, #20]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	089b      	lsrs	r3, r3, #2
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d048      	beq.n	8003c4a <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6818      	ldr	r0, [r3, #0]
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	6919      	ldr	r1, [r3, #16]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003bc8:	f7fe ff2a 	bl	8002a20 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a42      	ldr	r2, [pc, #264]	@ (8003cdc <HAL_ADC_ConfigChannel+0x2d4>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d119      	bne.n	8003c0a <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	6919      	ldr	r1, [r3, #16]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	461a      	mov	r2, r3
 8003be4:	f7fe ffc2 	bl	8002b6c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6919      	ldr	r1, [r3, #16]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d102      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x1f8>
 8003bfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bfe:	e000      	b.n	8003c02 <HAL_ADC_ConfigChannel+0x1fa>
 8003c00:	2300      	movs	r3, #0
 8003c02:	461a      	mov	r2, r3
 8003c04:	f7fe ff90 	bl	8002b28 <LL_ADC_SetOffsetSaturation>
 8003c08:	e1ee      	b.n	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6818      	ldr	r0, [r3, #0]
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	6919      	ldr	r1, [r3, #16]
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d102      	bne.n	8003c22 <HAL_ADC_ConfigChannel+0x21a>
 8003c1c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003c20:	e000      	b.n	8003c24 <HAL_ADC_ConfigChannel+0x21c>
 8003c22:	2300      	movs	r3, #0
 8003c24:	461a      	mov	r2, r3
 8003c26:	f7fe ff5d 	bl	8002ae4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	6919      	ldr	r1, [r3, #16]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	7e1b      	ldrb	r3, [r3, #24]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d102      	bne.n	8003c40 <HAL_ADC_ConfigChannel+0x238>
 8003c3a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c3e:	e000      	b.n	8003c42 <HAL_ADC_ConfigChannel+0x23a>
 8003c40:	2300      	movs	r3, #0
 8003c42:	461a      	mov	r2, r3
 8003c44:	f7fe ff34 	bl	8002ab0 <LL_ADC_SetDataRightShift>
 8003c48:	e1ce      	b.n	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a23      	ldr	r2, [pc, #140]	@ (8003cdc <HAL_ADC_ConfigChannel+0x2d4>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	f040 8181 	bne.w	8003f58 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fe ff11 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003c62:	4603      	mov	r3, r0
 8003c64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d10a      	bne.n	8003c82 <HAL_ADC_ConfigChannel+0x27a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2100      	movs	r1, #0
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fe ff06 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	0e9b      	lsrs	r3, r3, #26
 8003c7c:	f003 021f 	and.w	r2, r3, #31
 8003c80:	e01e      	b.n	8003cc0 <HAL_ADC_ConfigChannel+0x2b8>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2100      	movs	r1, #0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fe fefb 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c98:	fa93 f3a3 	rbit	r3, r3
 8003c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003ca0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ca4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003ca8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8003cb0:	2320      	movs	r3, #32
 8003cb2:	e004      	b.n	8003cbe <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8003cb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003cb8:	fab3 f383 	clz	r3, r3
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10b      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x2dc>
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	0e9b      	lsrs	r3, r3, #26
 8003cd2:	f003 031f 	and.w	r3, r3, #31
 8003cd6:	e01e      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x30e>
 8003cd8:	47ff0000 	.word	0x47ff0000
 8003cdc:	58026000 	.word	0x58026000
 8003ce0:	5c001000 	.word	0x5c001000
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cf0:	fa93 f3a3 	rbit	r3, r3
 8003cf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003cf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003d00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8003d08:	2320      	movs	r3, #32
 8003d0a:	e004      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8003d0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d10:	fab3 f383 	clz	r3, r3
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d106      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2100      	movs	r1, #0
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fe ff44 	bl	8002bb0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fe fea8 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003d34:	4603      	mov	r3, r0
 8003d36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10a      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0x34c>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2101      	movs	r1, #1
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fe9d 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	0e9b      	lsrs	r3, r3, #26
 8003d4e:	f003 021f 	and.w	r2, r3, #31
 8003d52:	e01e      	b.n	8003d92 <HAL_ADC_ConfigChannel+0x38a>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2101      	movs	r1, #1
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe fe92 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003d60:	4603      	mov	r3, r0
 8003d62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d6a:	fa93 f3a3 	rbit	r3, r3
 8003d6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003d72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8003d82:	2320      	movs	r3, #32
 8003d84:	e004      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8003d86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d8a:	fab3 f383 	clz	r3, r3
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	461a      	mov	r2, r3
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d105      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x3a2>
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	0e9b      	lsrs	r3, r3, #26
 8003da4:	f003 031f 	and.w	r3, r3, #31
 8003da8:	e018      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x3d4>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003db6:	fa93 f3a3 	rbit	r3, r3
 8003dba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003dbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003dc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003dc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8003dce:	2320      	movs	r3, #32
 8003dd0:	e004      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8003dd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003dd6:	fab3 f383 	clz	r3, r3
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d106      	bne.n	8003dee <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2200      	movs	r2, #0
 8003de6:	2101      	movs	r1, #1
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fe fee1 	bl	8002bb0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2102      	movs	r1, #2
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7fe fe45 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10a      	bne.n	8003e1a <HAL_ADC_ConfigChannel+0x412>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2102      	movs	r1, #2
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fe fe3a 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003e10:	4603      	mov	r3, r0
 8003e12:	0e9b      	lsrs	r3, r3, #26
 8003e14:	f003 021f 	and.w	r2, r3, #31
 8003e18:	e01e      	b.n	8003e58 <HAL_ADC_ConfigChannel+0x450>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2102      	movs	r1, #2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7fe fe2f 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003e26:	4603      	mov	r3, r0
 8003e28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e30:	fa93 f3a3 	rbit	r3, r3
 8003e34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003e38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003e40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8003e48:	2320      	movs	r3, #32
 8003e4a:	e004      	b.n	8003e56 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8003e4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e50:	fab3 f383 	clz	r3, r3
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	461a      	mov	r2, r3
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <HAL_ADC_ConfigChannel+0x468>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	0e9b      	lsrs	r3, r3, #26
 8003e6a:	f003 031f 	and.w	r3, r3, #31
 8003e6e:	e014      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x492>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e78:	fa93 f3a3 	rbit	r3, r3
 8003e7c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003e7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003e84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003e8c:	2320      	movs	r3, #32
 8003e8e:	e004      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003e90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e94:	fab3 f383 	clz	r3, r3
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d106      	bne.n	8003eac <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fe fe82 	bl	8002bb0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2103      	movs	r1, #3
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fe fde6 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10a      	bne.n	8003ed8 <HAL_ADC_ConfigChannel+0x4d0>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2103      	movs	r1, #3
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7fe fddb 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	0e9b      	lsrs	r3, r3, #26
 8003ed2:	f003 021f 	and.w	r2, r3, #31
 8003ed6:	e017      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x500>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2103      	movs	r1, #3
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fe fdd0 	bl	8002a84 <LL_ADC_GetOffsetChannel>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003eea:	fa93 f3a3 	rbit	r3, r3
 8003eee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003ef0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ef2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003ef4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8003efa:	2320      	movs	r3, #32
 8003efc:	e003      	b.n	8003f06 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 8003efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f00:	fab3 f383 	clz	r3, r3
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d105      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x518>
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	0e9b      	lsrs	r3, r3, #26
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	e011      	b.n	8003f44 <HAL_ADC_ConfigChannel+0x53c>
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f28:	fa93 f3a3 	rbit	r3, r3
 8003f2c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003f2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f30:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003f32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d101      	bne.n	8003f3c <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8003f38:	2320      	movs	r3, #32
 8003f3a:	e003      	b.n	8003f44 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8003f3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f3e:	fab3 f383 	clz	r3, r3
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d14f      	bne.n	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	2103      	movs	r1, #3
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fe fe2d 	bl	8002bb0 <LL_ADC_SetOffsetState>
 8003f56:	e047      	b.n	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	069b      	lsls	r3, r3, #26
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d107      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f7a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	069b      	lsls	r3, r3, #26
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d107      	bne.n	8003fa0 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f9e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fa6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	069b      	lsls	r3, r3, #26
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d107      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003fc2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	069b      	lsls	r3, r3, #26
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d107      	bne.n	8003fe8 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003fe6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fe ff81 	bl	8002ef4 <LL_ADC_IsEnabled>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f040 8219 	bne.w	800442c <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6818      	ldr	r0, [r3, #0]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	6819      	ldr	r1, [r3, #0]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	461a      	mov	r2, r3
 8004008:	f7fe feb6 	bl	8002d78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	4aa1      	ldr	r2, [pc, #644]	@ (8004298 <HAL_ADC_ConfigChannel+0x890>)
 8004012:	4293      	cmp	r3, r2
 8004014:	f040 812e 	bne.w	8004274 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10b      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x638>
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	0e9b      	lsrs	r3, r3, #26
 800402e:	3301      	adds	r3, #1
 8004030:	f003 031f 	and.w	r3, r3, #31
 8004034:	2b09      	cmp	r3, #9
 8004036:	bf94      	ite	ls
 8004038:	2301      	movls	r3, #1
 800403a:	2300      	movhi	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	e019      	b.n	8004074 <HAL_ADC_ConfigChannel+0x66c>
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004048:	fa93 f3a3 	rbit	r3, r3
 800404c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800404e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004050:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004052:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d101      	bne.n	800405c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004058:	2320      	movs	r3, #32
 800405a:	e003      	b.n	8004064 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800405c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800405e:	fab3 f383 	clz	r3, r3
 8004062:	b2db      	uxtb	r3, r3
 8004064:	3301      	adds	r3, #1
 8004066:	f003 031f 	and.w	r3, r3, #31
 800406a:	2b09      	cmp	r3, #9
 800406c:	bf94      	ite	ls
 800406e:	2301      	movls	r3, #1
 8004070:	2300      	movhi	r3, #0
 8004072:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004074:	2b00      	cmp	r3, #0
 8004076:	d079      	beq.n	800416c <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004080:	2b00      	cmp	r3, #0
 8004082:	d107      	bne.n	8004094 <HAL_ADC_ConfigChannel+0x68c>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	0e9b      	lsrs	r3, r3, #26
 800408a:	3301      	adds	r3, #1
 800408c:	069b      	lsls	r3, r3, #26
 800408e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004092:	e015      	b.n	80040c0 <HAL_ADC_ConfigChannel+0x6b8>
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800409a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800409c:	fa93 f3a3 	rbit	r3, r3
 80040a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80040a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040a4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80040a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 80040ac:	2320      	movs	r3, #32
 80040ae:	e003      	b.n	80040b8 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 80040b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040b2:	fab3 f383 	clz	r3, r3
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	3301      	adds	r3, #1
 80040ba:	069b      	lsls	r3, r3, #26
 80040bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x6d8>
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	0e9b      	lsrs	r3, r3, #26
 80040d2:	3301      	adds	r3, #1
 80040d4:	f003 031f 	and.w	r3, r3, #31
 80040d8:	2101      	movs	r1, #1
 80040da:	fa01 f303 	lsl.w	r3, r1, r3
 80040de:	e017      	b.n	8004110 <HAL_ADC_ConfigChannel+0x708>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040e8:	fa93 f3a3 	rbit	r3, r3
 80040ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80040ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040f0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80040f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 80040f8:	2320      	movs	r3, #32
 80040fa:	e003      	b.n	8004104 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 80040fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040fe:	fab3 f383 	clz	r3, r3
 8004102:	b2db      	uxtb	r3, r3
 8004104:	3301      	adds	r3, #1
 8004106:	f003 031f 	and.w	r3, r3, #31
 800410a:	2101      	movs	r1, #1
 800410c:	fa01 f303 	lsl.w	r3, r1, r3
 8004110:	ea42 0103 	orr.w	r1, r2, r3
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10a      	bne.n	8004136 <HAL_ADC_ConfigChannel+0x72e>
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	0e9b      	lsrs	r3, r3, #26
 8004126:	3301      	adds	r3, #1
 8004128:	f003 021f 	and.w	r2, r3, #31
 800412c:	4613      	mov	r3, r2
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	4413      	add	r3, r2
 8004132:	051b      	lsls	r3, r3, #20
 8004134:	e018      	b.n	8004168 <HAL_ADC_ConfigChannel+0x760>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800413e:	fa93 f3a3 	rbit	r3, r3
 8004142:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004146:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 800414e:	2320      	movs	r3, #32
 8004150:	e003      	b.n	800415a <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 8004152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004154:	fab3 f383 	clz	r3, r3
 8004158:	b2db      	uxtb	r3, r3
 800415a:	3301      	adds	r3, #1
 800415c:	f003 021f 	and.w	r2, r3, #31
 8004160:	4613      	mov	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	4413      	add	r3, r2
 8004166:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004168:	430b      	orrs	r3, r1
 800416a:	e07e      	b.n	800426a <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004174:	2b00      	cmp	r3, #0
 8004176:	d107      	bne.n	8004188 <HAL_ADC_ConfigChannel+0x780>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	0e9b      	lsrs	r3, r3, #26
 800417e:	3301      	adds	r3, #1
 8004180:	069b      	lsls	r3, r3, #26
 8004182:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004186:	e015      	b.n	80041b4 <HAL_ADC_ConfigChannel+0x7ac>
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004190:	fa93 f3a3 	rbit	r3, r3
 8004194:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004198:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800419a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 80041a0:	2320      	movs	r3, #32
 80041a2:	e003      	b.n	80041ac <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 80041a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a6:	fab3 f383 	clz	r3, r3
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	3301      	adds	r3, #1
 80041ae:	069b      	lsls	r3, r3, #26
 80041b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d109      	bne.n	80041d4 <HAL_ADC_ConfigChannel+0x7cc>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	0e9b      	lsrs	r3, r3, #26
 80041c6:	3301      	adds	r3, #1
 80041c8:	f003 031f 	and.w	r3, r3, #31
 80041cc:	2101      	movs	r1, #1
 80041ce:	fa01 f303 	lsl.w	r3, r1, r3
 80041d2:	e017      	b.n	8004204 <HAL_ADC_ConfigChannel+0x7fc>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	fa93 f3a3 	rbit	r3, r3
 80041e0:	61bb      	str	r3, [r7, #24]
  return result;
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 80041ec:	2320      	movs	r3, #32
 80041ee:	e003      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	fab3 f383 	clz	r3, r3
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	3301      	adds	r3, #1
 80041fa:	f003 031f 	and.w	r3, r3, #31
 80041fe:	2101      	movs	r1, #1
 8004200:	fa01 f303 	lsl.w	r3, r1, r3
 8004204:	ea42 0103 	orr.w	r1, r2, r3
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10d      	bne.n	8004230 <HAL_ADC_ConfigChannel+0x828>
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	0e9b      	lsrs	r3, r3, #26
 800421a:	3301      	adds	r3, #1
 800421c:	f003 021f 	and.w	r2, r3, #31
 8004220:	4613      	mov	r3, r2
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	4413      	add	r3, r2
 8004226:	3b1e      	subs	r3, #30
 8004228:	051b      	lsls	r3, r3, #20
 800422a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800422e:	e01b      	b.n	8004268 <HAL_ADC_ConfigChannel+0x860>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	fa93 f3a3 	rbit	r3, r3
 800423c:	60fb      	str	r3, [r7, #12]
  return result;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8004248:	2320      	movs	r3, #32
 800424a:	e003      	b.n	8004254 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	fab3 f383 	clz	r3, r3
 8004252:	b2db      	uxtb	r3, r3
 8004254:	3301      	adds	r3, #1
 8004256:	f003 021f 	and.w	r2, r3, #31
 800425a:	4613      	mov	r3, r2
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	4413      	add	r3, r2
 8004260:	3b1e      	subs	r3, #30
 8004262:	051b      	lsls	r3, r3, #20
 8004264:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004268:	430b      	orrs	r3, r1
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	6892      	ldr	r2, [r2, #8]
 800426e:	4619      	mov	r1, r3
 8004270:	f7fe fd57 	bl	8002d22 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	f280 80d7 	bge.w	800442c <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a06      	ldr	r2, [pc, #24]	@ (800429c <HAL_ADC_ConfigChannel+0x894>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d004      	beq.n	8004292 <HAL_ADC_ConfigChannel+0x88a>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a04      	ldr	r2, [pc, #16]	@ (80042a0 <HAL_ADC_ConfigChannel+0x898>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d10a      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x8a0>
 8004292:	4b04      	ldr	r3, [pc, #16]	@ (80042a4 <HAL_ADC_ConfigChannel+0x89c>)
 8004294:	e009      	b.n	80042aa <HAL_ADC_ConfigChannel+0x8a2>
 8004296:	bf00      	nop
 8004298:	47ff0000 	.word	0x47ff0000
 800429c:	40022000 	.word	0x40022000
 80042a0:	40022100 	.word	0x40022100
 80042a4:	40022300 	.word	0x40022300
 80042a8:	4b65      	ldr	r3, [pc, #404]	@ (8004440 <HAL_ADC_ConfigChannel+0xa38>)
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fe fbaa 	bl	8002a04 <LL_ADC_GetCommonPathInternalCh>
 80042b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a62      	ldr	r2, [pc, #392]	@ (8004444 <HAL_ADC_ConfigChannel+0xa3c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <HAL_ADC_ConfigChannel+0x8c0>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a61      	ldr	r2, [pc, #388]	@ (8004448 <HAL_ADC_ConfigChannel+0xa40>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d10e      	bne.n	80042e6 <HAL_ADC_ConfigChannel+0x8de>
 80042c8:	485e      	ldr	r0, [pc, #376]	@ (8004444 <HAL_ADC_ConfigChannel+0xa3c>)
 80042ca:	f7fe fe13 	bl	8002ef4 <LL_ADC_IsEnabled>
 80042ce:	4604      	mov	r4, r0
 80042d0:	485d      	ldr	r0, [pc, #372]	@ (8004448 <HAL_ADC_ConfigChannel+0xa40>)
 80042d2:	f7fe fe0f 	bl	8002ef4 <LL_ADC_IsEnabled>
 80042d6:	4603      	mov	r3, r0
 80042d8:	4323      	orrs	r3, r4
 80042da:	2b00      	cmp	r3, #0
 80042dc:	bf0c      	ite	eq
 80042de:	2301      	moveq	r3, #1
 80042e0:	2300      	movne	r3, #0
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	e008      	b.n	80042f8 <HAL_ADC_ConfigChannel+0x8f0>
 80042e6:	4859      	ldr	r0, [pc, #356]	@ (800444c <HAL_ADC_ConfigChannel+0xa44>)
 80042e8:	f7fe fe04 	bl	8002ef4 <LL_ADC_IsEnabled>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bf0c      	ite	eq
 80042f2:	2301      	moveq	r3, #1
 80042f4:	2300      	movne	r3, #0
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 8084 	beq.w	8004406 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a53      	ldr	r2, [pc, #332]	@ (8004450 <HAL_ADC_ConfigChannel+0xa48>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d132      	bne.n	800436e <HAL_ADC_ConfigChannel+0x966>
 8004308:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800430c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d12c      	bne.n	800436e <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a4c      	ldr	r2, [pc, #304]	@ (800444c <HAL_ADC_ConfigChannel+0xa44>)
 800431a:	4293      	cmp	r3, r2
 800431c:	f040 8086 	bne.w	800442c <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a47      	ldr	r2, [pc, #284]	@ (8004444 <HAL_ADC_ConfigChannel+0xa3c>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d004      	beq.n	8004334 <HAL_ADC_ConfigChannel+0x92c>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a46      	ldr	r2, [pc, #280]	@ (8004448 <HAL_ADC_ConfigChannel+0xa40>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d101      	bne.n	8004338 <HAL_ADC_ConfigChannel+0x930>
 8004334:	4a47      	ldr	r2, [pc, #284]	@ (8004454 <HAL_ADC_ConfigChannel+0xa4c>)
 8004336:	e000      	b.n	800433a <HAL_ADC_ConfigChannel+0x932>
 8004338:	4a41      	ldr	r2, [pc, #260]	@ (8004440 <HAL_ADC_ConfigChannel+0xa38>)
 800433a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800433e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004342:	4619      	mov	r1, r3
 8004344:	4610      	mov	r0, r2
 8004346:	f7fe fb4a 	bl	80029de <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800434a:	4b43      	ldr	r3, [pc, #268]	@ (8004458 <HAL_ADC_ConfigChannel+0xa50>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	099b      	lsrs	r3, r3, #6
 8004350:	4a42      	ldr	r2, [pc, #264]	@ (800445c <HAL_ADC_ConfigChannel+0xa54>)
 8004352:	fba2 2303 	umull	r2, r3, r2, r3
 8004356:	099b      	lsrs	r3, r3, #6
 8004358:	3301      	adds	r3, #1
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800435e:	e002      	b.n	8004366 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	3b01      	subs	r3, #1
 8004364:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1f9      	bne.n	8004360 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800436c:	e05e      	b.n	800442c <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a3b      	ldr	r2, [pc, #236]	@ (8004460 <HAL_ADC_ConfigChannel+0xa58>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d120      	bne.n	80043ba <HAL_ADC_ConfigChannel+0x9b2>
 8004378:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800437c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d11a      	bne.n	80043ba <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a30      	ldr	r2, [pc, #192]	@ (800444c <HAL_ADC_ConfigChannel+0xa44>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d14e      	bne.n	800442c <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a2c      	ldr	r2, [pc, #176]	@ (8004444 <HAL_ADC_ConfigChannel+0xa3c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d004      	beq.n	80043a2 <HAL_ADC_ConfigChannel+0x99a>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a2a      	ldr	r2, [pc, #168]	@ (8004448 <HAL_ADC_ConfigChannel+0xa40>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d101      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x99e>
 80043a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004454 <HAL_ADC_ConfigChannel+0xa4c>)
 80043a4:	e000      	b.n	80043a8 <HAL_ADC_ConfigChannel+0x9a0>
 80043a6:	4a26      	ldr	r2, [pc, #152]	@ (8004440 <HAL_ADC_ConfigChannel+0xa38>)
 80043a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043b0:	4619      	mov	r1, r3
 80043b2:	4610      	mov	r0, r2
 80043b4:	f7fe fb13 	bl	80029de <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043b8:	e038      	b.n	800442c <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a29      	ldr	r2, [pc, #164]	@ (8004464 <HAL_ADC_ConfigChannel+0xa5c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d133      	bne.n	800442c <HAL_ADC_ConfigChannel+0xa24>
 80043c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d12d      	bne.n	800442c <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a1d      	ldr	r2, [pc, #116]	@ (800444c <HAL_ADC_ConfigChannel+0xa44>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d128      	bne.n	800442c <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a19      	ldr	r2, [pc, #100]	@ (8004444 <HAL_ADC_ConfigChannel+0xa3c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d004      	beq.n	80043ee <HAL_ADC_ConfigChannel+0x9e6>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a17      	ldr	r2, [pc, #92]	@ (8004448 <HAL_ADC_ConfigChannel+0xa40>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d101      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x9ea>
 80043ee:	4a19      	ldr	r2, [pc, #100]	@ (8004454 <HAL_ADC_ConfigChannel+0xa4c>)
 80043f0:	e000      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x9ec>
 80043f2:	4a13      	ldr	r2, [pc, #76]	@ (8004440 <HAL_ADC_ConfigChannel+0xa38>)
 80043f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80043fc:	4619      	mov	r1, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	f7fe faed 	bl	80029de <LL_ADC_SetCommonPathInternalCh>
 8004404:	e012      	b.n	800442c <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800440a:	f043 0220 	orr.w	r2, r3, #32
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8004418:	e008      	b.n	800442c <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800441e:	f043 0220 	orr.w	r2, r3, #32
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004434:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8004438:	4618      	mov	r0, r3
 800443a:	37e4      	adds	r7, #228	@ 0xe4
 800443c:	46bd      	mov	sp, r7
 800443e:	bd90      	pop	{r4, r7, pc}
 8004440:	58026300 	.word	0x58026300
 8004444:	40022000 	.word	0x40022000
 8004448:	40022100 	.word	0x40022100
 800444c:	58026000 	.word	0x58026000
 8004450:	c7520000 	.word	0xc7520000
 8004454:	40022300 	.word	0x40022300
 8004458:	2400000c 	.word	0x2400000c
 800445c:	053e2d63 	.word	0x053e2d63
 8004460:	c3210000 	.word	0xc3210000
 8004464:	cb840000 	.word	0xcb840000

08004468 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f7fe fd3d 	bl	8002ef4 <LL_ADC_IsEnabled>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d16e      	bne.n	800455e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	4b38      	ldr	r3, [pc, #224]	@ (8004568 <ADC_Enable+0x100>)
 8004488:	4013      	ands	r3, r2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00d      	beq.n	80044aa <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004492:	f043 0210 	orr.w	r2, r3, #16
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800449e:	f043 0201 	orr.w	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e05a      	b.n	8004560 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe fd0c 	bl	8002ecc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80044b4:	f7fe fa50 	bl	8002958 <HAL_GetTick>
 80044b8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a2b      	ldr	r2, [pc, #172]	@ (800456c <ADC_Enable+0x104>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d004      	beq.n	80044ce <ADC_Enable+0x66>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a29      	ldr	r2, [pc, #164]	@ (8004570 <ADC_Enable+0x108>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d101      	bne.n	80044d2 <ADC_Enable+0x6a>
 80044ce:	4b29      	ldr	r3, [pc, #164]	@ (8004574 <ADC_Enable+0x10c>)
 80044d0:	e000      	b.n	80044d4 <ADC_Enable+0x6c>
 80044d2:	4b29      	ldr	r3, [pc, #164]	@ (8004578 <ADC_Enable+0x110>)
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7fe fc8f 	bl	8002df8 <LL_ADC_GetMultimode>
 80044da:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a23      	ldr	r2, [pc, #140]	@ (8004570 <ADC_Enable+0x108>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d002      	beq.n	80044ec <ADC_Enable+0x84>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	e000      	b.n	80044ee <ADC_Enable+0x86>
 80044ec:	4b1f      	ldr	r3, [pc, #124]	@ (800456c <ADC_Enable+0x104>)
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	6812      	ldr	r2, [r2, #0]
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d02c      	beq.n	8004550 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d130      	bne.n	800455e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044fc:	e028      	b.n	8004550 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f7fe fcf6 	bl	8002ef4 <LL_ADC_IsEnabled>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d104      	bne.n	8004518 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe fcda 	bl	8002ecc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004518:	f7fe fa1e 	bl	8002958 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d914      	bls.n	8004550 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b01      	cmp	r3, #1
 8004532:	d00d      	beq.n	8004550 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004538:	f043 0210 	orr.w	r2, r3, #16
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004544:	f043 0201 	orr.w	r2, r3, #1
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e007      	b.n	8004560 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b01      	cmp	r3, #1
 800455c:	d1cf      	bne.n	80044fe <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3710      	adds	r7, #16
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	8000003f 	.word	0x8000003f
 800456c:	40022000 	.word	0x40022000
 8004570:	40022100 	.word	0x40022100
 8004574:	40022300 	.word	0x40022300
 8004578:	58026300 	.word	0x58026300

0800457c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004588:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004592:	2b00      	cmp	r3, #0
 8004594:	d14b      	bne.n	800462e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0308 	and.w	r3, r3, #8
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d021      	beq.n	80045f4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7fe fb25 	bl	8002c04 <LL_ADC_REG_IsTriggerSourceSWStart>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d032      	beq.n	8004626 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d12b      	bne.n	8004626 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d11f      	bne.n	8004626 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ea:	f043 0201 	orr.w	r2, r3, #1
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	661a      	str	r2, [r3, #96]	@ 0x60
 80045f2:	e018      	b.n	8004626 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d111      	bne.n	8004626 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004606:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d105      	bne.n	8004626 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461e:	f043 0201 	orr.w	r2, r3, #1
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f7fc ff9e 	bl	8001568 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800462c:	e00e      	b.n	800464c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004632:	f003 0310 	and.w	r3, r3, #16
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f7ff f9da 	bl	80039f4 <HAL_ADC_ErrorCallback>
}
 8004640:	e004      	b.n	800464c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	4798      	blx	r3
}
 800464c:	bf00      	nop
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004660:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7ff f9b2 	bl	80039cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004668:	bf00      	nop
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004682:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800468e:	f043 0204 	orr.w	r2, r3, #4
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f7ff f9ac 	bl	80039f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800469c:	bf00      	nop
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a6c      	ldr	r2, [pc, #432]	@ (8004864 <ADC_ConfigureBoostMode+0x1c0>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d004      	beq.n	80046c0 <ADC_ConfigureBoostMode+0x1c>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a6b      	ldr	r2, [pc, #428]	@ (8004868 <ADC_ConfigureBoostMode+0x1c4>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d109      	bne.n	80046d4 <ADC_ConfigureBoostMode+0x30>
 80046c0:	4b6a      	ldr	r3, [pc, #424]	@ (800486c <ADC_ConfigureBoostMode+0x1c8>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	bf14      	ite	ne
 80046cc:	2301      	movne	r3, #1
 80046ce:	2300      	moveq	r3, #0
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	e008      	b.n	80046e6 <ADC_ConfigureBoostMode+0x42>
 80046d4:	4b66      	ldr	r3, [pc, #408]	@ (8004870 <ADC_ConfigureBoostMode+0x1cc>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf14      	ite	ne
 80046e0:	2301      	movne	r3, #1
 80046e2:	2300      	moveq	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d01c      	beq.n	8004724 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80046ea:	f004 ff11 	bl	8009510 <HAL_RCC_GetHCLKFreq>
 80046ee:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046f8:	d010      	beq.n	800471c <ADC_ConfigureBoostMode+0x78>
 80046fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046fe:	d873      	bhi.n	80047e8 <ADC_ConfigureBoostMode+0x144>
 8004700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004704:	d002      	beq.n	800470c <ADC_ConfigureBoostMode+0x68>
 8004706:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800470a:	d16d      	bne.n	80047e8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	0c1b      	lsrs	r3, r3, #16
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	fbb2 f3f3 	udiv	r3, r2, r3
 8004718:	60fb      	str	r3, [r7, #12]
        break;
 800471a:	e068      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	089b      	lsrs	r3, r3, #2
 8004720:	60fb      	str	r3, [r7, #12]
        break;
 8004722:	e064      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004724:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004728:	f04f 0100 	mov.w	r1, #0
 800472c:	f006 f8ec 	bl	800a908 <HAL_RCCEx_GetPeriphCLKFreq>
 8004730:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800473a:	d051      	beq.n	80047e0 <ADC_ConfigureBoostMode+0x13c>
 800473c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004740:	d854      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 8004742:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004746:	d047      	beq.n	80047d8 <ADC_ConfigureBoostMode+0x134>
 8004748:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800474c:	d84e      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 800474e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004752:	d03d      	beq.n	80047d0 <ADC_ConfigureBoostMode+0x12c>
 8004754:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004758:	d848      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 800475a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800475e:	d033      	beq.n	80047c8 <ADC_ConfigureBoostMode+0x124>
 8004760:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004764:	d842      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 8004766:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800476a:	d029      	beq.n	80047c0 <ADC_ConfigureBoostMode+0x11c>
 800476c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004770:	d83c      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 8004772:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004776:	d01a      	beq.n	80047ae <ADC_ConfigureBoostMode+0x10a>
 8004778:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800477c:	d836      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 800477e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004782:	d014      	beq.n	80047ae <ADC_ConfigureBoostMode+0x10a>
 8004784:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004788:	d830      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 800478a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800478e:	d00e      	beq.n	80047ae <ADC_ConfigureBoostMode+0x10a>
 8004790:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004794:	d82a      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 8004796:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800479a:	d008      	beq.n	80047ae <ADC_ConfigureBoostMode+0x10a>
 800479c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80047a0:	d824      	bhi.n	80047ec <ADC_ConfigureBoostMode+0x148>
 80047a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047a6:	d002      	beq.n	80047ae <ADC_ConfigureBoostMode+0x10a>
 80047a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047ac:	d11e      	bne.n	80047ec <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	0c9b      	lsrs	r3, r3, #18
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047bc:	60fb      	str	r3, [r7, #12]
        break;
 80047be:	e016      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	60fb      	str	r3, [r7, #12]
        break;
 80047c6:	e012      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	095b      	lsrs	r3, r3, #5
 80047cc:	60fb      	str	r3, [r7, #12]
        break;
 80047ce:	e00e      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	099b      	lsrs	r3, r3, #6
 80047d4:	60fb      	str	r3, [r7, #12]
        break;
 80047d6:	e00a      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	09db      	lsrs	r3, r3, #7
 80047dc:	60fb      	str	r3, [r7, #12]
        break;
 80047de:	e006      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	0a1b      	lsrs	r3, r3, #8
 80047e4:	60fb      	str	r3, [r7, #12]
        break;
 80047e6:	e002      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
        break;
 80047e8:	bf00      	nop
 80047ea:	e000      	b.n	80047ee <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80047ec:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	085b      	lsrs	r3, r3, #1
 80047f2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004874 <ADC_ConfigureBoostMode+0x1d0>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d808      	bhi.n	800480e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689a      	ldr	r2, [r3, #8]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800480a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800480c:	e025      	b.n	800485a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4a19      	ldr	r2, [pc, #100]	@ (8004878 <ADC_ConfigureBoostMode+0x1d4>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d80a      	bhi.n	800482c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004828:	609a      	str	r2, [r3, #8]
}
 800482a:	e016      	b.n	800485a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4a13      	ldr	r2, [pc, #76]	@ (800487c <ADC_ConfigureBoostMode+0x1d8>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d80a      	bhi.n	800484a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004846:	609a      	str	r2, [r3, #8]
}
 8004848:	e007      	b.n	800485a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004858:	609a      	str	r2, [r3, #8]
}
 800485a:	bf00      	nop
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	40022000 	.word	0x40022000
 8004868:	40022100 	.word	0x40022100
 800486c:	40022300 	.word	0x40022300
 8004870:	58026300 	.word	0x58026300
 8004874:	005f5e10 	.word	0x005f5e10
 8004878:	00bebc20 	.word	0x00bebc20
 800487c:	017d7840 	.word	0x017d7840

08004880 <LL_ADC_IsEnabled>:
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <LL_ADC_IsEnabled+0x18>
 8004894:	2301      	movs	r3, #1
 8004896:	e000      	b.n	800489a <LL_ADC_IsEnabled+0x1a>
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	d101      	bne.n	80048be <LL_ADC_REG_IsConversionOngoing+0x18>
 80048ba:	2301      	movs	r3, #1
 80048bc:	e000      	b.n	80048c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004930:	b590      	push	{r4, r7, lr}
 8004932:	b0a3      	sub	sp, #140	@ 0x8c
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800493a:	2300      	movs	r3, #0
 800493c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004946:	2b01      	cmp	r3, #1
 8004948:	d101      	bne.n	800494e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800494a:	2302      	movs	r3, #2
 800494c:	e0c1      	b.n	8004ad2 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004956:	2300      	movs	r3, #0
 8004958:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800495a:	2300      	movs	r3, #0
 800495c:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a5e      	ldr	r2, [pc, #376]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d102      	bne.n	800496e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004968:	4b5d      	ldr	r3, [pc, #372]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800496a:	60fb      	str	r3, [r7, #12]
 800496c:	e001      	b.n	8004972 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10b      	bne.n	8004990 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800497c:	f043 0220 	orr.w	r2, r3, #32
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e0a0      	b.n	8004ad2 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4618      	mov	r0, r3
 8004994:	f7ff ff87 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 8004998:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7ff ff80 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f040 8081 	bne.w	8004ab0 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80049ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d17c      	bne.n	8004ab0 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a48      	ldr	r2, [pc, #288]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d004      	beq.n	80049ca <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a46      	ldr	r2, [pc, #280]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d101      	bne.n	80049ce <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80049ca:	4b46      	ldr	r3, [pc, #280]	@ (8004ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80049cc:	e000      	b.n	80049d0 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80049ce:	4b46      	ldr	r3, [pc, #280]	@ (8004ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80049d0:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d039      	beq.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80049da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	431a      	orrs	r2, r3
 80049e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a3a      	ldr	r2, [pc, #232]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d004      	beq.n	8004a00 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a39      	ldr	r2, [pc, #228]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d10e      	bne.n	8004a1e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004a00:	4836      	ldr	r0, [pc, #216]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004a02:	f7ff ff3d 	bl	8004880 <LL_ADC_IsEnabled>
 8004a06:	4604      	mov	r4, r0
 8004a08:	4835      	ldr	r0, [pc, #212]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004a0a:	f7ff ff39 	bl	8004880 <LL_ADC_IsEnabled>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	4323      	orrs	r3, r4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	bf0c      	ite	eq
 8004a16:	2301      	moveq	r3, #1
 8004a18:	2300      	movne	r3, #0
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	e008      	b.n	8004a30 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004a1e:	4833      	ldr	r0, [pc, #204]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004a20:	f7ff ff2e 	bl	8004880 <LL_ADC_IsEnabled>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	bf0c      	ite	eq
 8004a2a:	2301      	moveq	r3, #1
 8004a2c:	2300      	movne	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d047      	beq.n	8004ac4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	4b2d      	ldr	r3, [pc, #180]	@ (8004af0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	6811      	ldr	r1, [r2, #0]
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	6892      	ldr	r2, [r2, #8]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	431a      	orrs	r2, r3
 8004a48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a4a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a4c:	e03a      	b.n	8004ac4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004a4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a58:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d004      	beq.n	8004a6e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a1d      	ldr	r2, [pc, #116]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d10e      	bne.n	8004a8c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004a6e:	481b      	ldr	r0, [pc, #108]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004a70:	f7ff ff06 	bl	8004880 <LL_ADC_IsEnabled>
 8004a74:	4604      	mov	r4, r0
 8004a76:	481a      	ldr	r0, [pc, #104]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004a78:	f7ff ff02 	bl	8004880 <LL_ADC_IsEnabled>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	4323      	orrs	r3, r4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bf0c      	ite	eq
 8004a84:	2301      	moveq	r3, #1
 8004a86:	2300      	movne	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	e008      	b.n	8004a9e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004a8c:	4817      	ldr	r0, [pc, #92]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004a8e:	f7ff fef7 	bl	8004880 <LL_ADC_IsEnabled>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	bf0c      	ite	eq
 8004a98:	2301      	moveq	r3, #1
 8004a9a:	2300      	movne	r3, #0
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d010      	beq.n	8004ac4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004aa2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004aa4:	689a      	ldr	r2, [r3, #8]
 8004aa6:	4b12      	ldr	r3, [pc, #72]	@ (8004af0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004aac:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004aae:	e009      	b.n	8004ac4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab4:	f043 0220 	orr.w	r2, r3, #32
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004ac2:	e000      	b.n	8004ac6 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ac4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004ace:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	378c      	adds	r7, #140	@ 0x8c
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd90      	pop	{r4, r7, pc}
 8004ada:	bf00      	nop
 8004adc:	40022000 	.word	0x40022000
 8004ae0:	40022100 	.word	0x40022100
 8004ae4:	40022300 	.word	0x40022300
 8004ae8:	58026300 	.word	0x58026300
 8004aec:	58026000 	.word	0x58026000
 8004af0:	fffff0e0 	.word	0xfffff0e0

08004af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <__NVIC_SetPriorityGrouping+0x40>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b10:	4013      	ands	r3, r2
 8004b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004b1c:	4b06      	ldr	r3, [pc, #24]	@ (8004b38 <__NVIC_SetPriorityGrouping+0x44>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b22:	4a04      	ldr	r2, [pc, #16]	@ (8004b34 <__NVIC_SetPriorityGrouping+0x40>)
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	60d3      	str	r3, [r2, #12]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	e000ed00 	.word	0xe000ed00
 8004b38:	05fa0000 	.word	0x05fa0000

08004b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b40:	4b04      	ldr	r3, [pc, #16]	@ (8004b54 <__NVIC_GetPriorityGrouping+0x18>)
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	0a1b      	lsrs	r3, r3, #8
 8004b46:	f003 0307 	and.w	r3, r3, #7
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	e000ed00 	.word	0xe000ed00

08004b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	4603      	mov	r3, r0
 8004b60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004b62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	db0b      	blt.n	8004b82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b6a:	88fb      	ldrh	r3, [r7, #6]
 8004b6c:	f003 021f 	and.w	r2, r3, #31
 8004b70:	4907      	ldr	r1, [pc, #28]	@ (8004b90 <__NVIC_EnableIRQ+0x38>)
 8004b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b76:	095b      	lsrs	r3, r3, #5
 8004b78:	2001      	movs	r0, #1
 8004b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b82:	bf00      	nop
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	e000e100 	.word	0xe000e100

08004b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	6039      	str	r1, [r7, #0]
 8004b9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004ba0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	db0a      	blt.n	8004bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	490c      	ldr	r1, [pc, #48]	@ (8004be0 <__NVIC_SetPriority+0x4c>)
 8004bae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bb2:	0112      	lsls	r2, r2, #4
 8004bb4:	b2d2      	uxtb	r2, r2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bbc:	e00a      	b.n	8004bd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	4908      	ldr	r1, [pc, #32]	@ (8004be4 <__NVIC_SetPriority+0x50>)
 8004bc4:	88fb      	ldrh	r3, [r7, #6]
 8004bc6:	f003 030f 	and.w	r3, r3, #15
 8004bca:	3b04      	subs	r3, #4
 8004bcc:	0112      	lsls	r2, r2, #4
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	440b      	add	r3, r1
 8004bd2:	761a      	strb	r2, [r3, #24]
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr
 8004be0:	e000e100 	.word	0xe000e100
 8004be4:	e000ed00 	.word	0xe000ed00

08004be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b089      	sub	sp, #36	@ 0x24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f003 0307 	and.w	r3, r3, #7
 8004bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	f1c3 0307 	rsb	r3, r3, #7
 8004c02:	2b04      	cmp	r3, #4
 8004c04:	bf28      	it	cs
 8004c06:	2304      	movcs	r3, #4
 8004c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	3304      	adds	r3, #4
 8004c0e:	2b06      	cmp	r3, #6
 8004c10:	d902      	bls.n	8004c18 <NVIC_EncodePriority+0x30>
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	3b03      	subs	r3, #3
 8004c16:	e000      	b.n	8004c1a <NVIC_EncodePriority+0x32>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	fa02 f303 	lsl.w	r3, r2, r3
 8004c26:	43da      	mvns	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	401a      	ands	r2, r3
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c30:	f04f 31ff 	mov.w	r1, #4294967295
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3a:	43d9      	mvns	r1, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c40:	4313      	orrs	r3, r2
         );
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3724      	adds	r7, #36	@ 0x24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
	...

08004c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c60:	d301      	bcc.n	8004c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c62:	2301      	movs	r3, #1
 8004c64:	e00f      	b.n	8004c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c66:	4a0a      	ldr	r2, [pc, #40]	@ (8004c90 <SysTick_Config+0x40>)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c6e:	210f      	movs	r1, #15
 8004c70:	f04f 30ff 	mov.w	r0, #4294967295
 8004c74:	f7ff ff8e 	bl	8004b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c78:	4b05      	ldr	r3, [pc, #20]	@ (8004c90 <SysTick_Config+0x40>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c7e:	4b04      	ldr	r3, [pc, #16]	@ (8004c90 <SysTick_Config+0x40>)
 8004c80:	2207      	movs	r2, #7
 8004c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	e000e010 	.word	0xe000e010

08004c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff ff29 	bl	8004af4 <__NVIC_SetPriorityGrouping>
}
 8004ca2:	bf00      	nop
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b086      	sub	sp, #24
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
 8004cb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004cb8:	f7ff ff40 	bl	8004b3c <__NVIC_GetPriorityGrouping>
 8004cbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	68b9      	ldr	r1, [r7, #8]
 8004cc2:	6978      	ldr	r0, [r7, #20]
 8004cc4:	f7ff ff90 	bl	8004be8 <NVIC_EncodePriority>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004cce:	4611      	mov	r1, r2
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff ff5f 	bl	8004b94 <__NVIC_SetPriority>
}
 8004cd6:	bf00      	nop
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b082      	sub	sp, #8
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ce8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff ff33 	bl	8004b58 <__NVIC_EnableIRQ>
}
 8004cf2:	bf00      	nop
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b082      	sub	sp, #8
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7ff ffa4 	bl	8004c50 <SysTick_Config>
 8004d08:	4603      	mov	r3, r0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004d1c:	f7fd fe1c 	bl	8002958 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e312      	b.n	8005352 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a66      	ldr	r2, [pc, #408]	@ (8004ecc <HAL_DMA_Init+0x1b8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d04a      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a65      	ldr	r2, [pc, #404]	@ (8004ed0 <HAL_DMA_Init+0x1bc>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d045      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a63      	ldr	r2, [pc, #396]	@ (8004ed4 <HAL_DMA_Init+0x1c0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d040      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a62      	ldr	r2, [pc, #392]	@ (8004ed8 <HAL_DMA_Init+0x1c4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d03b      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a60      	ldr	r2, [pc, #384]	@ (8004edc <HAL_DMA_Init+0x1c8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d036      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a5f      	ldr	r2, [pc, #380]	@ (8004ee0 <HAL_DMA_Init+0x1cc>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d031      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a5d      	ldr	r2, [pc, #372]	@ (8004ee4 <HAL_DMA_Init+0x1d0>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d02c      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a5c      	ldr	r2, [pc, #368]	@ (8004ee8 <HAL_DMA_Init+0x1d4>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d027      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a5a      	ldr	r2, [pc, #360]	@ (8004eec <HAL_DMA_Init+0x1d8>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d022      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a59      	ldr	r2, [pc, #356]	@ (8004ef0 <HAL_DMA_Init+0x1dc>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d01d      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a57      	ldr	r2, [pc, #348]	@ (8004ef4 <HAL_DMA_Init+0x1e0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d018      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a56      	ldr	r2, [pc, #344]	@ (8004ef8 <HAL_DMA_Init+0x1e4>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a54      	ldr	r2, [pc, #336]	@ (8004efc <HAL_DMA_Init+0x1e8>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d00e      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a53      	ldr	r2, [pc, #332]	@ (8004f00 <HAL_DMA_Init+0x1ec>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d009      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a51      	ldr	r2, [pc, #324]	@ (8004f04 <HAL_DMA_Init+0x1f0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d004      	beq.n	8004dcc <HAL_DMA_Init+0xb8>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a50      	ldr	r2, [pc, #320]	@ (8004f08 <HAL_DMA_Init+0x1f4>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d101      	bne.n	8004dd0 <HAL_DMA_Init+0xbc>
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e000      	b.n	8004dd2 <HAL_DMA_Init+0xbe>
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 813c 	beq.w	8005050 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a37      	ldr	r2, [pc, #220]	@ (8004ecc <HAL_DMA_Init+0x1b8>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d04a      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a36      	ldr	r2, [pc, #216]	@ (8004ed0 <HAL_DMA_Init+0x1bc>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d045      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a34      	ldr	r2, [pc, #208]	@ (8004ed4 <HAL_DMA_Init+0x1c0>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d040      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a33      	ldr	r2, [pc, #204]	@ (8004ed8 <HAL_DMA_Init+0x1c4>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d03b      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a31      	ldr	r2, [pc, #196]	@ (8004edc <HAL_DMA_Init+0x1c8>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d036      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a30      	ldr	r2, [pc, #192]	@ (8004ee0 <HAL_DMA_Init+0x1cc>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d031      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a2e      	ldr	r2, [pc, #184]	@ (8004ee4 <HAL_DMA_Init+0x1d0>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d02c      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a2d      	ldr	r2, [pc, #180]	@ (8004ee8 <HAL_DMA_Init+0x1d4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d027      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8004eec <HAL_DMA_Init+0x1d8>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d022      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a2a      	ldr	r2, [pc, #168]	@ (8004ef0 <HAL_DMA_Init+0x1dc>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d01d      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a28      	ldr	r2, [pc, #160]	@ (8004ef4 <HAL_DMA_Init+0x1e0>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d018      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a27      	ldr	r2, [pc, #156]	@ (8004ef8 <HAL_DMA_Init+0x1e4>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d013      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a25      	ldr	r2, [pc, #148]	@ (8004efc <HAL_DMA_Init+0x1e8>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d00e      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a24      	ldr	r2, [pc, #144]	@ (8004f00 <HAL_DMA_Init+0x1ec>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d009      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a22      	ldr	r2, [pc, #136]	@ (8004f04 <HAL_DMA_Init+0x1f0>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d004      	beq.n	8004e88 <HAL_DMA_Init+0x174>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a21      	ldr	r2, [pc, #132]	@ (8004f08 <HAL_DMA_Init+0x1f4>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d108      	bne.n	8004e9a <HAL_DMA_Init+0x186>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 0201 	bic.w	r2, r2, #1
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	e007      	b.n	8004eaa <HAL_DMA_Init+0x196>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0201 	bic.w	r2, r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004eaa:	e02f      	b.n	8004f0c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eac:	f7fd fd54 	bl	8002958 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b05      	cmp	r3, #5
 8004eb8:	d928      	bls.n	8004f0c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2203      	movs	r2, #3
 8004ec4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e242      	b.n	8005352 <HAL_DMA_Init+0x63e>
 8004ecc:	40020010 	.word	0x40020010
 8004ed0:	40020028 	.word	0x40020028
 8004ed4:	40020040 	.word	0x40020040
 8004ed8:	40020058 	.word	0x40020058
 8004edc:	40020070 	.word	0x40020070
 8004ee0:	40020088 	.word	0x40020088
 8004ee4:	400200a0 	.word	0x400200a0
 8004ee8:	400200b8 	.word	0x400200b8
 8004eec:	40020410 	.word	0x40020410
 8004ef0:	40020428 	.word	0x40020428
 8004ef4:	40020440 	.word	0x40020440
 8004ef8:	40020458 	.word	0x40020458
 8004efc:	40020470 	.word	0x40020470
 8004f00:	40020488 	.word	0x40020488
 8004f04:	400204a0 	.word	0x400204a0
 8004f08:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1c8      	bne.n	8004eac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4b83      	ldr	r3, [pc, #524]	@ (8005134 <HAL_DMA_Init+0x420>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004f32:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f3e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f4a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	2b04      	cmp	r3, #4
 8004f5e:	d107      	bne.n	8004f70 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	2b28      	cmp	r3, #40	@ 0x28
 8004f76:	d903      	bls.n	8004f80 <HAL_DMA_Init+0x26c>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f7e:	d91f      	bls.n	8004fc0 <HAL_DMA_Init+0x2ac>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f86:	d903      	bls.n	8004f90 <HAL_DMA_Init+0x27c>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b42      	cmp	r3, #66	@ 0x42
 8004f8e:	d917      	bls.n	8004fc0 <HAL_DMA_Init+0x2ac>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2b46      	cmp	r3, #70	@ 0x46
 8004f96:	d903      	bls.n	8004fa0 <HAL_DMA_Init+0x28c>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b48      	cmp	r3, #72	@ 0x48
 8004f9e:	d90f      	bls.n	8004fc0 <HAL_DMA_Init+0x2ac>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	2b4e      	cmp	r3, #78	@ 0x4e
 8004fa6:	d903      	bls.n	8004fb0 <HAL_DMA_Init+0x29c>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b52      	cmp	r3, #82	@ 0x52
 8004fae:	d907      	bls.n	8004fc0 <HAL_DMA_Init+0x2ac>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b73      	cmp	r3, #115	@ 0x73
 8004fb6:	d905      	bls.n	8004fc4 <HAL_DMA_Init+0x2b0>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2b77      	cmp	r3, #119	@ 0x77
 8004fbe:	d801      	bhi.n	8004fc4 <HAL_DMA_Init+0x2b0>
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <HAL_DMA_Init+0x2b2>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fd0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f023 0307 	bic.w	r3, r3, #7
 8004fe8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d117      	bne.n	800502c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4313      	orrs	r3, r2
 8005004:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00e      	beq.n	800502c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f001 fdca 	bl	8006ba8 <DMA_CheckFifoParam>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d008      	beq.n	800502c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2240      	movs	r2, #64	@ 0x40
 800501e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e192      	b.n	8005352 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f001 fd05 	bl	8006a44 <DMA_CalcBaseAndBitshift>
 800503a:	4603      	mov	r3, r0
 800503c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005042:	f003 031f 	and.w	r3, r3, #31
 8005046:	223f      	movs	r2, #63	@ 0x3f
 8005048:	409a      	lsls	r2, r3
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	609a      	str	r2, [r3, #8]
 800504e:	e0c8      	b.n	80051e2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a38      	ldr	r2, [pc, #224]	@ (8005138 <HAL_DMA_Init+0x424>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d022      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a37      	ldr	r2, [pc, #220]	@ (800513c <HAL_DMA_Init+0x428>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d01d      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a35      	ldr	r2, [pc, #212]	@ (8005140 <HAL_DMA_Init+0x42c>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d018      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a34      	ldr	r2, [pc, #208]	@ (8005144 <HAL_DMA_Init+0x430>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d013      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a32      	ldr	r2, [pc, #200]	@ (8005148 <HAL_DMA_Init+0x434>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d00e      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a31      	ldr	r2, [pc, #196]	@ (800514c <HAL_DMA_Init+0x438>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d009      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a2f      	ldr	r2, [pc, #188]	@ (8005150 <HAL_DMA_Init+0x43c>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d004      	beq.n	80050a0 <HAL_DMA_Init+0x38c>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a2e      	ldr	r2, [pc, #184]	@ (8005154 <HAL_DMA_Init+0x440>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d101      	bne.n	80050a4 <HAL_DMA_Init+0x390>
 80050a0:	2301      	movs	r3, #1
 80050a2:	e000      	b.n	80050a6 <HAL_DMA_Init+0x392>
 80050a4:	2300      	movs	r3, #0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 8092 	beq.w	80051d0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a21      	ldr	r2, [pc, #132]	@ (8005138 <HAL_DMA_Init+0x424>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d021      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a20      	ldr	r2, [pc, #128]	@ (800513c <HAL_DMA_Init+0x428>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d01c      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005140 <HAL_DMA_Init+0x42c>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d017      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a1d      	ldr	r2, [pc, #116]	@ (8005144 <HAL_DMA_Init+0x430>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d012      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005148 <HAL_DMA_Init+0x434>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00d      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a1a      	ldr	r2, [pc, #104]	@ (800514c <HAL_DMA_Init+0x438>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d008      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a18      	ldr	r2, [pc, #96]	@ (8005150 <HAL_DMA_Init+0x43c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d003      	beq.n	80050fa <HAL_DMA_Init+0x3e6>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a17      	ldr	r2, [pc, #92]	@ (8005154 <HAL_DMA_Init+0x440>)
 80050f8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2202      	movs	r2, #2
 80050fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	4b10      	ldr	r3, [pc, #64]	@ (8005158 <HAL_DMA_Init+0x444>)
 8005116:	4013      	ands	r3, r2
 8005118:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	2b40      	cmp	r3, #64	@ 0x40
 8005120:	d01c      	beq.n	800515c <HAL_DMA_Init+0x448>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	2b80      	cmp	r3, #128	@ 0x80
 8005128:	d102      	bne.n	8005130 <HAL_DMA_Init+0x41c>
 800512a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800512e:	e016      	b.n	800515e <HAL_DMA_Init+0x44a>
 8005130:	2300      	movs	r3, #0
 8005132:	e014      	b.n	800515e <HAL_DMA_Init+0x44a>
 8005134:	fe10803f 	.word	0xfe10803f
 8005138:	58025408 	.word	0x58025408
 800513c:	5802541c 	.word	0x5802541c
 8005140:	58025430 	.word	0x58025430
 8005144:	58025444 	.word	0x58025444
 8005148:	58025458 	.word	0x58025458
 800514c:	5802546c 	.word	0x5802546c
 8005150:	58025480 	.word	0x58025480
 8005154:	58025494 	.word	0x58025494
 8005158:	fffe000f 	.word	0xfffe000f
 800515c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	68d2      	ldr	r2, [r2, #12]
 8005162:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005164:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800516c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005174:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800517c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005184:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a1b      	ldr	r3, [r3, #32]
 800518a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800518c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	461a      	mov	r2, r3
 80051a2:	4b6e      	ldr	r3, [pc, #440]	@ (800535c <HAL_DMA_Init+0x648>)
 80051a4:	4413      	add	r3, r2
 80051a6:	4a6e      	ldr	r2, [pc, #440]	@ (8005360 <HAL_DMA_Init+0x64c>)
 80051a8:	fba2 2303 	umull	r2, r3, r2, r3
 80051ac:	091b      	lsrs	r3, r3, #4
 80051ae:	009a      	lsls	r2, r3, #2
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f001 fc45 	bl	8006a44 <DMA_CalcBaseAndBitshift>
 80051ba:	4603      	mov	r3, r0
 80051bc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051c2:	f003 031f 	and.w	r3, r3, #31
 80051c6:	2201      	movs	r2, #1
 80051c8:	409a      	lsls	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	605a      	str	r2, [r3, #4]
 80051ce:	e008      	b.n	80051e2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2240      	movs	r2, #64	@ 0x40
 80051d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2203      	movs	r2, #3
 80051da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e0b7      	b.n	8005352 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a5f      	ldr	r2, [pc, #380]	@ (8005364 <HAL_DMA_Init+0x650>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d072      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a5d      	ldr	r2, [pc, #372]	@ (8005368 <HAL_DMA_Init+0x654>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d06d      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a5c      	ldr	r2, [pc, #368]	@ (800536c <HAL_DMA_Init+0x658>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d068      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a5a      	ldr	r2, [pc, #360]	@ (8005370 <HAL_DMA_Init+0x65c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d063      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a59      	ldr	r2, [pc, #356]	@ (8005374 <HAL_DMA_Init+0x660>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d05e      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a57      	ldr	r2, [pc, #348]	@ (8005378 <HAL_DMA_Init+0x664>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d059      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a56      	ldr	r2, [pc, #344]	@ (800537c <HAL_DMA_Init+0x668>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d054      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a54      	ldr	r2, [pc, #336]	@ (8005380 <HAL_DMA_Init+0x66c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d04f      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a53      	ldr	r2, [pc, #332]	@ (8005384 <HAL_DMA_Init+0x670>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d04a      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a51      	ldr	r2, [pc, #324]	@ (8005388 <HAL_DMA_Init+0x674>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d045      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a50      	ldr	r2, [pc, #320]	@ (800538c <HAL_DMA_Init+0x678>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d040      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a4e      	ldr	r2, [pc, #312]	@ (8005390 <HAL_DMA_Init+0x67c>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d03b      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a4d      	ldr	r2, [pc, #308]	@ (8005394 <HAL_DMA_Init+0x680>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d036      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a4b      	ldr	r2, [pc, #300]	@ (8005398 <HAL_DMA_Init+0x684>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d031      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a4a      	ldr	r2, [pc, #296]	@ (800539c <HAL_DMA_Init+0x688>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d02c      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a48      	ldr	r2, [pc, #288]	@ (80053a0 <HAL_DMA_Init+0x68c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d027      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a47      	ldr	r2, [pc, #284]	@ (80053a4 <HAL_DMA_Init+0x690>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d022      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a45      	ldr	r2, [pc, #276]	@ (80053a8 <HAL_DMA_Init+0x694>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d01d      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a44      	ldr	r2, [pc, #272]	@ (80053ac <HAL_DMA_Init+0x698>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d018      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a42      	ldr	r2, [pc, #264]	@ (80053b0 <HAL_DMA_Init+0x69c>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d013      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a41      	ldr	r2, [pc, #260]	@ (80053b4 <HAL_DMA_Init+0x6a0>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d00e      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a3f      	ldr	r2, [pc, #252]	@ (80053b8 <HAL_DMA_Init+0x6a4>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d009      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a3e      	ldr	r2, [pc, #248]	@ (80053bc <HAL_DMA_Init+0x6a8>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d004      	beq.n	80052d2 <HAL_DMA_Init+0x5be>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a3c      	ldr	r2, [pc, #240]	@ (80053c0 <HAL_DMA_Init+0x6ac>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d101      	bne.n	80052d6 <HAL_DMA_Init+0x5c2>
 80052d2:	2301      	movs	r3, #1
 80052d4:	e000      	b.n	80052d8 <HAL_DMA_Init+0x5c4>
 80052d6:	2300      	movs	r3, #0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d032      	beq.n	8005342 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f001 fcdf 	bl	8006ca0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2b80      	cmp	r3, #128	@ 0x80
 80052e8:	d102      	bne.n	80052f0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052f8:	b2d2      	uxtb	r2, r2
 80052fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005304:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d010      	beq.n	8005330 <HAL_DMA_Init+0x61c>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2b08      	cmp	r3, #8
 8005314:	d80c      	bhi.n	8005330 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f001 fd5c 	bl	8006dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800532c:	605a      	str	r2, [r3, #4]
 800532e:	e008      	b.n	8005342 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3718      	adds	r7, #24
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	a7fdabf8 	.word	0xa7fdabf8
 8005360:	cccccccd 	.word	0xcccccccd
 8005364:	40020010 	.word	0x40020010
 8005368:	40020028 	.word	0x40020028
 800536c:	40020040 	.word	0x40020040
 8005370:	40020058 	.word	0x40020058
 8005374:	40020070 	.word	0x40020070
 8005378:	40020088 	.word	0x40020088
 800537c:	400200a0 	.word	0x400200a0
 8005380:	400200b8 	.word	0x400200b8
 8005384:	40020410 	.word	0x40020410
 8005388:	40020428 	.word	0x40020428
 800538c:	40020440 	.word	0x40020440
 8005390:	40020458 	.word	0x40020458
 8005394:	40020470 	.word	0x40020470
 8005398:	40020488 	.word	0x40020488
 800539c:	400204a0 	.word	0x400204a0
 80053a0:	400204b8 	.word	0x400204b8
 80053a4:	58025408 	.word	0x58025408
 80053a8:	5802541c 	.word	0x5802541c
 80053ac:	58025430 	.word	0x58025430
 80053b0:	58025444 	.word	0x58025444
 80053b4:	58025458 	.word	0x58025458
 80053b8:	5802546c 	.word	0x5802546c
 80053bc:	58025480 	.word	0x58025480
 80053c0:	58025494 	.word	0x58025494

080053c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
 80053d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053d2:	2300      	movs	r3, #0
 80053d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e226      	b.n	800582e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_DMA_Start_IT+0x2a>
 80053ea:	2302      	movs	r3, #2
 80053ec:	e21f      	b.n	800582e <HAL_DMA_Start_IT+0x46a>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b01      	cmp	r3, #1
 8005400:	f040 820a 	bne.w	8005818 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a68      	ldr	r2, [pc, #416]	@ (80055b8 <HAL_DMA_Start_IT+0x1f4>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d04a      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a66      	ldr	r2, [pc, #408]	@ (80055bc <HAL_DMA_Start_IT+0x1f8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d045      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a65      	ldr	r2, [pc, #404]	@ (80055c0 <HAL_DMA_Start_IT+0x1fc>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d040      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a63      	ldr	r2, [pc, #396]	@ (80055c4 <HAL_DMA_Start_IT+0x200>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d03b      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a62      	ldr	r2, [pc, #392]	@ (80055c8 <HAL_DMA_Start_IT+0x204>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d036      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a60      	ldr	r2, [pc, #384]	@ (80055cc <HAL_DMA_Start_IT+0x208>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d031      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a5f      	ldr	r2, [pc, #380]	@ (80055d0 <HAL_DMA_Start_IT+0x20c>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d02c      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a5d      	ldr	r2, [pc, #372]	@ (80055d4 <HAL_DMA_Start_IT+0x210>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d027      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a5c      	ldr	r2, [pc, #368]	@ (80055d8 <HAL_DMA_Start_IT+0x214>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d022      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a5a      	ldr	r2, [pc, #360]	@ (80055dc <HAL_DMA_Start_IT+0x218>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d01d      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a59      	ldr	r2, [pc, #356]	@ (80055e0 <HAL_DMA_Start_IT+0x21c>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d018      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a57      	ldr	r2, [pc, #348]	@ (80055e4 <HAL_DMA_Start_IT+0x220>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d013      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a56      	ldr	r2, [pc, #344]	@ (80055e8 <HAL_DMA_Start_IT+0x224>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00e      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a54      	ldr	r2, [pc, #336]	@ (80055ec <HAL_DMA_Start_IT+0x228>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d009      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a53      	ldr	r2, [pc, #332]	@ (80055f0 <HAL_DMA_Start_IT+0x22c>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d004      	beq.n	80054b2 <HAL_DMA_Start_IT+0xee>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a51      	ldr	r2, [pc, #324]	@ (80055f4 <HAL_DMA_Start_IT+0x230>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d108      	bne.n	80054c4 <HAL_DMA_Start_IT+0x100>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0201 	bic.w	r2, r2, #1
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	e007      	b.n	80054d4 <HAL_DMA_Start_IT+0x110>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0201 	bic.w	r2, r2, #1
 80054d2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	68b9      	ldr	r1, [r7, #8]
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f001 f906 	bl	80066ec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a34      	ldr	r2, [pc, #208]	@ (80055b8 <HAL_DMA_Start_IT+0x1f4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d04a      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a33      	ldr	r2, [pc, #204]	@ (80055bc <HAL_DMA_Start_IT+0x1f8>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d045      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a31      	ldr	r2, [pc, #196]	@ (80055c0 <HAL_DMA_Start_IT+0x1fc>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d040      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a30      	ldr	r2, [pc, #192]	@ (80055c4 <HAL_DMA_Start_IT+0x200>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d03b      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a2e      	ldr	r2, [pc, #184]	@ (80055c8 <HAL_DMA_Start_IT+0x204>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d036      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a2d      	ldr	r2, [pc, #180]	@ (80055cc <HAL_DMA_Start_IT+0x208>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d031      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a2b      	ldr	r2, [pc, #172]	@ (80055d0 <HAL_DMA_Start_IT+0x20c>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d02c      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a2a      	ldr	r2, [pc, #168]	@ (80055d4 <HAL_DMA_Start_IT+0x210>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d027      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a28      	ldr	r2, [pc, #160]	@ (80055d8 <HAL_DMA_Start_IT+0x214>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d022      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a27      	ldr	r2, [pc, #156]	@ (80055dc <HAL_DMA_Start_IT+0x218>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d01d      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a25      	ldr	r2, [pc, #148]	@ (80055e0 <HAL_DMA_Start_IT+0x21c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d018      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a24      	ldr	r2, [pc, #144]	@ (80055e4 <HAL_DMA_Start_IT+0x220>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d013      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a22      	ldr	r2, [pc, #136]	@ (80055e8 <HAL_DMA_Start_IT+0x224>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d00e      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a21      	ldr	r2, [pc, #132]	@ (80055ec <HAL_DMA_Start_IT+0x228>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d009      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a1f      	ldr	r2, [pc, #124]	@ (80055f0 <HAL_DMA_Start_IT+0x22c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d004      	beq.n	8005580 <HAL_DMA_Start_IT+0x1bc>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a1e      	ldr	r2, [pc, #120]	@ (80055f4 <HAL_DMA_Start_IT+0x230>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d101      	bne.n	8005584 <HAL_DMA_Start_IT+0x1c0>
 8005580:	2301      	movs	r3, #1
 8005582:	e000      	b.n	8005586 <HAL_DMA_Start_IT+0x1c2>
 8005584:	2300      	movs	r3, #0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d036      	beq.n	80055f8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f023 021e 	bic.w	r2, r3, #30
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f042 0216 	orr.w	r2, r2, #22
 800559c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d03e      	beq.n	8005624 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0208 	orr.w	r2, r2, #8
 80055b4:	601a      	str	r2, [r3, #0]
 80055b6:	e035      	b.n	8005624 <HAL_DMA_Start_IT+0x260>
 80055b8:	40020010 	.word	0x40020010
 80055bc:	40020028 	.word	0x40020028
 80055c0:	40020040 	.word	0x40020040
 80055c4:	40020058 	.word	0x40020058
 80055c8:	40020070 	.word	0x40020070
 80055cc:	40020088 	.word	0x40020088
 80055d0:	400200a0 	.word	0x400200a0
 80055d4:	400200b8 	.word	0x400200b8
 80055d8:	40020410 	.word	0x40020410
 80055dc:	40020428 	.word	0x40020428
 80055e0:	40020440 	.word	0x40020440
 80055e4:	40020458 	.word	0x40020458
 80055e8:	40020470 	.word	0x40020470
 80055ec:	40020488 	.word	0x40020488
 80055f0:	400204a0 	.word	0x400204a0
 80055f4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f023 020e 	bic.w	r2, r3, #14
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f042 020a 	orr.w	r2, r2, #10
 800560a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005610:	2b00      	cmp	r3, #0
 8005612:	d007      	beq.n	8005624 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0204 	orr.w	r2, r2, #4
 8005622:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a83      	ldr	r2, [pc, #524]	@ (8005838 <HAL_DMA_Start_IT+0x474>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d072      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a82      	ldr	r2, [pc, #520]	@ (800583c <HAL_DMA_Start_IT+0x478>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d06d      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a80      	ldr	r2, [pc, #512]	@ (8005840 <HAL_DMA_Start_IT+0x47c>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d068      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a7f      	ldr	r2, [pc, #508]	@ (8005844 <HAL_DMA_Start_IT+0x480>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d063      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a7d      	ldr	r2, [pc, #500]	@ (8005848 <HAL_DMA_Start_IT+0x484>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d05e      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a7c      	ldr	r2, [pc, #496]	@ (800584c <HAL_DMA_Start_IT+0x488>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d059      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a7a      	ldr	r2, [pc, #488]	@ (8005850 <HAL_DMA_Start_IT+0x48c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d054      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a79      	ldr	r2, [pc, #484]	@ (8005854 <HAL_DMA_Start_IT+0x490>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d04f      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a77      	ldr	r2, [pc, #476]	@ (8005858 <HAL_DMA_Start_IT+0x494>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d04a      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a76      	ldr	r2, [pc, #472]	@ (800585c <HAL_DMA_Start_IT+0x498>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d045      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a74      	ldr	r2, [pc, #464]	@ (8005860 <HAL_DMA_Start_IT+0x49c>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d040      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a73      	ldr	r2, [pc, #460]	@ (8005864 <HAL_DMA_Start_IT+0x4a0>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d03b      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a71      	ldr	r2, [pc, #452]	@ (8005868 <HAL_DMA_Start_IT+0x4a4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d036      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a70      	ldr	r2, [pc, #448]	@ (800586c <HAL_DMA_Start_IT+0x4a8>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d031      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a6e      	ldr	r2, [pc, #440]	@ (8005870 <HAL_DMA_Start_IT+0x4ac>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d02c      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a6d      	ldr	r2, [pc, #436]	@ (8005874 <HAL_DMA_Start_IT+0x4b0>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d027      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a6b      	ldr	r2, [pc, #428]	@ (8005878 <HAL_DMA_Start_IT+0x4b4>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d022      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a6a      	ldr	r2, [pc, #424]	@ (800587c <HAL_DMA_Start_IT+0x4b8>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d01d      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a68      	ldr	r2, [pc, #416]	@ (8005880 <HAL_DMA_Start_IT+0x4bc>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d018      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a67      	ldr	r2, [pc, #412]	@ (8005884 <HAL_DMA_Start_IT+0x4c0>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d013      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a65      	ldr	r2, [pc, #404]	@ (8005888 <HAL_DMA_Start_IT+0x4c4>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00e      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a64      	ldr	r2, [pc, #400]	@ (800588c <HAL_DMA_Start_IT+0x4c8>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d009      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a62      	ldr	r2, [pc, #392]	@ (8005890 <HAL_DMA_Start_IT+0x4cc>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d004      	beq.n	8005714 <HAL_DMA_Start_IT+0x350>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a61      	ldr	r2, [pc, #388]	@ (8005894 <HAL_DMA_Start_IT+0x4d0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d101      	bne.n	8005718 <HAL_DMA_Start_IT+0x354>
 8005714:	2301      	movs	r3, #1
 8005716:	e000      	b.n	800571a <HAL_DMA_Start_IT+0x356>
 8005718:	2300      	movs	r3, #0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d01a      	beq.n	8005754 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d007      	beq.n	800573c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005736:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800573a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005740:	2b00      	cmp	r3, #0
 8005742:	d007      	beq.n	8005754 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800574e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005752:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a37      	ldr	r2, [pc, #220]	@ (8005838 <HAL_DMA_Start_IT+0x474>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d04a      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a36      	ldr	r2, [pc, #216]	@ (800583c <HAL_DMA_Start_IT+0x478>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d045      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a34      	ldr	r2, [pc, #208]	@ (8005840 <HAL_DMA_Start_IT+0x47c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d040      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a33      	ldr	r2, [pc, #204]	@ (8005844 <HAL_DMA_Start_IT+0x480>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d03b      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a31      	ldr	r2, [pc, #196]	@ (8005848 <HAL_DMA_Start_IT+0x484>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d036      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a30      	ldr	r2, [pc, #192]	@ (800584c <HAL_DMA_Start_IT+0x488>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d031      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a2e      	ldr	r2, [pc, #184]	@ (8005850 <HAL_DMA_Start_IT+0x48c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d02c      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a2d      	ldr	r2, [pc, #180]	@ (8005854 <HAL_DMA_Start_IT+0x490>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d027      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005858 <HAL_DMA_Start_IT+0x494>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d022      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a2a      	ldr	r2, [pc, #168]	@ (800585c <HAL_DMA_Start_IT+0x498>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d01d      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a28      	ldr	r2, [pc, #160]	@ (8005860 <HAL_DMA_Start_IT+0x49c>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d018      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a27      	ldr	r2, [pc, #156]	@ (8005864 <HAL_DMA_Start_IT+0x4a0>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a25      	ldr	r2, [pc, #148]	@ (8005868 <HAL_DMA_Start_IT+0x4a4>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d00e      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a24      	ldr	r2, [pc, #144]	@ (800586c <HAL_DMA_Start_IT+0x4a8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d009      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a22      	ldr	r2, [pc, #136]	@ (8005870 <HAL_DMA_Start_IT+0x4ac>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d004      	beq.n	80057f4 <HAL_DMA_Start_IT+0x430>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <HAL_DMA_Start_IT+0x4b0>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d108      	bne.n	8005806 <HAL_DMA_Start_IT+0x442>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	e012      	b.n	800582c <HAL_DMA_Start_IT+0x468>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0201 	orr.w	r2, r2, #1
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	e009      	b.n	800582c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800581e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800582c:	7dfb      	ldrb	r3, [r7, #23]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3718      	adds	r7, #24
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	40020010 	.word	0x40020010
 800583c:	40020028 	.word	0x40020028
 8005840:	40020040 	.word	0x40020040
 8005844:	40020058 	.word	0x40020058
 8005848:	40020070 	.word	0x40020070
 800584c:	40020088 	.word	0x40020088
 8005850:	400200a0 	.word	0x400200a0
 8005854:	400200b8 	.word	0x400200b8
 8005858:	40020410 	.word	0x40020410
 800585c:	40020428 	.word	0x40020428
 8005860:	40020440 	.word	0x40020440
 8005864:	40020458 	.word	0x40020458
 8005868:	40020470 	.word	0x40020470
 800586c:	40020488 	.word	0x40020488
 8005870:	400204a0 	.word	0x400204a0
 8005874:	400204b8 	.word	0x400204b8
 8005878:	58025408 	.word	0x58025408
 800587c:	5802541c 	.word	0x5802541c
 8005880:	58025430 	.word	0x58025430
 8005884:	58025444 	.word	0x58025444
 8005888:	58025458 	.word	0x58025458
 800588c:	5802546c 	.word	0x5802546c
 8005890:	58025480 	.word	0x58025480
 8005894:	58025494 	.word	0x58025494

08005898 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08a      	sub	sp, #40	@ 0x28
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80058a0:	2300      	movs	r3, #0
 80058a2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80058a4:	4b67      	ldr	r3, [pc, #412]	@ (8005a44 <HAL_DMA_IRQHandler+0x1ac>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a67      	ldr	r2, [pc, #412]	@ (8005a48 <HAL_DMA_IRQHandler+0x1b0>)
 80058aa:	fba2 2303 	umull	r2, r3, r2, r3
 80058ae:	0a9b      	lsrs	r3, r3, #10
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058bc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a5f      	ldr	r2, [pc, #380]	@ (8005a4c <HAL_DMA_IRQHandler+0x1b4>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d04a      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a5d      	ldr	r2, [pc, #372]	@ (8005a50 <HAL_DMA_IRQHandler+0x1b8>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d045      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a5c      	ldr	r2, [pc, #368]	@ (8005a54 <HAL_DMA_IRQHandler+0x1bc>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d040      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a5a      	ldr	r2, [pc, #360]	@ (8005a58 <HAL_DMA_IRQHandler+0x1c0>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d03b      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a59      	ldr	r2, [pc, #356]	@ (8005a5c <HAL_DMA_IRQHandler+0x1c4>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d036      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a57      	ldr	r2, [pc, #348]	@ (8005a60 <HAL_DMA_IRQHandler+0x1c8>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d031      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a56      	ldr	r2, [pc, #344]	@ (8005a64 <HAL_DMA_IRQHandler+0x1cc>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d02c      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a54      	ldr	r2, [pc, #336]	@ (8005a68 <HAL_DMA_IRQHandler+0x1d0>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d027      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a53      	ldr	r2, [pc, #332]	@ (8005a6c <HAL_DMA_IRQHandler+0x1d4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d022      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a51      	ldr	r2, [pc, #324]	@ (8005a70 <HAL_DMA_IRQHandler+0x1d8>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d01d      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a50      	ldr	r2, [pc, #320]	@ (8005a74 <HAL_DMA_IRQHandler+0x1dc>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d018      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a4e      	ldr	r2, [pc, #312]	@ (8005a78 <HAL_DMA_IRQHandler+0x1e0>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a4d      	ldr	r2, [pc, #308]	@ (8005a7c <HAL_DMA_IRQHandler+0x1e4>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00e      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a4b      	ldr	r2, [pc, #300]	@ (8005a80 <HAL_DMA_IRQHandler+0x1e8>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d009      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a4a      	ldr	r2, [pc, #296]	@ (8005a84 <HAL_DMA_IRQHandler+0x1ec>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d004      	beq.n	800596a <HAL_DMA_IRQHandler+0xd2>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a48      	ldr	r2, [pc, #288]	@ (8005a88 <HAL_DMA_IRQHandler+0x1f0>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d101      	bne.n	800596e <HAL_DMA_IRQHandler+0xd6>
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <HAL_DMA_IRQHandler+0xd8>
 800596e:	2300      	movs	r3, #0
 8005970:	2b00      	cmp	r3, #0
 8005972:	f000 842b 	beq.w	80061cc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800597a:	f003 031f 	and.w	r3, r3, #31
 800597e:	2208      	movs	r2, #8
 8005980:	409a      	lsls	r2, r3
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	4013      	ands	r3, r2
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 80a2 	beq.w	8005ad0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a2e      	ldr	r2, [pc, #184]	@ (8005a4c <HAL_DMA_IRQHandler+0x1b4>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d04a      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a2d      	ldr	r2, [pc, #180]	@ (8005a50 <HAL_DMA_IRQHandler+0x1b8>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d045      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a2b      	ldr	r2, [pc, #172]	@ (8005a54 <HAL_DMA_IRQHandler+0x1bc>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d040      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a2a      	ldr	r2, [pc, #168]	@ (8005a58 <HAL_DMA_IRQHandler+0x1c0>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d03b      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a28      	ldr	r2, [pc, #160]	@ (8005a5c <HAL_DMA_IRQHandler+0x1c4>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d036      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a27      	ldr	r2, [pc, #156]	@ (8005a60 <HAL_DMA_IRQHandler+0x1c8>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d031      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a25      	ldr	r2, [pc, #148]	@ (8005a64 <HAL_DMA_IRQHandler+0x1cc>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d02c      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a24      	ldr	r2, [pc, #144]	@ (8005a68 <HAL_DMA_IRQHandler+0x1d0>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d027      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a22      	ldr	r2, [pc, #136]	@ (8005a6c <HAL_DMA_IRQHandler+0x1d4>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d022      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a21      	ldr	r2, [pc, #132]	@ (8005a70 <HAL_DMA_IRQHandler+0x1d8>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d01d      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005a74 <HAL_DMA_IRQHandler+0x1dc>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d018      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005a78 <HAL_DMA_IRQHandler+0x1e0>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d013      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a1c      	ldr	r2, [pc, #112]	@ (8005a7c <HAL_DMA_IRQHandler+0x1e4>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d00e      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a1b      	ldr	r2, [pc, #108]	@ (8005a80 <HAL_DMA_IRQHandler+0x1e8>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d009      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a19      	ldr	r2, [pc, #100]	@ (8005a84 <HAL_DMA_IRQHandler+0x1ec>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d004      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x194>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <HAL_DMA_IRQHandler+0x1f0>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d12f      	bne.n	8005a8c <HAL_DMA_IRQHandler+0x1f4>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	bf14      	ite	ne
 8005a3a:	2301      	movne	r3, #1
 8005a3c:	2300      	moveq	r3, #0
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	e02e      	b.n	8005aa0 <HAL_DMA_IRQHandler+0x208>
 8005a42:	bf00      	nop
 8005a44:	2400000c 	.word	0x2400000c
 8005a48:	1b4e81b5 	.word	0x1b4e81b5
 8005a4c:	40020010 	.word	0x40020010
 8005a50:	40020028 	.word	0x40020028
 8005a54:	40020040 	.word	0x40020040
 8005a58:	40020058 	.word	0x40020058
 8005a5c:	40020070 	.word	0x40020070
 8005a60:	40020088 	.word	0x40020088
 8005a64:	400200a0 	.word	0x400200a0
 8005a68:	400200b8 	.word	0x400200b8
 8005a6c:	40020410 	.word	0x40020410
 8005a70:	40020428 	.word	0x40020428
 8005a74:	40020440 	.word	0x40020440
 8005a78:	40020458 	.word	0x40020458
 8005a7c:	40020470 	.word	0x40020470
 8005a80:	40020488 	.word	0x40020488
 8005a84:	400204a0 	.word	0x400204a0
 8005a88:	400204b8 	.word	0x400204b8
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0308 	and.w	r3, r3, #8
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	bf14      	ite	ne
 8005a9a:	2301      	movne	r3, #1
 8005a9c:	2300      	moveq	r3, #0
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d015      	beq.n	8005ad0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0204 	bic.w	r2, r2, #4
 8005ab2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab8:	f003 031f 	and.w	r3, r3, #31
 8005abc:	2208      	movs	r2, #8
 8005abe:	409a      	lsls	r2, r3
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac8:	f043 0201 	orr.w	r2, r3, #1
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad4:	f003 031f 	and.w	r3, r3, #31
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	fa22 f303 	lsr.w	r3, r2, r3
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d06e      	beq.n	8005bc4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a69      	ldr	r2, [pc, #420]	@ (8005c90 <HAL_DMA_IRQHandler+0x3f8>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d04a      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a67      	ldr	r2, [pc, #412]	@ (8005c94 <HAL_DMA_IRQHandler+0x3fc>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d045      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a66      	ldr	r2, [pc, #408]	@ (8005c98 <HAL_DMA_IRQHandler+0x400>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d040      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a64      	ldr	r2, [pc, #400]	@ (8005c9c <HAL_DMA_IRQHandler+0x404>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d03b      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a63      	ldr	r2, [pc, #396]	@ (8005ca0 <HAL_DMA_IRQHandler+0x408>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d036      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a61      	ldr	r2, [pc, #388]	@ (8005ca4 <HAL_DMA_IRQHandler+0x40c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d031      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a60      	ldr	r2, [pc, #384]	@ (8005ca8 <HAL_DMA_IRQHandler+0x410>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d02c      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a5e      	ldr	r2, [pc, #376]	@ (8005cac <HAL_DMA_IRQHandler+0x414>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d027      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a5d      	ldr	r2, [pc, #372]	@ (8005cb0 <HAL_DMA_IRQHandler+0x418>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d022      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a5b      	ldr	r2, [pc, #364]	@ (8005cb4 <HAL_DMA_IRQHandler+0x41c>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d01d      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a5a      	ldr	r2, [pc, #360]	@ (8005cb8 <HAL_DMA_IRQHandler+0x420>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d018      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a58      	ldr	r2, [pc, #352]	@ (8005cbc <HAL_DMA_IRQHandler+0x424>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d013      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a57      	ldr	r2, [pc, #348]	@ (8005cc0 <HAL_DMA_IRQHandler+0x428>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00e      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a55      	ldr	r2, [pc, #340]	@ (8005cc4 <HAL_DMA_IRQHandler+0x42c>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d009      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a54      	ldr	r2, [pc, #336]	@ (8005cc8 <HAL_DMA_IRQHandler+0x430>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d004      	beq.n	8005b86 <HAL_DMA_IRQHandler+0x2ee>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a52      	ldr	r2, [pc, #328]	@ (8005ccc <HAL_DMA_IRQHandler+0x434>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d10a      	bne.n	8005b9c <HAL_DMA_IRQHandler+0x304>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	bf14      	ite	ne
 8005b94:	2301      	movne	r3, #1
 8005b96:	2300      	moveq	r3, #0
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	e003      	b.n	8005ba4 <HAL_DMA_IRQHandler+0x30c>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00d      	beq.n	8005bc4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bac:	f003 031f 	and.w	r3, r3, #31
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	409a      	lsls	r2, r3
 8005bb4:	6a3b      	ldr	r3, [r7, #32]
 8005bb6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbc:	f043 0202 	orr.w	r2, r3, #2
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc8:	f003 031f 	and.w	r3, r3, #31
 8005bcc:	2204      	movs	r2, #4
 8005bce:	409a      	lsls	r2, r3
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	f000 808f 	beq.w	8005cf8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a2c      	ldr	r2, [pc, #176]	@ (8005c90 <HAL_DMA_IRQHandler+0x3f8>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d04a      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a2a      	ldr	r2, [pc, #168]	@ (8005c94 <HAL_DMA_IRQHandler+0x3fc>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d045      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a29      	ldr	r2, [pc, #164]	@ (8005c98 <HAL_DMA_IRQHandler+0x400>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d040      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a27      	ldr	r2, [pc, #156]	@ (8005c9c <HAL_DMA_IRQHandler+0x404>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d03b      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a26      	ldr	r2, [pc, #152]	@ (8005ca0 <HAL_DMA_IRQHandler+0x408>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d036      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a24      	ldr	r2, [pc, #144]	@ (8005ca4 <HAL_DMA_IRQHandler+0x40c>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d031      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a23      	ldr	r2, [pc, #140]	@ (8005ca8 <HAL_DMA_IRQHandler+0x410>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d02c      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a21      	ldr	r2, [pc, #132]	@ (8005cac <HAL_DMA_IRQHandler+0x414>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d027      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a20      	ldr	r2, [pc, #128]	@ (8005cb0 <HAL_DMA_IRQHandler+0x418>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d022      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a1e      	ldr	r2, [pc, #120]	@ (8005cb4 <HAL_DMA_IRQHandler+0x41c>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d01d      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb8 <HAL_DMA_IRQHandler+0x420>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d018      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cbc <HAL_DMA_IRQHandler+0x424>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d013      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a1a      	ldr	r2, [pc, #104]	@ (8005cc0 <HAL_DMA_IRQHandler+0x428>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d00e      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a18      	ldr	r2, [pc, #96]	@ (8005cc4 <HAL_DMA_IRQHandler+0x42c>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d009      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a17      	ldr	r2, [pc, #92]	@ (8005cc8 <HAL_DMA_IRQHandler+0x430>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d004      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x3e2>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a15      	ldr	r2, [pc, #84]	@ (8005ccc <HAL_DMA_IRQHandler+0x434>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d12a      	bne.n	8005cd0 <HAL_DMA_IRQHandler+0x438>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0302 	and.w	r3, r3, #2
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	bf14      	ite	ne
 8005c88:	2301      	movne	r3, #1
 8005c8a:	2300      	moveq	r3, #0
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	e023      	b.n	8005cd8 <HAL_DMA_IRQHandler+0x440>
 8005c90:	40020010 	.word	0x40020010
 8005c94:	40020028 	.word	0x40020028
 8005c98:	40020040 	.word	0x40020040
 8005c9c:	40020058 	.word	0x40020058
 8005ca0:	40020070 	.word	0x40020070
 8005ca4:	40020088 	.word	0x40020088
 8005ca8:	400200a0 	.word	0x400200a0
 8005cac:	400200b8 	.word	0x400200b8
 8005cb0:	40020410 	.word	0x40020410
 8005cb4:	40020428 	.word	0x40020428
 8005cb8:	40020440 	.word	0x40020440
 8005cbc:	40020458 	.word	0x40020458
 8005cc0:	40020470 	.word	0x40020470
 8005cc4:	40020488 	.word	0x40020488
 8005cc8:	400204a0 	.word	0x400204a0
 8005ccc:	400204b8 	.word	0x400204b8
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00d      	beq.n	8005cf8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce0:	f003 031f 	and.w	r3, r3, #31
 8005ce4:	2204      	movs	r2, #4
 8005ce6:	409a      	lsls	r2, r3
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf0:	f043 0204 	orr.w	r2, r3, #4
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cfc:	f003 031f 	and.w	r3, r3, #31
 8005d00:	2210      	movs	r2, #16
 8005d02:	409a      	lsls	r2, r3
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	4013      	ands	r3, r2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80a6 	beq.w	8005e5a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a85      	ldr	r2, [pc, #532]	@ (8005f28 <HAL_DMA_IRQHandler+0x690>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d04a      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a83      	ldr	r2, [pc, #524]	@ (8005f2c <HAL_DMA_IRQHandler+0x694>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d045      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a82      	ldr	r2, [pc, #520]	@ (8005f30 <HAL_DMA_IRQHandler+0x698>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d040      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a80      	ldr	r2, [pc, #512]	@ (8005f34 <HAL_DMA_IRQHandler+0x69c>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d03b      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a7f      	ldr	r2, [pc, #508]	@ (8005f38 <HAL_DMA_IRQHandler+0x6a0>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d036      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a7d      	ldr	r2, [pc, #500]	@ (8005f3c <HAL_DMA_IRQHandler+0x6a4>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d031      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a7c      	ldr	r2, [pc, #496]	@ (8005f40 <HAL_DMA_IRQHandler+0x6a8>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d02c      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a7a      	ldr	r2, [pc, #488]	@ (8005f44 <HAL_DMA_IRQHandler+0x6ac>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d027      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a79      	ldr	r2, [pc, #484]	@ (8005f48 <HAL_DMA_IRQHandler+0x6b0>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d022      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a77      	ldr	r2, [pc, #476]	@ (8005f4c <HAL_DMA_IRQHandler+0x6b4>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d01d      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a76      	ldr	r2, [pc, #472]	@ (8005f50 <HAL_DMA_IRQHandler+0x6b8>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d018      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a74      	ldr	r2, [pc, #464]	@ (8005f54 <HAL_DMA_IRQHandler+0x6bc>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d013      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a73      	ldr	r2, [pc, #460]	@ (8005f58 <HAL_DMA_IRQHandler+0x6c0>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d00e      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a71      	ldr	r2, [pc, #452]	@ (8005f5c <HAL_DMA_IRQHandler+0x6c4>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d009      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a70      	ldr	r2, [pc, #448]	@ (8005f60 <HAL_DMA_IRQHandler+0x6c8>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d004      	beq.n	8005dae <HAL_DMA_IRQHandler+0x516>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a6e      	ldr	r2, [pc, #440]	@ (8005f64 <HAL_DMA_IRQHandler+0x6cc>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d10a      	bne.n	8005dc4 <HAL_DMA_IRQHandler+0x52c>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	bf14      	ite	ne
 8005dbc:	2301      	movne	r3, #1
 8005dbe:	2300      	moveq	r3, #0
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	e009      	b.n	8005dd8 <HAL_DMA_IRQHandler+0x540>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	bf14      	ite	ne
 8005dd2:	2301      	movne	r3, #1
 8005dd4:	2300      	moveq	r3, #0
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d03e      	beq.n	8005e5a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de0:	f003 031f 	and.w	r3, r3, #31
 8005de4:	2210      	movs	r2, #16
 8005de6:	409a      	lsls	r2, r3
 8005de8:	6a3b      	ldr	r3, [r7, #32]
 8005dea:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d018      	beq.n	8005e2c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d108      	bne.n	8005e1a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d024      	beq.n	8005e5a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	4798      	blx	r3
 8005e18:	e01f      	b.n	8005e5a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d01b      	beq.n	8005e5a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	4798      	blx	r3
 8005e2a:	e016      	b.n	8005e5a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d107      	bne.n	8005e4a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0208 	bic.w	r2, r2, #8
 8005e48:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d003      	beq.n	8005e5a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e5e:	f003 031f 	and.w	r3, r3, #31
 8005e62:	2220      	movs	r2, #32
 8005e64:	409a      	lsls	r2, r3
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 8110 	beq.w	8006090 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a2c      	ldr	r2, [pc, #176]	@ (8005f28 <HAL_DMA_IRQHandler+0x690>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d04a      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8005f2c <HAL_DMA_IRQHandler+0x694>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d045      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a29      	ldr	r2, [pc, #164]	@ (8005f30 <HAL_DMA_IRQHandler+0x698>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d040      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a28      	ldr	r2, [pc, #160]	@ (8005f34 <HAL_DMA_IRQHandler+0x69c>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d03b      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a26      	ldr	r2, [pc, #152]	@ (8005f38 <HAL_DMA_IRQHandler+0x6a0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d036      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a25      	ldr	r2, [pc, #148]	@ (8005f3c <HAL_DMA_IRQHandler+0x6a4>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d031      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a23      	ldr	r2, [pc, #140]	@ (8005f40 <HAL_DMA_IRQHandler+0x6a8>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d02c      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a22      	ldr	r2, [pc, #136]	@ (8005f44 <HAL_DMA_IRQHandler+0x6ac>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d027      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a20      	ldr	r2, [pc, #128]	@ (8005f48 <HAL_DMA_IRQHandler+0x6b0>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d022      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a1f      	ldr	r2, [pc, #124]	@ (8005f4c <HAL_DMA_IRQHandler+0x6b4>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d01d      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f50 <HAL_DMA_IRQHandler+0x6b8>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d018      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8005f54 <HAL_DMA_IRQHandler+0x6bc>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d013      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1a      	ldr	r2, [pc, #104]	@ (8005f58 <HAL_DMA_IRQHandler+0x6c0>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00e      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a19      	ldr	r2, [pc, #100]	@ (8005f5c <HAL_DMA_IRQHandler+0x6c4>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d009      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a17      	ldr	r2, [pc, #92]	@ (8005f60 <HAL_DMA_IRQHandler+0x6c8>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d004      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x678>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a16      	ldr	r2, [pc, #88]	@ (8005f64 <HAL_DMA_IRQHandler+0x6cc>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d12b      	bne.n	8005f68 <HAL_DMA_IRQHandler+0x6d0>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0310 	and.w	r3, r3, #16
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bf14      	ite	ne
 8005f1e:	2301      	movne	r3, #1
 8005f20:	2300      	moveq	r3, #0
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	e02a      	b.n	8005f7c <HAL_DMA_IRQHandler+0x6e4>
 8005f26:	bf00      	nop
 8005f28:	40020010 	.word	0x40020010
 8005f2c:	40020028 	.word	0x40020028
 8005f30:	40020040 	.word	0x40020040
 8005f34:	40020058 	.word	0x40020058
 8005f38:	40020070 	.word	0x40020070
 8005f3c:	40020088 	.word	0x40020088
 8005f40:	400200a0 	.word	0x400200a0
 8005f44:	400200b8 	.word	0x400200b8
 8005f48:	40020410 	.word	0x40020410
 8005f4c:	40020428 	.word	0x40020428
 8005f50:	40020440 	.word	0x40020440
 8005f54:	40020458 	.word	0x40020458
 8005f58:	40020470 	.word	0x40020470
 8005f5c:	40020488 	.word	0x40020488
 8005f60:	400204a0 	.word	0x400204a0
 8005f64:	400204b8 	.word	0x400204b8
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	bf14      	ite	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	2300      	moveq	r3, #0
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 8087 	beq.w	8006090 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f86:	f003 031f 	and.w	r3, r3, #31
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	409a      	lsls	r2, r3
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	d139      	bne.n	8006012 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 0216 	bic.w	r2, r2, #22
 8005fac:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695a      	ldr	r2, [r3, #20]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fbc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d103      	bne.n	8005fce <HAL_DMA_IRQHandler+0x736>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d007      	beq.n	8005fde <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0208 	bic.w	r2, r2, #8
 8005fdc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fe2:	f003 031f 	and.w	r3, r3, #31
 8005fe6:	223f      	movs	r2, #63	@ 0x3f
 8005fe8:	409a      	lsls	r2, r3
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006002:	2b00      	cmp	r3, #0
 8006004:	f000 834a 	beq.w	800669c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	4798      	blx	r3
          }
          return;
 8006010:	e344      	b.n	800669c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800601c:	2b00      	cmp	r3, #0
 800601e:	d018      	beq.n	8006052 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d108      	bne.n	8006040 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006032:	2b00      	cmp	r3, #0
 8006034:	d02c      	beq.n	8006090 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	4798      	blx	r3
 800603e:	e027      	b.n	8006090 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006044:	2b00      	cmp	r3, #0
 8006046:	d023      	beq.n	8006090 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	4798      	blx	r3
 8006050:	e01e      	b.n	8006090 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10f      	bne.n	8006080 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0210 	bic.w	r2, r2, #16
 800606e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 8306 	beq.w	80066a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f000 8088 	beq.w	80061b8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2204      	movs	r2, #4
 80060ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a7a      	ldr	r2, [pc, #488]	@ (80062a0 <HAL_DMA_IRQHandler+0xa08>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d04a      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a79      	ldr	r2, [pc, #484]	@ (80062a4 <HAL_DMA_IRQHandler+0xa0c>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d045      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a77      	ldr	r2, [pc, #476]	@ (80062a8 <HAL_DMA_IRQHandler+0xa10>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d040      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a76      	ldr	r2, [pc, #472]	@ (80062ac <HAL_DMA_IRQHandler+0xa14>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d03b      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a74      	ldr	r2, [pc, #464]	@ (80062b0 <HAL_DMA_IRQHandler+0xa18>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d036      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a73      	ldr	r2, [pc, #460]	@ (80062b4 <HAL_DMA_IRQHandler+0xa1c>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d031      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a71      	ldr	r2, [pc, #452]	@ (80062b8 <HAL_DMA_IRQHandler+0xa20>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d02c      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a70      	ldr	r2, [pc, #448]	@ (80062bc <HAL_DMA_IRQHandler+0xa24>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d027      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a6e      	ldr	r2, [pc, #440]	@ (80062c0 <HAL_DMA_IRQHandler+0xa28>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d022      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a6d      	ldr	r2, [pc, #436]	@ (80062c4 <HAL_DMA_IRQHandler+0xa2c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d01d      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a6b      	ldr	r2, [pc, #428]	@ (80062c8 <HAL_DMA_IRQHandler+0xa30>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d018      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a6a      	ldr	r2, [pc, #424]	@ (80062cc <HAL_DMA_IRQHandler+0xa34>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d013      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a68      	ldr	r2, [pc, #416]	@ (80062d0 <HAL_DMA_IRQHandler+0xa38>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00e      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a67      	ldr	r2, [pc, #412]	@ (80062d4 <HAL_DMA_IRQHandler+0xa3c>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d009      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a65      	ldr	r2, [pc, #404]	@ (80062d8 <HAL_DMA_IRQHandler+0xa40>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d004      	beq.n	8006150 <HAL_DMA_IRQHandler+0x8b8>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a64      	ldr	r2, [pc, #400]	@ (80062dc <HAL_DMA_IRQHandler+0xa44>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d108      	bne.n	8006162 <HAL_DMA_IRQHandler+0x8ca>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 0201 	bic.w	r2, r2, #1
 800615e:	601a      	str	r2, [r3, #0]
 8006160:	e007      	b.n	8006172 <HAL_DMA_IRQHandler+0x8da>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 0201 	bic.w	r2, r2, #1
 8006170:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3301      	adds	r3, #1
 8006176:	60fb      	str	r3, [r7, #12]
 8006178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800617a:	429a      	cmp	r2, r3
 800617c:	d307      	bcc.n	800618e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1f2      	bne.n	8006172 <HAL_DMA_IRQHandler+0x8da>
 800618c:	e000      	b.n	8006190 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800618e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d004      	beq.n	80061a8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2203      	movs	r2, #3
 80061a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80061a6:	e003      	b.n	80061b0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 8272 	beq.w	80066a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	4798      	blx	r3
 80061ca:	e26c      	b.n	80066a6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a43      	ldr	r2, [pc, #268]	@ (80062e0 <HAL_DMA_IRQHandler+0xa48>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d022      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a42      	ldr	r2, [pc, #264]	@ (80062e4 <HAL_DMA_IRQHandler+0xa4c>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d01d      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a40      	ldr	r2, [pc, #256]	@ (80062e8 <HAL_DMA_IRQHandler+0xa50>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d018      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a3f      	ldr	r2, [pc, #252]	@ (80062ec <HAL_DMA_IRQHandler+0xa54>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d013      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a3d      	ldr	r2, [pc, #244]	@ (80062f0 <HAL_DMA_IRQHandler+0xa58>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d00e      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a3c      	ldr	r2, [pc, #240]	@ (80062f4 <HAL_DMA_IRQHandler+0xa5c>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d009      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a3a      	ldr	r2, [pc, #232]	@ (80062f8 <HAL_DMA_IRQHandler+0xa60>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d004      	beq.n	800621c <HAL_DMA_IRQHandler+0x984>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a39      	ldr	r2, [pc, #228]	@ (80062fc <HAL_DMA_IRQHandler+0xa64>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d101      	bne.n	8006220 <HAL_DMA_IRQHandler+0x988>
 800621c:	2301      	movs	r3, #1
 800621e:	e000      	b.n	8006222 <HAL_DMA_IRQHandler+0x98a>
 8006220:	2300      	movs	r3, #0
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 823f 	beq.w	80066a6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006234:	f003 031f 	and.w	r3, r3, #31
 8006238:	2204      	movs	r2, #4
 800623a:	409a      	lsls	r2, r3
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	4013      	ands	r3, r2
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 80cd 	beq.w	80063e0 <HAL_DMA_IRQHandler+0xb48>
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f003 0304 	and.w	r3, r3, #4
 800624c:	2b00      	cmp	r3, #0
 800624e:	f000 80c7 	beq.w	80063e0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006256:	f003 031f 	and.w	r3, r3, #31
 800625a:	2204      	movs	r2, #4
 800625c:	409a      	lsls	r2, r3
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d049      	beq.n	8006300 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d109      	bne.n	800628a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 8210 	beq.w	80066a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006288:	e20a      	b.n	80066a0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	f000 8206 	beq.w	80066a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800629c:	e200      	b.n	80066a0 <HAL_DMA_IRQHandler+0xe08>
 800629e:	bf00      	nop
 80062a0:	40020010 	.word	0x40020010
 80062a4:	40020028 	.word	0x40020028
 80062a8:	40020040 	.word	0x40020040
 80062ac:	40020058 	.word	0x40020058
 80062b0:	40020070 	.word	0x40020070
 80062b4:	40020088 	.word	0x40020088
 80062b8:	400200a0 	.word	0x400200a0
 80062bc:	400200b8 	.word	0x400200b8
 80062c0:	40020410 	.word	0x40020410
 80062c4:	40020428 	.word	0x40020428
 80062c8:	40020440 	.word	0x40020440
 80062cc:	40020458 	.word	0x40020458
 80062d0:	40020470 	.word	0x40020470
 80062d4:	40020488 	.word	0x40020488
 80062d8:	400204a0 	.word	0x400204a0
 80062dc:	400204b8 	.word	0x400204b8
 80062e0:	58025408 	.word	0x58025408
 80062e4:	5802541c 	.word	0x5802541c
 80062e8:	58025430 	.word	0x58025430
 80062ec:	58025444 	.word	0x58025444
 80062f0:	58025458 	.word	0x58025458
 80062f4:	5802546c 	.word	0x5802546c
 80062f8:	58025480 	.word	0x58025480
 80062fc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b00      	cmp	r3, #0
 8006308:	d160      	bne.n	80063cc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a7f      	ldr	r2, [pc, #508]	@ (800650c <HAL_DMA_IRQHandler+0xc74>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d04a      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a7d      	ldr	r2, [pc, #500]	@ (8006510 <HAL_DMA_IRQHandler+0xc78>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d045      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a7c      	ldr	r2, [pc, #496]	@ (8006514 <HAL_DMA_IRQHandler+0xc7c>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d040      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a7a      	ldr	r2, [pc, #488]	@ (8006518 <HAL_DMA_IRQHandler+0xc80>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d03b      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a79      	ldr	r2, [pc, #484]	@ (800651c <HAL_DMA_IRQHandler+0xc84>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d036      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a77      	ldr	r2, [pc, #476]	@ (8006520 <HAL_DMA_IRQHandler+0xc88>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d031      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a76      	ldr	r2, [pc, #472]	@ (8006524 <HAL_DMA_IRQHandler+0xc8c>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d02c      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a74      	ldr	r2, [pc, #464]	@ (8006528 <HAL_DMA_IRQHandler+0xc90>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d027      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a73      	ldr	r2, [pc, #460]	@ (800652c <HAL_DMA_IRQHandler+0xc94>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d022      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a71      	ldr	r2, [pc, #452]	@ (8006530 <HAL_DMA_IRQHandler+0xc98>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d01d      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a70      	ldr	r2, [pc, #448]	@ (8006534 <HAL_DMA_IRQHandler+0xc9c>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d018      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a6e      	ldr	r2, [pc, #440]	@ (8006538 <HAL_DMA_IRQHandler+0xca0>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d013      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a6d      	ldr	r2, [pc, #436]	@ (800653c <HAL_DMA_IRQHandler+0xca4>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d00e      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a6b      	ldr	r2, [pc, #428]	@ (8006540 <HAL_DMA_IRQHandler+0xca8>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d009      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a6a      	ldr	r2, [pc, #424]	@ (8006544 <HAL_DMA_IRQHandler+0xcac>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d004      	beq.n	80063aa <HAL_DMA_IRQHandler+0xb12>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a68      	ldr	r2, [pc, #416]	@ (8006548 <HAL_DMA_IRQHandler+0xcb0>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d108      	bne.n	80063bc <HAL_DMA_IRQHandler+0xb24>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0208 	bic.w	r2, r2, #8
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	e007      	b.n	80063cc <HAL_DMA_IRQHandler+0xb34>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f022 0204 	bic.w	r2, r2, #4
 80063ca:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f000 8165 	beq.w	80066a0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80063de:	e15f      	b.n	80066a0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063e4:	f003 031f 	and.w	r3, r3, #31
 80063e8:	2202      	movs	r2, #2
 80063ea:	409a      	lsls	r2, r3
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	4013      	ands	r3, r2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 80c5 	beq.w	8006580 <HAL_DMA_IRQHandler+0xce8>
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 80bf 	beq.w	8006580 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006406:	f003 031f 	and.w	r3, r3, #31
 800640a:	2202      	movs	r2, #2
 800640c:	409a      	lsls	r2, r3
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006418:	2b00      	cmp	r3, #0
 800641a:	d018      	beq.n	800644e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d109      	bne.n	800643a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 813a 	beq.w	80066a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006438:	e134      	b.n	80066a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800643e:	2b00      	cmp	r3, #0
 8006440:	f000 8130 	beq.w	80066a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800644c:	e12a      	b.n	80066a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	f003 0320 	and.w	r3, r3, #32
 8006454:	2b00      	cmp	r3, #0
 8006456:	f040 8089 	bne.w	800656c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a2b      	ldr	r2, [pc, #172]	@ (800650c <HAL_DMA_IRQHandler+0xc74>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d04a      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a29      	ldr	r2, [pc, #164]	@ (8006510 <HAL_DMA_IRQHandler+0xc78>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d045      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a28      	ldr	r2, [pc, #160]	@ (8006514 <HAL_DMA_IRQHandler+0xc7c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d040      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a26      	ldr	r2, [pc, #152]	@ (8006518 <HAL_DMA_IRQHandler+0xc80>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d03b      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a25      	ldr	r2, [pc, #148]	@ (800651c <HAL_DMA_IRQHandler+0xc84>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d036      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a23      	ldr	r2, [pc, #140]	@ (8006520 <HAL_DMA_IRQHandler+0xc88>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d031      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a22      	ldr	r2, [pc, #136]	@ (8006524 <HAL_DMA_IRQHandler+0xc8c>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d02c      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a20      	ldr	r2, [pc, #128]	@ (8006528 <HAL_DMA_IRQHandler+0xc90>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d027      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a1f      	ldr	r2, [pc, #124]	@ (800652c <HAL_DMA_IRQHandler+0xc94>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d022      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006530 <HAL_DMA_IRQHandler+0xc98>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d01d      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006534 <HAL_DMA_IRQHandler+0xc9c>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d018      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a1a      	ldr	r2, [pc, #104]	@ (8006538 <HAL_DMA_IRQHandler+0xca0>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d013      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a19      	ldr	r2, [pc, #100]	@ (800653c <HAL_DMA_IRQHandler+0xca4>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d00e      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a17      	ldr	r2, [pc, #92]	@ (8006540 <HAL_DMA_IRQHandler+0xca8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d009      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a16      	ldr	r2, [pc, #88]	@ (8006544 <HAL_DMA_IRQHandler+0xcac>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d004      	beq.n	80064fa <HAL_DMA_IRQHandler+0xc62>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a14      	ldr	r2, [pc, #80]	@ (8006548 <HAL_DMA_IRQHandler+0xcb0>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d128      	bne.n	800654c <HAL_DMA_IRQHandler+0xcb4>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f022 0214 	bic.w	r2, r2, #20
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	e027      	b.n	800655c <HAL_DMA_IRQHandler+0xcc4>
 800650c:	40020010 	.word	0x40020010
 8006510:	40020028 	.word	0x40020028
 8006514:	40020040 	.word	0x40020040
 8006518:	40020058 	.word	0x40020058
 800651c:	40020070 	.word	0x40020070
 8006520:	40020088 	.word	0x40020088
 8006524:	400200a0 	.word	0x400200a0
 8006528:	400200b8 	.word	0x400200b8
 800652c:	40020410 	.word	0x40020410
 8006530:	40020428 	.word	0x40020428
 8006534:	40020440 	.word	0x40020440
 8006538:	40020458 	.word	0x40020458
 800653c:	40020470 	.word	0x40020470
 8006540:	40020488 	.word	0x40020488
 8006544:	400204a0 	.word	0x400204a0
 8006548:	400204b8 	.word	0x400204b8
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 020a 	bic.w	r2, r2, #10
 800655a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 8097 	beq.w	80066a4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800657e:	e091      	b.n	80066a4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006584:	f003 031f 	and.w	r3, r3, #31
 8006588:	2208      	movs	r2, #8
 800658a:	409a      	lsls	r2, r3
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	4013      	ands	r3, r2
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 8088 	beq.w	80066a6 <HAL_DMA_IRQHandler+0xe0e>
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b00      	cmp	r3, #0
 800659e:	f000 8082 	beq.w	80066a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a41      	ldr	r2, [pc, #260]	@ (80066ac <HAL_DMA_IRQHandler+0xe14>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d04a      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a3f      	ldr	r2, [pc, #252]	@ (80066b0 <HAL_DMA_IRQHandler+0xe18>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d045      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a3e      	ldr	r2, [pc, #248]	@ (80066b4 <HAL_DMA_IRQHandler+0xe1c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d040      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a3c      	ldr	r2, [pc, #240]	@ (80066b8 <HAL_DMA_IRQHandler+0xe20>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d03b      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a3b      	ldr	r2, [pc, #236]	@ (80066bc <HAL_DMA_IRQHandler+0xe24>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d036      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a39      	ldr	r2, [pc, #228]	@ (80066c0 <HAL_DMA_IRQHandler+0xe28>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d031      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a38      	ldr	r2, [pc, #224]	@ (80066c4 <HAL_DMA_IRQHandler+0xe2c>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d02c      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a36      	ldr	r2, [pc, #216]	@ (80066c8 <HAL_DMA_IRQHandler+0xe30>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d027      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a35      	ldr	r2, [pc, #212]	@ (80066cc <HAL_DMA_IRQHandler+0xe34>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d022      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a33      	ldr	r2, [pc, #204]	@ (80066d0 <HAL_DMA_IRQHandler+0xe38>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d01d      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a32      	ldr	r2, [pc, #200]	@ (80066d4 <HAL_DMA_IRQHandler+0xe3c>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d018      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a30      	ldr	r2, [pc, #192]	@ (80066d8 <HAL_DMA_IRQHandler+0xe40>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d013      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a2f      	ldr	r2, [pc, #188]	@ (80066dc <HAL_DMA_IRQHandler+0xe44>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d00e      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a2d      	ldr	r2, [pc, #180]	@ (80066e0 <HAL_DMA_IRQHandler+0xe48>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d009      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a2c      	ldr	r2, [pc, #176]	@ (80066e4 <HAL_DMA_IRQHandler+0xe4c>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d004      	beq.n	8006642 <HAL_DMA_IRQHandler+0xdaa>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a2a      	ldr	r2, [pc, #168]	@ (80066e8 <HAL_DMA_IRQHandler+0xe50>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d108      	bne.n	8006654 <HAL_DMA_IRQHandler+0xdbc>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 021c 	bic.w	r2, r2, #28
 8006650:	601a      	str	r2, [r3, #0]
 8006652:	e007      	b.n	8006664 <HAL_DMA_IRQHandler+0xdcc>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f022 020e 	bic.w	r2, r2, #14
 8006662:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006668:	f003 031f 	and.w	r3, r3, #31
 800666c:	2201      	movs	r2, #1
 800666e:	409a      	lsls	r2, r3
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800668e:	2b00      	cmp	r3, #0
 8006690:	d009      	beq.n	80066a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	4798      	blx	r3
 800669a:	e004      	b.n	80066a6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800669c:	bf00      	nop
 800669e:	e002      	b.n	80066a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066a0:	bf00      	nop
 80066a2:	e000      	b.n	80066a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066a4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80066a6:	3728      	adds	r7, #40	@ 0x28
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	40020010 	.word	0x40020010
 80066b0:	40020028 	.word	0x40020028
 80066b4:	40020040 	.word	0x40020040
 80066b8:	40020058 	.word	0x40020058
 80066bc:	40020070 	.word	0x40020070
 80066c0:	40020088 	.word	0x40020088
 80066c4:	400200a0 	.word	0x400200a0
 80066c8:	400200b8 	.word	0x400200b8
 80066cc:	40020410 	.word	0x40020410
 80066d0:	40020428 	.word	0x40020428
 80066d4:	40020440 	.word	0x40020440
 80066d8:	40020458 	.word	0x40020458
 80066dc:	40020470 	.word	0x40020470
 80066e0:	40020488 	.word	0x40020488
 80066e4:	400204a0 	.word	0x400204a0
 80066e8:	400204b8 	.word	0x400204b8

080066ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b087      	sub	sp, #28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
 80066f8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006704:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a7f      	ldr	r2, [pc, #508]	@ (8006908 <DMA_SetConfig+0x21c>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d072      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a7d      	ldr	r2, [pc, #500]	@ (800690c <DMA_SetConfig+0x220>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d06d      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a7c      	ldr	r2, [pc, #496]	@ (8006910 <DMA_SetConfig+0x224>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d068      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a7a      	ldr	r2, [pc, #488]	@ (8006914 <DMA_SetConfig+0x228>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d063      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a79      	ldr	r2, [pc, #484]	@ (8006918 <DMA_SetConfig+0x22c>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d05e      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a77      	ldr	r2, [pc, #476]	@ (800691c <DMA_SetConfig+0x230>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d059      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a76      	ldr	r2, [pc, #472]	@ (8006920 <DMA_SetConfig+0x234>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d054      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a74      	ldr	r2, [pc, #464]	@ (8006924 <DMA_SetConfig+0x238>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d04f      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a73      	ldr	r2, [pc, #460]	@ (8006928 <DMA_SetConfig+0x23c>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d04a      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a71      	ldr	r2, [pc, #452]	@ (800692c <DMA_SetConfig+0x240>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d045      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a70      	ldr	r2, [pc, #448]	@ (8006930 <DMA_SetConfig+0x244>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d040      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a6e      	ldr	r2, [pc, #440]	@ (8006934 <DMA_SetConfig+0x248>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d03b      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a6d      	ldr	r2, [pc, #436]	@ (8006938 <DMA_SetConfig+0x24c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d036      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a6b      	ldr	r2, [pc, #428]	@ (800693c <DMA_SetConfig+0x250>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d031      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a6a      	ldr	r2, [pc, #424]	@ (8006940 <DMA_SetConfig+0x254>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d02c      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a68      	ldr	r2, [pc, #416]	@ (8006944 <DMA_SetConfig+0x258>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d027      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a67      	ldr	r2, [pc, #412]	@ (8006948 <DMA_SetConfig+0x25c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d022      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a65      	ldr	r2, [pc, #404]	@ (800694c <DMA_SetConfig+0x260>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d01d      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a64      	ldr	r2, [pc, #400]	@ (8006950 <DMA_SetConfig+0x264>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d018      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a62      	ldr	r2, [pc, #392]	@ (8006954 <DMA_SetConfig+0x268>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d013      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a61      	ldr	r2, [pc, #388]	@ (8006958 <DMA_SetConfig+0x26c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00e      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a5f      	ldr	r2, [pc, #380]	@ (800695c <DMA_SetConfig+0x270>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d009      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a5e      	ldr	r2, [pc, #376]	@ (8006960 <DMA_SetConfig+0x274>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d004      	beq.n	80067f6 <DMA_SetConfig+0x10a>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a5c      	ldr	r2, [pc, #368]	@ (8006964 <DMA_SetConfig+0x278>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d101      	bne.n	80067fa <DMA_SetConfig+0x10e>
 80067f6:	2301      	movs	r3, #1
 80067f8:	e000      	b.n	80067fc <DMA_SetConfig+0x110>
 80067fa:	2300      	movs	r3, #0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00d      	beq.n	800681c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006808:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800680e:	2b00      	cmp	r3, #0
 8006810:	d004      	beq.n	800681c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800681a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a39      	ldr	r2, [pc, #228]	@ (8006908 <DMA_SetConfig+0x21c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d04a      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a38      	ldr	r2, [pc, #224]	@ (800690c <DMA_SetConfig+0x220>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d045      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a36      	ldr	r2, [pc, #216]	@ (8006910 <DMA_SetConfig+0x224>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d040      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a35      	ldr	r2, [pc, #212]	@ (8006914 <DMA_SetConfig+0x228>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d03b      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a33      	ldr	r2, [pc, #204]	@ (8006918 <DMA_SetConfig+0x22c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d036      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a32      	ldr	r2, [pc, #200]	@ (800691c <DMA_SetConfig+0x230>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d031      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a30      	ldr	r2, [pc, #192]	@ (8006920 <DMA_SetConfig+0x234>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d02c      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a2f      	ldr	r2, [pc, #188]	@ (8006924 <DMA_SetConfig+0x238>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d027      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a2d      	ldr	r2, [pc, #180]	@ (8006928 <DMA_SetConfig+0x23c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d022      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a2c      	ldr	r2, [pc, #176]	@ (800692c <DMA_SetConfig+0x240>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d01d      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a2a      	ldr	r2, [pc, #168]	@ (8006930 <DMA_SetConfig+0x244>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d018      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a29      	ldr	r2, [pc, #164]	@ (8006934 <DMA_SetConfig+0x248>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d013      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a27      	ldr	r2, [pc, #156]	@ (8006938 <DMA_SetConfig+0x24c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d00e      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a26      	ldr	r2, [pc, #152]	@ (800693c <DMA_SetConfig+0x250>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d009      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a24      	ldr	r2, [pc, #144]	@ (8006940 <DMA_SetConfig+0x254>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d004      	beq.n	80068bc <DMA_SetConfig+0x1d0>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a23      	ldr	r2, [pc, #140]	@ (8006944 <DMA_SetConfig+0x258>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d101      	bne.n	80068c0 <DMA_SetConfig+0x1d4>
 80068bc:	2301      	movs	r3, #1
 80068be:	e000      	b.n	80068c2 <DMA_SetConfig+0x1d6>
 80068c0:	2300      	movs	r3, #0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d059      	beq.n	800697a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ca:	f003 031f 	and.w	r3, r3, #31
 80068ce:	223f      	movs	r2, #63	@ 0x3f
 80068d0:	409a      	lsls	r2, r3
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80068e4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b40      	cmp	r3, #64	@ 0x40
 80068f4:	d138      	bne.n	8006968 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006906:	e086      	b.n	8006a16 <DMA_SetConfig+0x32a>
 8006908:	40020010 	.word	0x40020010
 800690c:	40020028 	.word	0x40020028
 8006910:	40020040 	.word	0x40020040
 8006914:	40020058 	.word	0x40020058
 8006918:	40020070 	.word	0x40020070
 800691c:	40020088 	.word	0x40020088
 8006920:	400200a0 	.word	0x400200a0
 8006924:	400200b8 	.word	0x400200b8
 8006928:	40020410 	.word	0x40020410
 800692c:	40020428 	.word	0x40020428
 8006930:	40020440 	.word	0x40020440
 8006934:	40020458 	.word	0x40020458
 8006938:	40020470 	.word	0x40020470
 800693c:	40020488 	.word	0x40020488
 8006940:	400204a0 	.word	0x400204a0
 8006944:	400204b8 	.word	0x400204b8
 8006948:	58025408 	.word	0x58025408
 800694c:	5802541c 	.word	0x5802541c
 8006950:	58025430 	.word	0x58025430
 8006954:	58025444 	.word	0x58025444
 8006958:	58025458 	.word	0x58025458
 800695c:	5802546c 	.word	0x5802546c
 8006960:	58025480 	.word	0x58025480
 8006964:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	60da      	str	r2, [r3, #12]
}
 8006978:	e04d      	b.n	8006a16 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a29      	ldr	r2, [pc, #164]	@ (8006a24 <DMA_SetConfig+0x338>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d022      	beq.n	80069ca <DMA_SetConfig+0x2de>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a27      	ldr	r2, [pc, #156]	@ (8006a28 <DMA_SetConfig+0x33c>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d01d      	beq.n	80069ca <DMA_SetConfig+0x2de>
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a26      	ldr	r2, [pc, #152]	@ (8006a2c <DMA_SetConfig+0x340>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d018      	beq.n	80069ca <DMA_SetConfig+0x2de>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a24      	ldr	r2, [pc, #144]	@ (8006a30 <DMA_SetConfig+0x344>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d013      	beq.n	80069ca <DMA_SetConfig+0x2de>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a23      	ldr	r2, [pc, #140]	@ (8006a34 <DMA_SetConfig+0x348>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d00e      	beq.n	80069ca <DMA_SetConfig+0x2de>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a21      	ldr	r2, [pc, #132]	@ (8006a38 <DMA_SetConfig+0x34c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d009      	beq.n	80069ca <DMA_SetConfig+0x2de>
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a20      	ldr	r2, [pc, #128]	@ (8006a3c <DMA_SetConfig+0x350>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d004      	beq.n	80069ca <DMA_SetConfig+0x2de>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a1e      	ldr	r2, [pc, #120]	@ (8006a40 <DMA_SetConfig+0x354>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d101      	bne.n	80069ce <DMA_SetConfig+0x2e2>
 80069ca:	2301      	movs	r3, #1
 80069cc:	e000      	b.n	80069d0 <DMA_SetConfig+0x2e4>
 80069ce:	2300      	movs	r3, #0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d020      	beq.n	8006a16 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069d8:	f003 031f 	and.w	r3, r3, #31
 80069dc:	2201      	movs	r2, #1
 80069de:	409a      	lsls	r2, r3
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	683a      	ldr	r2, [r7, #0]
 80069ea:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	2b40      	cmp	r3, #64	@ 0x40
 80069f2:	d108      	bne.n	8006a06 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	60da      	str	r2, [r3, #12]
}
 8006a04:	e007      	b.n	8006a16 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68ba      	ldr	r2, [r7, #8]
 8006a0c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	60da      	str	r2, [r3, #12]
}
 8006a16:	bf00      	nop
 8006a18:	371c      	adds	r7, #28
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop
 8006a24:	58025408 	.word	0x58025408
 8006a28:	5802541c 	.word	0x5802541c
 8006a2c:	58025430 	.word	0x58025430
 8006a30:	58025444 	.word	0x58025444
 8006a34:	58025458 	.word	0x58025458
 8006a38:	5802546c 	.word	0x5802546c
 8006a3c:	58025480 	.word	0x58025480
 8006a40:	58025494 	.word	0x58025494

08006a44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a42      	ldr	r2, [pc, #264]	@ (8006b5c <DMA_CalcBaseAndBitshift+0x118>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d04a      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a41      	ldr	r2, [pc, #260]	@ (8006b60 <DMA_CalcBaseAndBitshift+0x11c>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d045      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a3f      	ldr	r2, [pc, #252]	@ (8006b64 <DMA_CalcBaseAndBitshift+0x120>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d040      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a3e      	ldr	r2, [pc, #248]	@ (8006b68 <DMA_CalcBaseAndBitshift+0x124>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d03b      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a3c      	ldr	r2, [pc, #240]	@ (8006b6c <DMA_CalcBaseAndBitshift+0x128>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d036      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a3b      	ldr	r2, [pc, #236]	@ (8006b70 <DMA_CalcBaseAndBitshift+0x12c>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d031      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a39      	ldr	r2, [pc, #228]	@ (8006b74 <DMA_CalcBaseAndBitshift+0x130>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d02c      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a38      	ldr	r2, [pc, #224]	@ (8006b78 <DMA_CalcBaseAndBitshift+0x134>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d027      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a36      	ldr	r2, [pc, #216]	@ (8006b7c <DMA_CalcBaseAndBitshift+0x138>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d022      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a35      	ldr	r2, [pc, #212]	@ (8006b80 <DMA_CalcBaseAndBitshift+0x13c>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d01d      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a33      	ldr	r2, [pc, #204]	@ (8006b84 <DMA_CalcBaseAndBitshift+0x140>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d018      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a32      	ldr	r2, [pc, #200]	@ (8006b88 <DMA_CalcBaseAndBitshift+0x144>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d013      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a30      	ldr	r2, [pc, #192]	@ (8006b8c <DMA_CalcBaseAndBitshift+0x148>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00e      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8006b90 <DMA_CalcBaseAndBitshift+0x14c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d009      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a2d      	ldr	r2, [pc, #180]	@ (8006b94 <DMA_CalcBaseAndBitshift+0x150>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d004      	beq.n	8006aec <DMA_CalcBaseAndBitshift+0xa8>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8006b98 <DMA_CalcBaseAndBitshift+0x154>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d101      	bne.n	8006af0 <DMA_CalcBaseAndBitshift+0xac>
 8006aec:	2301      	movs	r3, #1
 8006aee:	e000      	b.n	8006af2 <DMA_CalcBaseAndBitshift+0xae>
 8006af0:	2300      	movs	r3, #0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d024      	beq.n	8006b40 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	3b10      	subs	r3, #16
 8006afe:	4a27      	ldr	r2, [pc, #156]	@ (8006b9c <DMA_CalcBaseAndBitshift+0x158>)
 8006b00:	fba2 2303 	umull	r2, r3, r2, r3
 8006b04:	091b      	lsrs	r3, r3, #4
 8006b06:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f003 0307 	and.w	r3, r3, #7
 8006b0e:	4a24      	ldr	r2, [pc, #144]	@ (8006ba0 <DMA_CalcBaseAndBitshift+0x15c>)
 8006b10:	5cd3      	ldrb	r3, [r2, r3]
 8006b12:	461a      	mov	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d908      	bls.n	8006b30 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	461a      	mov	r2, r3
 8006b24:	4b1f      	ldr	r3, [pc, #124]	@ (8006ba4 <DMA_CalcBaseAndBitshift+0x160>)
 8006b26:	4013      	ands	r3, r2
 8006b28:	1d1a      	adds	r2, r3, #4
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b2e:	e00d      	b.n	8006b4c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	461a      	mov	r2, r3
 8006b36:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba4 <DMA_CalcBaseAndBitshift+0x160>)
 8006b38:	4013      	ands	r3, r2
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b3e:	e005      	b.n	8006b4c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3714      	adds	r7, #20
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	40020010 	.word	0x40020010
 8006b60:	40020028 	.word	0x40020028
 8006b64:	40020040 	.word	0x40020040
 8006b68:	40020058 	.word	0x40020058
 8006b6c:	40020070 	.word	0x40020070
 8006b70:	40020088 	.word	0x40020088
 8006b74:	400200a0 	.word	0x400200a0
 8006b78:	400200b8 	.word	0x400200b8
 8006b7c:	40020410 	.word	0x40020410
 8006b80:	40020428 	.word	0x40020428
 8006b84:	40020440 	.word	0x40020440
 8006b88:	40020458 	.word	0x40020458
 8006b8c:	40020470 	.word	0x40020470
 8006b90:	40020488 	.word	0x40020488
 8006b94:	400204a0 	.word	0x400204a0
 8006b98:	400204b8 	.word	0x400204b8
 8006b9c:	aaaaaaab 	.word	0xaaaaaaab
 8006ba0:	08012a10 	.word	0x08012a10
 8006ba4:	fffffc00 	.word	0xfffffc00

08006ba8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d120      	bne.n	8006bfe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc0:	2b03      	cmp	r3, #3
 8006bc2:	d858      	bhi.n	8006c76 <DMA_CheckFifoParam+0xce>
 8006bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bcc <DMA_CheckFifoParam+0x24>)
 8006bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bca:	bf00      	nop
 8006bcc:	08006bdd 	.word	0x08006bdd
 8006bd0:	08006bef 	.word	0x08006bef
 8006bd4:	08006bdd 	.word	0x08006bdd
 8006bd8:	08006c77 	.word	0x08006c77
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d048      	beq.n	8006c7a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006bec:	e045      	b.n	8006c7a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006bf6:	d142      	bne.n	8006c7e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006bfc:	e03f      	b.n	8006c7e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c06:	d123      	bne.n	8006c50 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0c:	2b03      	cmp	r3, #3
 8006c0e:	d838      	bhi.n	8006c82 <DMA_CheckFifoParam+0xda>
 8006c10:	a201      	add	r2, pc, #4	@ (adr r2, 8006c18 <DMA_CheckFifoParam+0x70>)
 8006c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c16:	bf00      	nop
 8006c18:	08006c29 	.word	0x08006c29
 8006c1c:	08006c2f 	.word	0x08006c2f
 8006c20:	08006c29 	.word	0x08006c29
 8006c24:	08006c41 	.word	0x08006c41
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	73fb      	strb	r3, [r7, #15]
        break;
 8006c2c:	e030      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d025      	beq.n	8006c86 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c3e:	e022      	b.n	8006c86 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c44:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c48:	d11f      	bne.n	8006c8a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006c4e:	e01c      	b.n	8006c8a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d902      	bls.n	8006c5e <DMA_CheckFifoParam+0xb6>
 8006c58:	2b03      	cmp	r3, #3
 8006c5a:	d003      	beq.n	8006c64 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006c5c:	e018      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	73fb      	strb	r3, [r7, #15]
        break;
 8006c62:	e015      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00e      	beq.n	8006c8e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	73fb      	strb	r3, [r7, #15]
    break;
 8006c74:	e00b      	b.n	8006c8e <DMA_CheckFifoParam+0xe6>
        break;
 8006c76:	bf00      	nop
 8006c78:	e00a      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        break;
 8006c7a:	bf00      	nop
 8006c7c:	e008      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        break;
 8006c7e:	bf00      	nop
 8006c80:	e006      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        break;
 8006c82:	bf00      	nop
 8006c84:	e004      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        break;
 8006c86:	bf00      	nop
 8006c88:	e002      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
        break;
 8006c8a:	bf00      	nop
 8006c8c:	e000      	b.n	8006c90 <DMA_CheckFifoParam+0xe8>
    break;
 8006c8e:	bf00      	nop
    }
  }

  return status;
 8006c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3714      	adds	r7, #20
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop

08006ca0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a38      	ldr	r2, [pc, #224]	@ (8006d94 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d022      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a36      	ldr	r2, [pc, #216]	@ (8006d98 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d01d      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a35      	ldr	r2, [pc, #212]	@ (8006d9c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d018      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a33      	ldr	r2, [pc, #204]	@ (8006da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d013      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a32      	ldr	r2, [pc, #200]	@ (8006da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00e      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a30      	ldr	r2, [pc, #192]	@ (8006da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d009      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a2f      	ldr	r2, [pc, #188]	@ (8006dac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d004      	beq.n	8006cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8006db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d101      	bne.n	8006d02 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e000      	b.n	8006d04 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006d02:	2300      	movs	r3, #0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01a      	beq.n	8006d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	3b08      	subs	r3, #8
 8006d10:	4a28      	ldr	r2, [pc, #160]	@ (8006db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006d12:	fba2 2303 	umull	r2, r3, r2, r3
 8006d16:	091b      	lsrs	r3, r3, #4
 8006d18:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	4b26      	ldr	r3, [pc, #152]	@ (8006db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006d1e:	4413      	add	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	461a      	mov	r2, r3
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a24      	ldr	r2, [pc, #144]	@ (8006dbc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006d2c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f003 031f 	and.w	r3, r3, #31
 8006d34:	2201      	movs	r2, #1
 8006d36:	409a      	lsls	r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006d3c:	e024      	b.n	8006d88 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	3b10      	subs	r3, #16
 8006d46:	4a1e      	ldr	r2, [pc, #120]	@ (8006dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006d48:	fba2 2303 	umull	r2, r3, r2, r3
 8006d4c:	091b      	lsrs	r3, r3, #4
 8006d4e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d806      	bhi.n	8006d66 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8006dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d902      	bls.n	8006d66 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	3308      	adds	r3, #8
 8006d64:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	4b18      	ldr	r3, [pc, #96]	@ (8006dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006d6a:	4413      	add	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	461a      	mov	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a16      	ldr	r2, [pc, #88]	@ (8006dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006d78:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f003 031f 	and.w	r3, r3, #31
 8006d80:	2201      	movs	r2, #1
 8006d82:	409a      	lsls	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006d88:	bf00      	nop
 8006d8a:	3714      	adds	r7, #20
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr
 8006d94:	58025408 	.word	0x58025408
 8006d98:	5802541c 	.word	0x5802541c
 8006d9c:	58025430 	.word	0x58025430
 8006da0:	58025444 	.word	0x58025444
 8006da4:	58025458 	.word	0x58025458
 8006da8:	5802546c 	.word	0x5802546c
 8006dac:	58025480 	.word	0x58025480
 8006db0:	58025494 	.word	0x58025494
 8006db4:	cccccccd 	.word	0xcccccccd
 8006db8:	16009600 	.word	0x16009600
 8006dbc:	58025880 	.word	0x58025880
 8006dc0:	aaaaaaab 	.word	0xaaaaaaab
 8006dc4:	400204b8 	.word	0x400204b8
 8006dc8:	4002040f 	.word	0x4002040f
 8006dcc:	10008200 	.word	0x10008200
 8006dd0:	40020880 	.word	0x40020880

08006dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d04a      	beq.n	8006e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2b08      	cmp	r3, #8
 8006dee:	d847      	bhi.n	8006e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a25      	ldr	r2, [pc, #148]	@ (8006e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d022      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a24      	ldr	r2, [pc, #144]	@ (8006e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d01d      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a22      	ldr	r2, [pc, #136]	@ (8006e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d018      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a21      	ldr	r2, [pc, #132]	@ (8006e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d013      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d00e      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d009      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d004      	beq.n	8006e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d101      	bne.n	8006e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006e40:	2301      	movs	r3, #1
 8006e42:	e000      	b.n	8006e46 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006e44:	2300      	movs	r3, #0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00a      	beq.n	8006e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	4b17      	ldr	r3, [pc, #92]	@ (8006eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006e4e:	4413      	add	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	461a      	mov	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a15      	ldr	r2, [pc, #84]	@ (8006eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006e5c:	671a      	str	r2, [r3, #112]	@ 0x70
 8006e5e:	e009      	b.n	8006e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4b14      	ldr	r3, [pc, #80]	@ (8006eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006e64:	4413      	add	r3, r2
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	461a      	mov	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a11      	ldr	r2, [pc, #68]	@ (8006eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006e72:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	3b01      	subs	r3, #1
 8006e78:	2201      	movs	r2, #1
 8006e7a:	409a      	lsls	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006e80:	bf00      	nop
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	58025408 	.word	0x58025408
 8006e90:	5802541c 	.word	0x5802541c
 8006e94:	58025430 	.word	0x58025430
 8006e98:	58025444 	.word	0x58025444
 8006e9c:	58025458 	.word	0x58025458
 8006ea0:	5802546c 	.word	0x5802546c
 8006ea4:	58025480 	.word	0x58025480
 8006ea8:	58025494 	.word	0x58025494
 8006eac:	1600963f 	.word	0x1600963f
 8006eb0:	58025940 	.word	0x58025940
 8006eb4:	1000823f 	.word	0x1000823f
 8006eb8:	40020940 	.word	0x40020940

08006ebc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b098      	sub	sp, #96	@ 0x60
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8006ec4:	4a84      	ldr	r2, [pc, #528]	@ (80070d8 <HAL_FDCAN_Init+0x21c>)
 8006ec6:	f107 030c 	add.w	r3, r7, #12
 8006eca:	4611      	mov	r1, r2
 8006ecc:	224c      	movs	r2, #76	@ 0x4c
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f00a ff54 	bl	8011d7c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e1c6      	b.n	800726c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a7e      	ldr	r2, [pc, #504]	@ (80070dc <HAL_FDCAN_Init+0x220>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d106      	bne.n	8006ef6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d106      	bne.n	8006f10 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f7fb f8ae 	bl	800206c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	699a      	ldr	r2, [r3, #24]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f022 0210 	bic.w	r2, r2, #16
 8006f1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f20:	f7fb fd1a 	bl	8002958 <HAL_GetTick>
 8006f24:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006f26:	e014      	b.n	8006f52 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006f28:	f7fb fd16 	bl	8002958 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b0a      	cmp	r3, #10
 8006f34:	d90d      	bls.n	8006f52 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f3c:	f043 0201 	orr.w	r2, r3, #1
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2203      	movs	r2, #3
 8006f4a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e18c      	b.n	800726c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	f003 0308 	and.w	r3, r3, #8
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	d0e3      	beq.n	8006f28 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	699a      	ldr	r2, [r3, #24]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f042 0201 	orr.w	r2, r2, #1
 8006f6e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f70:	f7fb fcf2 	bl	8002958 <HAL_GetTick>
 8006f74:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006f76:	e014      	b.n	8006fa2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006f78:	f7fb fcee 	bl	8002958 <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	2b0a      	cmp	r3, #10
 8006f84:	d90d      	bls.n	8006fa2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f8c:	f043 0201 	orr.w	r2, r3, #1
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2203      	movs	r2, #3
 8006f9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e164      	b.n	800726c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d0e3      	beq.n	8006f78 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	699a      	ldr	r2, [r3, #24]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0202 	orr.w	r2, r2, #2
 8006fbe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	7c1b      	ldrb	r3, [r3, #16]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d108      	bne.n	8006fda <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699a      	ldr	r2, [r3, #24]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fd6:	619a      	str	r2, [r3, #24]
 8006fd8:	e007      	b.n	8006fea <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	699a      	ldr	r2, [r3, #24]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fe8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	7c5b      	ldrb	r3, [r3, #17]
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d108      	bne.n	8007004 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	699a      	ldr	r2, [r3, #24]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007000:	619a      	str	r2, [r3, #24]
 8007002:	e007      	b.n	8007014 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	699a      	ldr	r2, [r3, #24]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007012:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	7c9b      	ldrb	r3, [r3, #18]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d108      	bne.n	800702e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	699a      	ldr	r2, [r3, #24]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800702a:	619a      	str	r2, [r3, #24]
 800702c:	e007      	b.n	800703e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	699a      	ldr	r2, [r3, #24]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800703c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	699a      	ldr	r2, [r3, #24]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007062:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 0210 	bic.w	r2, r2, #16
 8007072:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d108      	bne.n	800708e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	699a      	ldr	r2, [r3, #24]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f042 0204 	orr.w	r2, r2, #4
 800708a:	619a      	str	r2, [r3, #24]
 800708c:	e030      	b.n	80070f0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d02c      	beq.n	80070f0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d020      	beq.n	80070e0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	699a      	ldr	r2, [r3, #24]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80070ac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	691a      	ldr	r2, [r3, #16]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f042 0210 	orr.w	r2, r2, #16
 80070bc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	2b03      	cmp	r3, #3
 80070c4:	d114      	bne.n	80070f0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	699a      	ldr	r2, [r3, #24]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f042 0220 	orr.w	r2, r2, #32
 80070d4:	619a      	str	r2, [r3, #24]
 80070d6:	e00b      	b.n	80070f0 <HAL_FDCAN_Init+0x234>
 80070d8:	080129b4 	.word	0x080129b4
 80070dc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	699a      	ldr	r2, [r3, #24]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0220 	orr.w	r2, r2, #32
 80070ee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	3b01      	subs	r3, #1
 80070f6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	69db      	ldr	r3, [r3, #28]
 80070fc:	3b01      	subs	r3, #1
 80070fe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007100:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007108:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	3b01      	subs	r3, #1
 8007112:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007118:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800711a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007124:	d115      	bne.n	8007152 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800712a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007130:	3b01      	subs	r3, #1
 8007132:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007134:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800713a:	3b01      	subs	r3, #1
 800713c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800713e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007146:	3b01      	subs	r3, #1
 8007148:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800714e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007150:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007178:	4413      	add	r3, r2
 800717a:	2b00      	cmp	r3, #0
 800717c:	d011      	beq.n	80071a2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007186:	f023 0107 	bic.w	r1, r3, #7
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	3360      	adds	r3, #96	@ 0x60
 8007192:	443b      	add	r3, r7
 8007194:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	430a      	orrs	r2, r1
 800719e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d011      	beq.n	80071ce <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80071b2:	f023 0107 	bic.w	r1, r3, #7
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	3360      	adds	r3, #96	@ 0x60
 80071be:	443b      	add	r3, r7
 80071c0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	430a      	orrs	r2, r1
 80071ca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d012      	beq.n	80071fc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80071de:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	3360      	adds	r3, #96	@ 0x60
 80071ea:	443b      	add	r3, r7
 80071ec:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80071f0:	011a      	lsls	r2, r3, #4
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	430a      	orrs	r2, r1
 80071f8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007200:	2b00      	cmp	r3, #0
 8007202:	d012      	beq.n	800722a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800720c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	3360      	adds	r3, #96	@ 0x60
 8007218:	443b      	add	r3, r7
 800721a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800721e:	021a      	lsls	r2, r3, #8
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	430a      	orrs	r2, r1
 8007226:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a11      	ldr	r2, [pc, #68]	@ (8007274 <HAL_FDCAN_Init+0x3b8>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d107      	bne.n	8007244 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f022 0203 	bic.w	r2, r2, #3
 8007242:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 fe35 	bl	8007ecc <FDCAN_CalcultateRamBlockAddresses>
 8007262:	4603      	mov	r3, r0
 8007264:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007268:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800726c:	4618      	mov	r0, r3
 800726e:	3760      	adds	r7, #96	@ 0x60
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	4000a000 	.word	0x4000a000

08007278 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007288:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800728a:	7bfb      	ldrb	r3, [r7, #15]
 800728c:	2b01      	cmp	r3, #1
 800728e:	d002      	beq.n	8007296 <HAL_FDCAN_ConfigFilter+0x1e>
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	2b02      	cmp	r3, #2
 8007294:	d157      	bne.n	8007346 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d12b      	bne.n	80072f6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	2b07      	cmp	r3, #7
 80072a4:	d10d      	bne.n	80072c2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	69db      	ldr	r3, [r3, #28]
 80072b0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80072b2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80072b8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80072ba:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80072be:	617b      	str	r3, [r7, #20]
 80072c0:	e00e      	b.n	80072e0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80072ce:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80072d6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80072dc:	4313      	orrs	r3, r2
 80072de:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	697a      	ldr	r2, [r7, #20]
 80072f2:	601a      	str	r2, [r3, #0]
 80072f4:	e025      	b.n	8007342 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	075a      	lsls	r2, r3, #29
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	4313      	orrs	r3, r2
 8007302:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	2b07      	cmp	r3, #7
 800730a:	d103      	bne.n	8007314 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	699b      	ldr	r3, [r3, #24]
 8007310:	613b      	str	r3, [r7, #16]
 8007312:	e006      	b.n	8007322 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	079a      	lsls	r2, r3, #30
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	4313      	orrs	r3, r2
 8007320:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	00db      	lsls	r3, r3, #3
 800732c:	4413      	add	r3, r2
 800732e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	3304      	adds	r3, #4
 800733a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	693a      	ldr	r2, [r7, #16]
 8007340:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007342:	2300      	movs	r3, #0
 8007344:	e008      	b.n	8007358 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800734c:	f043 0202 	orr.w	r2, r3, #2
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
  }
}
 8007358:	4618      	mov	r0, r3
 800735a:	371c      	adds	r7, #28
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	d111      	bne.n	800739c <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2202      	movs	r2, #2
 800737c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	699a      	ldr	r2, [r3, #24]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f022 0201 	bic.w	r2, r2, #1
 800738e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8007398:	2300      	movs	r3, #0
 800739a:	e008      	b.n	80073ae <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073a2:	f043 0204 	orr.w	r2, r3, #4
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
  }
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	370c      	adds	r7, #12
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr

080073ba <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b086      	sub	sp, #24
 80073be:	af00      	add	r7, sp, #0
 80073c0:	60f8      	str	r0, [r7, #12]
 80073c2:	60b9      	str	r1, [r7, #8]
 80073c4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d141      	bne.n	8007456 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80073da:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d109      	bne.n	80073f6 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073e8:	f043 0220 	orr.w	r2, r3, #32
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e038      	b.n	8007468 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80073fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d009      	beq.n	800741a <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800740c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e026      	b.n	8007468 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007422:	0c1b      	lsrs	r3, r3, #16
 8007424:	f003 031f 	and.w	r3, r3, #31
 8007428:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	68b9      	ldr	r1, [r7, #8]
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f000 fed1 	bl	80081d8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2101      	movs	r1, #1
 800743c:	697a      	ldr	r2, [r7, #20]
 800743e:	fa01 f202 	lsl.w	r2, r1, r2
 8007442:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007446:	2201      	movs	r2, #1
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	409a      	lsls	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	e008      	b.n	8007468 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800745c:	f043 0208 	orr.w	r2, r3, #8
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
  }
}
 8007468:	4618      	mov	r0, r3
 800746a:	3718      	adds	r7, #24
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007470:	b480      	push	{r7}
 8007472:	b08b      	sub	sp, #44	@ 0x2c
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
 800747c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800747e:	2300      	movs	r3, #0
 8007480:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007488:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800748a:	7efb      	ldrb	r3, [r7, #27]
 800748c:	2b02      	cmp	r3, #2
 800748e:	f040 8149 	bne.w	8007724 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	2b40      	cmp	r3, #64	@ 0x40
 8007496:	d14c      	bne.n	8007532 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074a0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d109      	bne.n	80074bc <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074ae:	f043 0220 	orr.w	r2, r3, #32
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e13c      	b.n	8007736 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d109      	bne.n	80074e0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e12a      	b.n	8007736 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074e8:	0e1b      	lsrs	r3, r3, #24
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d10a      	bne.n	8007508 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074fa:	0fdb      	lsrs	r3, r3, #31
 80074fc:	f003 0301 	and.w	r3, r3, #1
 8007500:	2b01      	cmp	r3, #1
 8007502:	d101      	bne.n	8007508 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007504:	2301      	movs	r3, #1
 8007506:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007510:	0a1b      	lsrs	r3, r3, #8
 8007512:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007516:	69fa      	ldr	r2, [r7, #28]
 8007518:	4413      	add	r3, r2
 800751a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007524:	69f9      	ldr	r1, [r7, #28]
 8007526:	fb01 f303 	mul.w	r3, r1, r3
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4413      	add	r3, r2
 800752e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007530:	e068      	b.n	8007604 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	2b41      	cmp	r3, #65	@ 0x41
 8007536:	d14c      	bne.n	80075d2 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007540:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007544:	2b00      	cmp	r3, #0
 8007546:	d109      	bne.n	800755c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800754e:	f043 0220 	orr.w	r2, r3, #32
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e0ec      	b.n	8007736 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007564:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007568:	2b00      	cmp	r3, #0
 800756a:	d109      	bne.n	8007580 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007572:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e0da      	b.n	8007736 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007588:	0e1b      	lsrs	r3, r3, #24
 800758a:	f003 0301 	and.w	r3, r3, #1
 800758e:	2b01      	cmp	r3, #1
 8007590:	d10a      	bne.n	80075a8 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800759a:	0fdb      	lsrs	r3, r3, #31
 800759c:	f003 0301 	and.w	r3, r3, #1
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d101      	bne.n	80075a8 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80075a4:	2301      	movs	r3, #1
 80075a6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80075b0:	0a1b      	lsrs	r3, r3, #8
 80075b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075b6:	69fa      	ldr	r2, [r7, #28]
 80075b8:	4413      	add	r3, r2
 80075ba:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075c4:	69f9      	ldr	r1, [r7, #28]
 80075c6:	fb01 f303 	mul.w	r3, r1, r3
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4413      	add	r3, r2
 80075ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80075d0:	e018      	b.n	8007604 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d309      	bcc.n	80075f0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075e2:	f043 0220 	orr.w	r2, r3, #32
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e0a2      	b.n	8007736 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	fb01 f303 	mul.w	r3, r1, r3
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4413      	add	r3, r2
 8007602:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d107      	bne.n	8007628 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	0c9b      	lsrs	r3, r3, #18
 800761e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	e005      	b.n	8007634 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800764c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764e:	3304      	adds	r3, #4
 8007650:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	b29a      	uxth	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800765c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	0c1b      	lsrs	r3, r3, #16
 8007662:	f003 020f 	and.w	r2, r3, #15
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800766a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	0e1b      	lsrs	r3, r3, #24
 8007688:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	0fda      	lsrs	r2, r3, #31
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800769a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769c:	3304      	adds	r3, #4
 800769e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80076a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a2:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80076a4:	2300      	movs	r3, #0
 80076a6:	623b      	str	r3, [r7, #32]
 80076a8:	e00a      	b.n	80076c0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	6a3b      	ldr	r3, [r7, #32]
 80076ae:	441a      	add	r2, r3
 80076b0:	6839      	ldr	r1, [r7, #0]
 80076b2:	6a3b      	ldr	r3, [r7, #32]
 80076b4:	440b      	add	r3, r1
 80076b6:	7812      	ldrb	r2, [r2, #0]
 80076b8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80076ba:	6a3b      	ldr	r3, [r7, #32]
 80076bc:	3301      	adds	r3, #1
 80076be:	623b      	str	r3, [r7, #32]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007744 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80076c6:	5cd3      	ldrb	r3, [r2, r3]
 80076c8:	461a      	mov	r2, r3
 80076ca:	6a3b      	ldr	r3, [r7, #32]
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d3ec      	bcc.n	80076aa <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	2b40      	cmp	r3, #64	@ 0x40
 80076d4:	d105      	bne.n	80076e2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	69fa      	ldr	r2, [r7, #28]
 80076dc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80076e0:	e01e      	b.n	8007720 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	2b41      	cmp	r3, #65	@ 0x41
 80076e6:	d105      	bne.n	80076f4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	69fa      	ldr	r2, [r7, #28]
 80076ee:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80076f2:	e015      	b.n	8007720 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	2b1f      	cmp	r3, #31
 80076f8:	d808      	bhi.n	800770c <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2101      	movs	r1, #1
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	fa01 f202 	lsl.w	r2, r1, r2
 8007706:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800770a:	e009      	b.n	8007720 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	f003 021f 	and.w	r2, r3, #31
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2101      	movs	r1, #1
 8007718:	fa01 f202 	lsl.w	r2, r1, r2
 800771c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8007720:	2300      	movs	r3, #0
 8007722:	e008      	b.n	8007736 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800772a:	f043 0208 	orr.w	r2, r3, #8
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
  }
}
 8007736:	4618      	mov	r0, r3
 8007738:	372c      	adds	r7, #44	@ 0x2c
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	08012a18 	.word	0x08012a18

08007748 <HAL_FDCAN_GetProtocolStatus>:
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(const FDCAN_HandleTypeDef *hfdcan,
                                              FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007758:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f003 0207 	and.w	r2, r3, #7
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	0a1b      	lsrs	r3, r3, #8
 8007768:	f003 0207 	and.w	r2, r3, #7
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f003 0218 	and.w	r2, r3, #24
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	095b      	lsrs	r3, r3, #5
 800777e:	f003 0201 	and.w	r2, r3, #1
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	099b      	lsrs	r3, r3, #6
 800778a:	f003 0201 	and.w	r2, r3, #1
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	09db      	lsrs	r3, r3, #7
 8007796:	f003 0201 	and.w	r2, r3, #1
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	0adb      	lsrs	r3, r3, #11
 80077a2:	f003 0201 	and.w	r2, r3, #1
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	0b1b      	lsrs	r3, r3, #12
 80077ae:	f003 0201 	and.w	r2, r3, #1
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	0b5b      	lsrs	r3, r3, #13
 80077ba:	f003 0201 	and.w	r2, r3, #1
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	0b9b      	lsrs	r3, r3, #14
 80077c6:	f003 0201 	and.w	r2, r3, #1
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	625a      	str	r2, [r3, #36]	@ 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	0c1b      	lsrs	r3, r3, #16
 80077d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Return function status */
  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3714      	adds	r7, #20
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b087      	sub	sp, #28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80077fa:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80077fc:	7dfb      	ldrb	r3, [r7, #23]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d002      	beq.n	8007808 <HAL_FDCAN_ActivateNotification+0x20>
 8007802:	7dfb      	ldrb	r3, [r7, #23]
 8007804:	2b02      	cmp	r3, #2
 8007806:	d155      	bne.n	80078b4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	4013      	ands	r3, r2
 8007812:	2b00      	cmp	r3, #0
 8007814:	d108      	bne.n	8007828 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f042 0201 	orr.w	r2, r2, #1
 8007824:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007826:	e014      	b.n	8007852 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	4013      	ands	r3, r2
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	429a      	cmp	r2, r3
 8007836:	d108      	bne.n	800784a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0202 	orr.w	r2, r2, #2
 8007846:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007848:	e003      	b.n	8007852 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2203      	movs	r2, #3
 8007850:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007858:	2b00      	cmp	r3, #0
 800785a:	d009      	beq.n	8007870 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	430a      	orrs	r2, r1
 800786c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007876:	2b00      	cmp	r3, #0
 8007878:	d009      	beq.n	800788e <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	430a      	orrs	r2, r1
 800788a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007894:	68ba      	ldr	r2, [r7, #8]
 8007896:	4b0f      	ldr	r3, [pc, #60]	@ (80078d4 <HAL_FDCAN_ActivateNotification+0xec>)
 8007898:	4013      	ands	r3, r2
 800789a:	68fa      	ldr	r2, [r7, #12]
 800789c:	6812      	ldr	r2, [r2, #0]
 800789e:	430b      	orrs	r3, r1
 80078a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80078a2:	4b0d      	ldr	r3, [pc, #52]	@ (80078d8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80078a4:	695a      	ldr	r2, [r3, #20]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	0f9b      	lsrs	r3, r3, #30
 80078aa:	490b      	ldr	r1, [pc, #44]	@ (80078d8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80078ac:	4313      	orrs	r3, r2
 80078ae:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80078b0:	2300      	movs	r3, #0
 80078b2:	e008      	b.n	80078c6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80078ba:	f043 0202 	orr.w	r2, r3, #2
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
  }
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	371c      	adds	r7, #28
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	3fcfffff 	.word	0x3fcfffff
 80078d8:	4000a800 	.word	0x4000a800

080078dc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b096      	sub	sp, #88	@ 0x58
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80078e4:	4b95      	ldr	r3, [pc, #596]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 80078e6:	691b      	ldr	r3, [r3, #16]
 80078e8:	079b      	lsls	r3, r3, #30
 80078ea:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80078ec:	4b93      	ldr	r3, [pc, #588]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	079b      	lsls	r3, r3, #30
 80078f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80078f4:	4013      	ands	r3, r2
 80078f6:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078fe:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007902:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800790a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800790c:	4013      	ands	r3, r2
 800790e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007916:	f003 030f 	and.w	r3, r3, #15
 800791a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007922:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007924:	4013      	ands	r3, r2
 8007926:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800792e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007932:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800793a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800793c:	4013      	ands	r3, r2
 800793e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007946:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800794a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007952:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007954:	4013      	ands	r3, r2
 8007956:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800795e:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8007962:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800796a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800796c:	4013      	ands	r3, r2
 800796e:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800797e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8007980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00f      	beq.n	80079aa <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800798a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800798c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007990:	2b00      	cmp	r3, #0
 8007992:	d00a      	beq.n	80079aa <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800799c:	651a      	str	r2, [r3, #80]	@ 0x50
 800799e:	4b67      	ldr	r3, [pc, #412]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 80079a0:	2200      	movs	r2, #0
 80079a2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 fa44 	bl	8007e32 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80079aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d01c      	beq.n	80079ee <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80079b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d017      	beq.n	80079ee <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80079c6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80079d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079d2:	4013      	ands	r3, r2
 80079d4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80079de:	651a      	str	r2, [r3, #80]	@ 0x50
 80079e0:	4b56      	ldr	r3, [pc, #344]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80079e6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 f9f9 	bl	8007de0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80079ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00d      	beq.n	8007a10 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079fa:	4b51      	ldr	r3, [pc, #324]	@ (8007b40 <HAL_FDCAN_IRQHandler+0x264>)
 80079fc:	400b      	ands	r3, r1
 80079fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a00:	4a4e      	ldr	r2, [pc, #312]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a04:	0f9b      	lsrs	r3, r3, #30
 8007a06:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8007a08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f9b2 	bl	8007d74 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007a10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00d      	beq.n	8007a32 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a1c:	4b48      	ldr	r3, [pc, #288]	@ (8007b40 <HAL_FDCAN_IRQHandler+0x264>)
 8007a1e:	400b      	ands	r3, r1
 8007a20:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a22:	4a46      	ldr	r2, [pc, #280]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007a24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a26:	0f9b      	lsrs	r3, r3, #30
 8007a28:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007a2a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f9ac 	bl	8007d8a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8007a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d00d      	beq.n	8007a54 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007a3e:	4b40      	ldr	r3, [pc, #256]	@ (8007b40 <HAL_FDCAN_IRQHandler+0x264>)
 8007a40:	400b      	ands	r3, r1
 8007a42:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a44:	4a3d      	ldr	r2, [pc, #244]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007a46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a48:	0f9b      	lsrs	r3, r3, #30
 8007a4a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007a4c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f7f9 fdac 	bl	80015ac <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007a54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00d      	beq.n	8007a76 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007a60:	4b37      	ldr	r3, [pc, #220]	@ (8007b40 <HAL_FDCAN_IRQHandler+0x264>)
 8007a62:	400b      	ands	r3, r1
 8007a64:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a66:	4a35      	ldr	r2, [pc, #212]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007a68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a6a:	0f9b      	lsrs	r3, r3, #30
 8007a6c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007a6e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 f995 	bl	8007da0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8007a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00f      	beq.n	8007aa0 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8007a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a92:	651a      	str	r2, [r3, #80]	@ 0x50
 8007a94:	4b29      	ldr	r3, [pc, #164]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007a96:	2200      	movs	r2, #0
 8007a98:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f98b 	bl	8007db6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8007aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aa2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d01c      	beq.n	8007ae4 <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8007aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d017      	beq.n	8007ae4 <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007abc:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ac8:	4013      	ands	r3, r2
 8007aca:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ad4:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ad6:	4b19      	ldr	r3, [pc, #100]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007adc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f973 	bl	8007dca <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00f      	beq.n	8007b0e <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d00a      	beq.n	8007b0e <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007b00:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b02:	4b0e      	ldr	r3, [pc, #56]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007b04:	2200      	movs	r2, #0
 8007b06:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 f974 	bl	8007df6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8007b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d015      	beq.n	8007b44 <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8007b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d010      	beq.n	8007b44 <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007b2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b2c:	4b03      	ldr	r3, [pc, #12]	@ (8007b3c <HAL_FDCAN_IRQHandler+0x260>)
 8007b2e:	2200      	movs	r2, #0
 8007b30:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 f969 	bl	8007e0a <HAL_FDCAN_TimestampWraparoundCallback>
 8007b38:	e004      	b.n	8007b44 <HAL_FDCAN_IRQHandler+0x268>
 8007b3a:	bf00      	nop
 8007b3c:	4000a800 	.word	0x4000a800
 8007b40:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8007b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d00f      	beq.n	8007b6e <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8007b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00a      	beq.n	8007b6e <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007b60:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b62:	4b81      	ldr	r3, [pc, #516]	@ (8007d68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 f958 	bl	8007e1e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8007b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d014      	beq.n	8007ba2 <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8007b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00f      	beq.n	8007ba2 <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007b8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b8c:	4b76      	ldr	r3, [pc, #472]	@ (8007d68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007b8e:	2200      	movs	r2, #0
 8007b90:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b98:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00d      	beq.n	8007bc4 <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bae:	4b6f      	ldr	r3, [pc, #444]	@ (8007d6c <HAL_FDCAN_IRQHandler+0x490>)
 8007bb0:	400b      	ands	r3, r1
 8007bb2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007bb4:	4a6c      	ldr	r2, [pc, #432]	@ (8007d68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bb8:	0f9b      	lsrs	r3, r3, #30
 8007bba:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007bbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f94b 	bl	8007e5a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d011      	beq.n	8007bee <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007bd0:	4b66      	ldr	r3, [pc, #408]	@ (8007d6c <HAL_FDCAN_IRQHandler+0x490>)
 8007bd2:	400b      	ands	r3, r1
 8007bd4:	6513      	str	r3, [r2, #80]	@ 0x50
 8007bd6:	4a64      	ldr	r2, [pc, #400]	@ (8007d68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bda:	0f9b      	lsrs	r3, r3, #30
 8007bdc:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007be4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007be6:	431a      	orrs	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a5f      	ldr	r2, [pc, #380]	@ (8007d70 <HAL_FDCAN_IRQHandler+0x494>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	f040 80aa 	bne.w	8007d4e <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	f003 0303 	and.w	r3, r3, #3
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f000 80a2 	beq.w	8007d4e <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	6a1b      	ldr	r3, [r3, #32]
 8007c10:	f003 030f 	and.w	r3, r3, #15
 8007c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c1e:	4013      	ands	r3, r2
 8007c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c36:	4013      	ands	r3, r2
 8007c38:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	6a1b      	ldr	r3, [r3, #32]
 8007c40:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8007c44:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c4e:	4013      	ands	r3, r2
 8007c50:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	6a1b      	ldr	r3, [r3, #32]
 8007c58:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8007c5c:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c64:	6a3a      	ldr	r2, [r7, #32]
 8007c66:	4013      	ands	r3, r2
 8007c68:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8007c74:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7c:	69fa      	ldr	r2, [r7, #28]
 8007c7e:	4013      	ands	r3, r2
 8007c80:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c88:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	6a1b      	ldr	r3, [r3, #32]
 8007c90:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8007c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d007      	beq.n	8007ca8 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c9e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8007ca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 f8e4 	bl	8007e70 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8007ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d007      	beq.n	8007cbe <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cb4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8007cb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 f8e4 	bl	8007e86 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d019      	beq.n	8007cfc <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d014      	beq.n	8007cfc <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cd8:	0c1b      	lsrs	r3, r3, #16
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ce8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	2240      	movs	r2, #64	@ 0x40
 8007cf0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	6939      	ldr	r1, [r7, #16]
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 f8d0 	bl	8007e9c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d007      	beq.n	8007d12 <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d08:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8007d0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 f8d1 	bl	8007eb4 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8007d12:	6a3b      	ldr	r3, [r7, #32]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d00b      	beq.n	8007d30 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	6a3a      	ldr	r2, [r7, #32]
 8007d1e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	431a      	orrs	r2, r3
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00b      	beq.n	8007d4e <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	69fa      	ldr	r2, [r7, #28]
 8007d3c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	431a      	orrs	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d002      	beq.n	8007d5e <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 f874 	bl	8007e46 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007d5e:	bf00      	nop
 8007d60:	3758      	adds	r7, #88	@ 0x58
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	4000a800 	.word	0x4000a800
 8007d6c:	3fcfffff 	.word	0x3fcfffff
 8007d70:	4000a000 	.word	0x4000a000

08007d74 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8007d7e:	bf00      	nop
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8007d8a:	b480      	push	{r7}
 8007d8c:	b083      	sub	sp, #12
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
 8007d92:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007daa:	bf00      	nop
 8007dac:	370c      	adds	r7, #12
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr

08007db6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007db6:	b480      	push	{r7}
 8007db8:	b083      	sub	sp, #12
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007dbe:	bf00      	nop
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b083      	sub	sp, #12
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007dd4:	bf00      	nop
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007dea:	bf00      	nop
 8007dec:	370c      	adds	r7, #12
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr

08007df6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007df6:	b480      	push	{r7}
 8007df8:	b083      	sub	sp, #12
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8007dfe:	bf00      	nop
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr

08007e0a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b083      	sub	sp, #12
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8007e12:	bf00      	nop
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b083      	sub	sp, #12
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8007e26:	bf00      	nop
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr

08007e32 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b083      	sub	sp, #12
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8007e3a:	bf00      	nop
 8007e3c:	370c      	adds	r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr

08007e46 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b083      	sub	sp, #12
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8007e4e:	bf00      	nop
 8007e50:	370c      	adds	r7, #12
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr

08007e5a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8007e5a:	b480      	push	{r7}
 8007e5c:	b083      	sub	sp, #12
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
 8007e62:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8007e64:	bf00      	nop
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8007e7a:	bf00      	nop
 8007e7c:	370c      	adds	r7, #12
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr

08007e86 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8007e86:	b480      	push	{r7}
 8007e88:	b083      	sub	sp, #12
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
 8007e8e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8007ea8:	bf00      	nop
 8007eaa:	3714      	adds	r7, #20
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8007ebe:	bf00      	nop
 8007ec0:	370c      	adds	r7, #12
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
	...

08007ecc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ed8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007ee2:	4ba7      	ldr	r3, [pc, #668]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	68ba      	ldr	r2, [r7, #8]
 8007ee8:	0091      	lsls	r1, r2, #2
 8007eea:	687a      	ldr	r2, [r7, #4]
 8007eec:	6812      	ldr	r2, [r2, #0]
 8007eee:	430b      	orrs	r3, r1
 8007ef0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007efc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f04:	041a      	lsls	r2, r3, #16
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f14:	68ba      	ldr	r2, [r7, #8]
 8007f16:	4413      	add	r3, r2
 8007f18:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007f22:	4b97      	ldr	r3, [pc, #604]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007f24:	4013      	ands	r3, r2
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	0091      	lsls	r1, r2, #2
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	6812      	ldr	r2, [r2, #0]
 8007f2e:	430b      	orrs	r3, r1
 8007f30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f3c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f44:	041a      	lsls	r2, r3, #16
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f54:	005b      	lsls	r3, r3, #1
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	4413      	add	r3, r2
 8007f5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007f64:	4b86      	ldr	r3, [pc, #536]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007f66:	4013      	ands	r3, r2
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	0091      	lsls	r1, r2, #2
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	6812      	ldr	r2, [r2, #0]
 8007f70:	430b      	orrs	r3, r1
 8007f72:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f7e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f86:	041a      	lsls	r2, r3, #16
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	430a      	orrs	r2, r1
 8007f8e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007f9a:	fb02 f303 	mul.w	r3, r2, r3
 8007f9e:	68ba      	ldr	r2, [r7, #8]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007fac:	4b74      	ldr	r3, [pc, #464]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007fae:	4013      	ands	r3, r2
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	0091      	lsls	r1, r2, #2
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	6812      	ldr	r2, [r2, #0]
 8007fb8:	430b      	orrs	r3, r1
 8007fba:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007fc6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fce:	041a      	lsls	r2, r3, #16
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007fe2:	fb02 f303 	mul.w	r3, r2, r3
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	4413      	add	r3, r2
 8007fea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8007ff4:	4b62      	ldr	r3, [pc, #392]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	0091      	lsls	r1, r2, #2
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	6812      	ldr	r2, [r2, #0]
 8008000:	430b      	orrs	r3, r1
 8008002:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800800a:	687a      	ldr	r2, [r7, #4]
 800800c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800800e:	fb02 f303 	mul.w	r3, r2, r3
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	4413      	add	r3, r2
 8008016:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8008020:	4b57      	ldr	r3, [pc, #348]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008022:	4013      	ands	r3, r2
 8008024:	68ba      	ldr	r2, [r7, #8]
 8008026:	0091      	lsls	r1, r2, #2
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	6812      	ldr	r2, [r2, #0]
 800802c:	430b      	orrs	r3, r1
 800802e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800803a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008042:	041a      	lsls	r2, r3, #16
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	430a      	orrs	r2, r1
 800804a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008052:	005b      	lsls	r3, r3, #1
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	4413      	add	r3, r2
 8008058:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8008062:	4b47      	ldr	r3, [pc, #284]	@ (8008180 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008064:	4013      	ands	r3, r2
 8008066:	68ba      	ldr	r2, [r7, #8]
 8008068:	0091      	lsls	r1, r2, #2
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	6812      	ldr	r2, [r2, #0]
 800806e:	430b      	orrs	r3, r1
 8008070:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800807c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008084:	041a      	lsls	r2, r3, #16
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	430a      	orrs	r2, r1
 800808c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008098:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080a0:	061a      	lsls	r2, r3, #24
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080b0:	4b34      	ldr	r3, [pc, #208]	@ (8008184 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80080b2:	4413      	add	r3, r2
 80080b4:	009a      	lsls	r2, r3, #2
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	441a      	add	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080d2:	00db      	lsls	r3, r3, #3
 80080d4:	441a      	add	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e2:	6879      	ldr	r1, [r7, #4]
 80080e4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80080e6:	fb01 f303 	mul.w	r3, r1, r3
 80080ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80080ec:	441a      	add	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080fa:	6879      	ldr	r1, [r7, #4]
 80080fc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80080fe:	fb01 f303 	mul.w	r3, r1, r3
 8008102:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008104:	441a      	add	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008112:	6879      	ldr	r1, [r7, #4]
 8008114:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8008116:	fb01 f303 	mul.w	r3, r1, r3
 800811a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800811c:	441a      	add	r2, r3
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800812e:	00db      	lsls	r3, r3, #3
 8008130:	441a      	add	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008142:	6879      	ldr	r1, [r7, #4]
 8008144:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008146:	fb01 f303 	mul.w	r3, r1, r3
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	441a      	add	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800815e:	6879      	ldr	r1, [r7, #4]
 8008160:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008162:	fb01 f303 	mul.w	r3, r1, r3
 8008166:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008168:	441a      	add	r2, r3
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008176:	4a04      	ldr	r2, [pc, #16]	@ (8008188 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d915      	bls.n	80081a8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800817c:	e006      	b.n	800818c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800817e:	bf00      	nop
 8008180:	ffff0003 	.word	0xffff0003
 8008184:	10002b00 	.word	0x10002b00
 8008188:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008192:	f043 0220 	orr.w	r2, r3, #32
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2203      	movs	r2, #3
 80081a0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e010      	b.n	80081ca <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081ac:	60fb      	str	r3, [r7, #12]
 80081ae:	e005      	b.n	80081bc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3304      	adds	r3, #4
 80081ba:	60fb      	str	r3, [r7, #12]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d3f3      	bcc.n	80081b0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3714      	adds	r7, #20
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop

080081d8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80081d8:	b480      	push	{r7}
 80081da:	b089      	sub	sp, #36	@ 0x24
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]
 80081e4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d10a      	bne.n	8008204 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80081f6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80081fe:	4313      	orrs	r3, r2
 8008200:	61fb      	str	r3, [r7, #28]
 8008202:	e00a      	b.n	800821a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800820c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8008212:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008214:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008218:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	6a1b      	ldr	r3, [r3, #32]
 800821e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008224:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800822a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8008230:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008238:	4313      	orrs	r3, r2
 800823a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008246:	6839      	ldr	r1, [r7, #0]
 8008248:	fb01 f303 	mul.w	r3, r1, r3
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	4413      	add	r3, r2
 8008250:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8008252:	69bb      	ldr	r3, [r7, #24]
 8008254:	69fa      	ldr	r2, [r7, #28]
 8008256:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	3304      	adds	r3, #4
 800825c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	3304      	adds	r3, #4
 8008268:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800826a:	2300      	movs	r3, #0
 800826c:	617b      	str	r3, [r7, #20]
 800826e:	e020      	b.n	80082b2 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	3303      	adds	r3, #3
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	4413      	add	r3, r2
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	3302      	adds	r3, #2
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	440b      	add	r3, r1
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008288:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	3301      	adds	r3, #1
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	440b      	add	r3, r1
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8008296:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8008298:	6879      	ldr	r1, [r7, #4]
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	440a      	add	r2, r1
 800829e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80082a0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	3304      	adds	r3, #4
 80082aa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	3304      	adds	r3, #4
 80082b0:	617b      	str	r3, [r7, #20]
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	4a06      	ldr	r2, [pc, #24]	@ (80082d0 <FDCAN_CopyMessageToRAM+0xf8>)
 80082b8:	5cd3      	ldrb	r3, [r2, r3]
 80082ba:	461a      	mov	r2, r3
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	4293      	cmp	r3, r2
 80082c0:	d3d6      	bcc.n	8008270 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80082c2:	bf00      	nop
 80082c4:	bf00      	nop
 80082c6:	3724      	adds	r7, #36	@ 0x24
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr
 80082d0:	08012a18 	.word	0x08012a18

080082d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b089      	sub	sp, #36	@ 0x24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80082de:	2300      	movs	r3, #0
 80082e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80082e2:	4b86      	ldr	r3, [pc, #536]	@ (80084fc <HAL_GPIO_Init+0x228>)
 80082e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80082e6:	e18c      	b.n	8008602 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	2101      	movs	r1, #1
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	fa01 f303 	lsl.w	r3, r1, r3
 80082f4:	4013      	ands	r3, r2
 80082f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 817e 	beq.w	80085fc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f003 0303 	and.w	r3, r3, #3
 8008308:	2b01      	cmp	r3, #1
 800830a:	d005      	beq.n	8008318 <HAL_GPIO_Init+0x44>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	f003 0303 	and.w	r3, r3, #3
 8008314:	2b02      	cmp	r3, #2
 8008316:	d130      	bne.n	800837a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	005b      	lsls	r3, r3, #1
 8008322:	2203      	movs	r2, #3
 8008324:	fa02 f303 	lsl.w	r3, r2, r3
 8008328:	43db      	mvns	r3, r3
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	4013      	ands	r3, r2
 800832e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	68da      	ldr	r2, [r3, #12]
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	005b      	lsls	r3, r3, #1
 8008338:	fa02 f303 	lsl.w	r3, r2, r3
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	4313      	orrs	r3, r2
 8008340:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	69ba      	ldr	r2, [r7, #24]
 8008346:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800834e:	2201      	movs	r2, #1
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	fa02 f303 	lsl.w	r3, r2, r3
 8008356:	43db      	mvns	r3, r3
 8008358:	69ba      	ldr	r2, [r7, #24]
 800835a:	4013      	ands	r3, r2
 800835c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	091b      	lsrs	r3, r3, #4
 8008364:	f003 0201 	and.w	r2, r3, #1
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	fa02 f303 	lsl.w	r3, r2, r3
 800836e:	69ba      	ldr	r2, [r7, #24]
 8008370:	4313      	orrs	r3, r2
 8008372:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	69ba      	ldr	r2, [r7, #24]
 8008378:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f003 0303 	and.w	r3, r3, #3
 8008382:	2b03      	cmp	r3, #3
 8008384:	d017      	beq.n	80083b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	2203      	movs	r2, #3
 8008392:	fa02 f303 	lsl.w	r3, r2, r3
 8008396:	43db      	mvns	r3, r3
 8008398:	69ba      	ldr	r2, [r7, #24]
 800839a:	4013      	ands	r3, r2
 800839c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	689a      	ldr	r2, [r3, #8]
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	005b      	lsls	r3, r3, #1
 80083a6:	fa02 f303 	lsl.w	r3, r2, r3
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	69ba      	ldr	r2, [r7, #24]
 80083b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	f003 0303 	and.w	r3, r3, #3
 80083be:	2b02      	cmp	r3, #2
 80083c0:	d123      	bne.n	800840a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	08da      	lsrs	r2, r3, #3
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	3208      	adds	r2, #8
 80083ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	220f      	movs	r2, #15
 80083da:	fa02 f303 	lsl.w	r3, r2, r3
 80083de:	43db      	mvns	r3, r3
 80083e0:	69ba      	ldr	r2, [r7, #24]
 80083e2:	4013      	ands	r3, r2
 80083e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	691a      	ldr	r2, [r3, #16]
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	f003 0307 	and.w	r3, r3, #7
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	fa02 f303 	lsl.w	r3, r2, r3
 80083f6:	69ba      	ldr	r2, [r7, #24]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	08da      	lsrs	r2, r3, #3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	3208      	adds	r2, #8
 8008404:	69b9      	ldr	r1, [r7, #24]
 8008406:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	2203      	movs	r2, #3
 8008416:	fa02 f303 	lsl.w	r3, r2, r3
 800841a:	43db      	mvns	r3, r3
 800841c:	69ba      	ldr	r2, [r7, #24]
 800841e:	4013      	ands	r3, r2
 8008420:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	f003 0203 	and.w	r2, r3, #3
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	005b      	lsls	r3, r3, #1
 800842e:	fa02 f303 	lsl.w	r3, r2, r3
 8008432:	69ba      	ldr	r2, [r7, #24]
 8008434:	4313      	orrs	r3, r2
 8008436:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	69ba      	ldr	r2, [r7, #24]
 800843c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 80d8 	beq.w	80085fc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800844c:	4b2c      	ldr	r3, [pc, #176]	@ (8008500 <HAL_GPIO_Init+0x22c>)
 800844e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008452:	4a2b      	ldr	r2, [pc, #172]	@ (8008500 <HAL_GPIO_Init+0x22c>)
 8008454:	f043 0302 	orr.w	r3, r3, #2
 8008458:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800845c:	4b28      	ldr	r3, [pc, #160]	@ (8008500 <HAL_GPIO_Init+0x22c>)
 800845e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008462:	f003 0302 	and.w	r3, r3, #2
 8008466:	60fb      	str	r3, [r7, #12]
 8008468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800846a:	4a26      	ldr	r2, [pc, #152]	@ (8008504 <HAL_GPIO_Init+0x230>)
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	089b      	lsrs	r3, r3, #2
 8008470:	3302      	adds	r3, #2
 8008472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	f003 0303 	and.w	r3, r3, #3
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	220f      	movs	r2, #15
 8008482:	fa02 f303 	lsl.w	r3, r2, r3
 8008486:	43db      	mvns	r3, r3
 8008488:	69ba      	ldr	r2, [r7, #24]
 800848a:	4013      	ands	r3, r2
 800848c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4a1d      	ldr	r2, [pc, #116]	@ (8008508 <HAL_GPIO_Init+0x234>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d04a      	beq.n	800852c <HAL_GPIO_Init+0x258>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a1c      	ldr	r2, [pc, #112]	@ (800850c <HAL_GPIO_Init+0x238>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d02b      	beq.n	80084f6 <HAL_GPIO_Init+0x222>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4a1b      	ldr	r2, [pc, #108]	@ (8008510 <HAL_GPIO_Init+0x23c>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d025      	beq.n	80084f2 <HAL_GPIO_Init+0x21e>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a1a      	ldr	r2, [pc, #104]	@ (8008514 <HAL_GPIO_Init+0x240>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d01f      	beq.n	80084ee <HAL_GPIO_Init+0x21a>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a19      	ldr	r2, [pc, #100]	@ (8008518 <HAL_GPIO_Init+0x244>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d019      	beq.n	80084ea <HAL_GPIO_Init+0x216>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a18      	ldr	r2, [pc, #96]	@ (800851c <HAL_GPIO_Init+0x248>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d013      	beq.n	80084e6 <HAL_GPIO_Init+0x212>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4a17      	ldr	r2, [pc, #92]	@ (8008520 <HAL_GPIO_Init+0x24c>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d00d      	beq.n	80084e2 <HAL_GPIO_Init+0x20e>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a16      	ldr	r2, [pc, #88]	@ (8008524 <HAL_GPIO_Init+0x250>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d007      	beq.n	80084de <HAL_GPIO_Init+0x20a>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a15      	ldr	r2, [pc, #84]	@ (8008528 <HAL_GPIO_Init+0x254>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d101      	bne.n	80084da <HAL_GPIO_Init+0x206>
 80084d6:	2309      	movs	r3, #9
 80084d8:	e029      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084da:	230a      	movs	r3, #10
 80084dc:	e027      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084de:	2307      	movs	r3, #7
 80084e0:	e025      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084e2:	2306      	movs	r3, #6
 80084e4:	e023      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084e6:	2305      	movs	r3, #5
 80084e8:	e021      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084ea:	2304      	movs	r3, #4
 80084ec:	e01f      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084ee:	2303      	movs	r3, #3
 80084f0:	e01d      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084f2:	2302      	movs	r3, #2
 80084f4:	e01b      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084f6:	2301      	movs	r3, #1
 80084f8:	e019      	b.n	800852e <HAL_GPIO_Init+0x25a>
 80084fa:	bf00      	nop
 80084fc:	58000080 	.word	0x58000080
 8008500:	58024400 	.word	0x58024400
 8008504:	58000400 	.word	0x58000400
 8008508:	58020000 	.word	0x58020000
 800850c:	58020400 	.word	0x58020400
 8008510:	58020800 	.word	0x58020800
 8008514:	58020c00 	.word	0x58020c00
 8008518:	58021000 	.word	0x58021000
 800851c:	58021400 	.word	0x58021400
 8008520:	58021800 	.word	0x58021800
 8008524:	58021c00 	.word	0x58021c00
 8008528:	58022400 	.word	0x58022400
 800852c:	2300      	movs	r3, #0
 800852e:	69fa      	ldr	r2, [r7, #28]
 8008530:	f002 0203 	and.w	r2, r2, #3
 8008534:	0092      	lsls	r2, r2, #2
 8008536:	4093      	lsls	r3, r2
 8008538:	69ba      	ldr	r2, [r7, #24]
 800853a:	4313      	orrs	r3, r2
 800853c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800853e:	4938      	ldr	r1, [pc, #224]	@ (8008620 <HAL_GPIO_Init+0x34c>)
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	089b      	lsrs	r3, r3, #2
 8008544:	3302      	adds	r3, #2
 8008546:	69ba      	ldr	r2, [r7, #24]
 8008548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800854c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	43db      	mvns	r3, r3
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	4013      	ands	r3, r2
 800855c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800856a:	69ba      	ldr	r2, [r7, #24]
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	4313      	orrs	r3, r2
 8008570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008572:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800857a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	43db      	mvns	r3, r3
 8008586:	69ba      	ldr	r2, [r7, #24]
 8008588:	4013      	ands	r3, r2
 800858a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008594:	2b00      	cmp	r3, #0
 8008596:	d003      	beq.n	80085a0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008598:	69ba      	ldr	r2, [r7, #24]
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	4313      	orrs	r3, r2
 800859e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80085a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	43db      	mvns	r3, r3
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	4013      	ands	r3, r2
 80085b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d003      	beq.n	80085cc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80085c4:	69ba      	ldr	r2, [r7, #24]
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	69ba      	ldr	r2, [r7, #24]
 80085d0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	43db      	mvns	r3, r3
 80085dc:	69ba      	ldr	r2, [r7, #24]
 80085de:	4013      	ands	r3, r2
 80085e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d003      	beq.n	80085f6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80085ee:	69ba      	ldr	r2, [r7, #24]
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	4313      	orrs	r3, r2
 80085f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	69ba      	ldr	r2, [r7, #24]
 80085fa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	3301      	adds	r3, #1
 8008600:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	fa22 f303 	lsr.w	r3, r2, r3
 800860c:	2b00      	cmp	r3, #0
 800860e:	f47f ae6b 	bne.w	80082e8 <HAL_GPIO_Init+0x14>
  }
}
 8008612:	bf00      	nop
 8008614:	bf00      	nop
 8008616:	3724      	adds	r7, #36	@ 0x24
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr
 8008620:	58000400 	.word	0x58000400

08008624 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	691a      	ldr	r2, [r3, #16]
 8008634:	887b      	ldrh	r3, [r7, #2]
 8008636:	4013      	ands	r3, r2
 8008638:	2b00      	cmp	r3, #0
 800863a:	d002      	beq.n	8008642 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800863c:	2301      	movs	r3, #1
 800863e:	73fb      	strb	r3, [r7, #15]
 8008640:	e001      	b.n	8008646 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008642:	2300      	movs	r3, #0
 8008644:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008646:	7bfb      	ldrb	r3, [r7, #15]
}
 8008648:	4618      	mov	r0, r3
 800864a:	3714      	adds	r7, #20
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	460b      	mov	r3, r1
 800865e:	807b      	strh	r3, [r7, #2]
 8008660:	4613      	mov	r3, r2
 8008662:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008664:	787b      	ldrb	r3, [r7, #1]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800866a:	887a      	ldrh	r2, [r7, #2]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008670:	e003      	b.n	800867a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008672:	887b      	ldrh	r3, [r7, #2]
 8008674:	041a      	lsls	r2, r3, #16
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	619a      	str	r2, [r3, #24]
}
 800867a:	bf00      	nop
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
	...

08008688 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008690:	4b19      	ldr	r3, [pc, #100]	@ (80086f8 <HAL_PWREx_ConfigSupply+0x70>)
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	f003 0304 	and.w	r3, r3, #4
 8008698:	2b04      	cmp	r3, #4
 800869a:	d00a      	beq.n	80086b2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800869c:	4b16      	ldr	r3, [pc, #88]	@ (80086f8 <HAL_PWREx_ConfigSupply+0x70>)
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	f003 0307 	and.w	r3, r3, #7
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d001      	beq.n	80086ae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	e01f      	b.n	80086ee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e01d      	b.n	80086ee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80086b2:	4b11      	ldr	r3, [pc, #68]	@ (80086f8 <HAL_PWREx_ConfigSupply+0x70>)
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	f023 0207 	bic.w	r2, r3, #7
 80086ba:	490f      	ldr	r1, [pc, #60]	@ (80086f8 <HAL_PWREx_ConfigSupply+0x70>)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4313      	orrs	r3, r2
 80086c0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80086c2:	f7fa f949 	bl	8002958 <HAL_GetTick>
 80086c6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80086c8:	e009      	b.n	80086de <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80086ca:	f7fa f945 	bl	8002958 <HAL_GetTick>
 80086ce:	4602      	mov	r2, r0
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	1ad3      	subs	r3, r2, r3
 80086d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80086d8:	d901      	bls.n	80086de <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e007      	b.n	80086ee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80086de:	4b06      	ldr	r3, [pc, #24]	@ (80086f8 <HAL_PWREx_ConfigSupply+0x70>)
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086ea:	d1ee      	bne.n	80086ca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	58024800 	.word	0x58024800

080086fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b08c      	sub	sp, #48	@ 0x30
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d101      	bne.n	800870e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e3c8      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b00      	cmp	r3, #0
 8008718:	f000 8087 	beq.w	800882a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800871c:	4b88      	ldr	r3, [pc, #544]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008726:	4b86      	ldr	r3, [pc, #536]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800872a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800872c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800872e:	2b10      	cmp	r3, #16
 8008730:	d007      	beq.n	8008742 <HAL_RCC_OscConfig+0x46>
 8008732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008734:	2b18      	cmp	r3, #24
 8008736:	d110      	bne.n	800875a <HAL_RCC_OscConfig+0x5e>
 8008738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873a:	f003 0303 	and.w	r3, r3, #3
 800873e:	2b02      	cmp	r3, #2
 8008740:	d10b      	bne.n	800875a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008742:	4b7f      	ldr	r3, [pc, #508]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800874a:	2b00      	cmp	r3, #0
 800874c:	d06c      	beq.n	8008828 <HAL_RCC_OscConfig+0x12c>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d168      	bne.n	8008828 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e3a2      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008762:	d106      	bne.n	8008772 <HAL_RCC_OscConfig+0x76>
 8008764:	4b76      	ldr	r3, [pc, #472]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a75      	ldr	r2, [pc, #468]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800876a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800876e:	6013      	str	r3, [r2, #0]
 8008770:	e02e      	b.n	80087d0 <HAL_RCC_OscConfig+0xd4>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d10c      	bne.n	8008794 <HAL_RCC_OscConfig+0x98>
 800877a:	4b71      	ldr	r3, [pc, #452]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a70      	ldr	r2, [pc, #448]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008780:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008784:	6013      	str	r3, [r2, #0]
 8008786:	4b6e      	ldr	r3, [pc, #440]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a6d      	ldr	r2, [pc, #436]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800878c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008790:	6013      	str	r3, [r2, #0]
 8008792:	e01d      	b.n	80087d0 <HAL_RCC_OscConfig+0xd4>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800879c:	d10c      	bne.n	80087b8 <HAL_RCC_OscConfig+0xbc>
 800879e:	4b68      	ldr	r3, [pc, #416]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a67      	ldr	r2, [pc, #412]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80087a8:	6013      	str	r3, [r2, #0]
 80087aa:	4b65      	ldr	r3, [pc, #404]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a64      	ldr	r2, [pc, #400]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	e00b      	b.n	80087d0 <HAL_RCC_OscConfig+0xd4>
 80087b8:	4b61      	ldr	r3, [pc, #388]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a60      	ldr	r2, [pc, #384]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087c2:	6013      	str	r3, [r2, #0]
 80087c4:	4b5e      	ldr	r3, [pc, #376]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a5d      	ldr	r2, [pc, #372]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80087ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d013      	beq.n	8008800 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087d8:	f7fa f8be 	bl	8002958 <HAL_GetTick>
 80087dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80087de:	e008      	b.n	80087f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087e0:	f7fa f8ba 	bl	8002958 <HAL_GetTick>
 80087e4:	4602      	mov	r2, r0
 80087e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e8:	1ad3      	subs	r3, r2, r3
 80087ea:	2b64      	cmp	r3, #100	@ 0x64
 80087ec:	d901      	bls.n	80087f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e356      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80087f2:	4b53      	ldr	r3, [pc, #332]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d0f0      	beq.n	80087e0 <HAL_RCC_OscConfig+0xe4>
 80087fe:	e014      	b.n	800882a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008800:	f7fa f8aa 	bl	8002958 <HAL_GetTick>
 8008804:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008806:	e008      	b.n	800881a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008808:	f7fa f8a6 	bl	8002958 <HAL_GetTick>
 800880c:	4602      	mov	r2, r0
 800880e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	2b64      	cmp	r3, #100	@ 0x64
 8008814:	d901      	bls.n	800881a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008816:	2303      	movs	r3, #3
 8008818:	e342      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800881a:	4b49      	ldr	r3, [pc, #292]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1f0      	bne.n	8008808 <HAL_RCC_OscConfig+0x10c>
 8008826:	e000      	b.n	800882a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0302 	and.w	r3, r3, #2
 8008832:	2b00      	cmp	r3, #0
 8008834:	f000 808c 	beq.w	8008950 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008838:	4b41      	ldr	r3, [pc, #260]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008840:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008842:	4b3f      	ldr	r3, [pc, #252]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008846:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008848:	6a3b      	ldr	r3, [r7, #32]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d007      	beq.n	800885e <HAL_RCC_OscConfig+0x162>
 800884e:	6a3b      	ldr	r3, [r7, #32]
 8008850:	2b18      	cmp	r3, #24
 8008852:	d137      	bne.n	80088c4 <HAL_RCC_OscConfig+0x1c8>
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	f003 0303 	and.w	r3, r3, #3
 800885a:	2b00      	cmp	r3, #0
 800885c:	d132      	bne.n	80088c4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800885e:	4b38      	ldr	r3, [pc, #224]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0304 	and.w	r3, r3, #4
 8008866:	2b00      	cmp	r3, #0
 8008868:	d005      	beq.n	8008876 <HAL_RCC_OscConfig+0x17a>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d101      	bne.n	8008876 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	e314      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008876:	4b32      	ldr	r3, [pc, #200]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f023 0219 	bic.w	r2, r3, #25
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	492f      	ldr	r1, [pc, #188]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008884:	4313      	orrs	r3, r2
 8008886:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008888:	f7fa f866 	bl	8002958 <HAL_GetTick>
 800888c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800888e:	e008      	b.n	80088a2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008890:	f7fa f862 	bl	8002958 <HAL_GetTick>
 8008894:	4602      	mov	r2, r0
 8008896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008898:	1ad3      	subs	r3, r2, r3
 800889a:	2b02      	cmp	r3, #2
 800889c:	d901      	bls.n	80088a2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800889e:	2303      	movs	r3, #3
 80088a0:	e2fe      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088a2:	4b27      	ldr	r3, [pc, #156]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0304 	and.w	r3, r3, #4
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d0f0      	beq.n	8008890 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088ae:	4b24      	ldr	r3, [pc, #144]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	061b      	lsls	r3, r3, #24
 80088bc:	4920      	ldr	r1, [pc, #128]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80088c2:	e045      	b.n	8008950 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d026      	beq.n	800891a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80088cc:	4b1c      	ldr	r3, [pc, #112]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f023 0219 	bic.w	r2, r3, #25
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	4919      	ldr	r1, [pc, #100]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80088da:	4313      	orrs	r3, r2
 80088dc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088de:	f7fa f83b 	bl	8002958 <HAL_GetTick>
 80088e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088e4:	e008      	b.n	80088f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088e6:	f7fa f837 	bl	8002958 <HAL_GetTick>
 80088ea:	4602      	mov	r2, r0
 80088ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ee:	1ad3      	subs	r3, r2, r3
 80088f0:	2b02      	cmp	r3, #2
 80088f2:	d901      	bls.n	80088f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80088f4:	2303      	movs	r3, #3
 80088f6:	e2d3      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088f8:	4b11      	ldr	r3, [pc, #68]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 0304 	and.w	r3, r3, #4
 8008900:	2b00      	cmp	r3, #0
 8008902:	d0f0      	beq.n	80088e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008904:	4b0e      	ldr	r3, [pc, #56]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	061b      	lsls	r3, r3, #24
 8008912:	490b      	ldr	r1, [pc, #44]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008914:	4313      	orrs	r3, r2
 8008916:	604b      	str	r3, [r1, #4]
 8008918:	e01a      	b.n	8008950 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800891a:	4b09      	ldr	r3, [pc, #36]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a08      	ldr	r2, [pc, #32]	@ (8008940 <HAL_RCC_OscConfig+0x244>)
 8008920:	f023 0301 	bic.w	r3, r3, #1
 8008924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008926:	f7fa f817 	bl	8002958 <HAL_GetTick>
 800892a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800892c:	e00a      	b.n	8008944 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800892e:	f7fa f813 	bl	8002958 <HAL_GetTick>
 8008932:	4602      	mov	r2, r0
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	1ad3      	subs	r3, r2, r3
 8008938:	2b02      	cmp	r3, #2
 800893a:	d903      	bls.n	8008944 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800893c:	2303      	movs	r3, #3
 800893e:	e2af      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
 8008940:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008944:	4b96      	ldr	r3, [pc, #600]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f003 0304 	and.w	r3, r3, #4
 800894c:	2b00      	cmp	r3, #0
 800894e:	d1ee      	bne.n	800892e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0310 	and.w	r3, r3, #16
 8008958:	2b00      	cmp	r3, #0
 800895a:	d06a      	beq.n	8008a32 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800895c:	4b90      	ldr	r3, [pc, #576]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008964:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008966:	4b8e      	ldr	r3, [pc, #568]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800896a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	2b08      	cmp	r3, #8
 8008970:	d007      	beq.n	8008982 <HAL_RCC_OscConfig+0x286>
 8008972:	69bb      	ldr	r3, [r7, #24]
 8008974:	2b18      	cmp	r3, #24
 8008976:	d11b      	bne.n	80089b0 <HAL_RCC_OscConfig+0x2b4>
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	f003 0303 	and.w	r3, r3, #3
 800897e:	2b01      	cmp	r3, #1
 8008980:	d116      	bne.n	80089b0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008982:	4b87      	ldr	r3, [pc, #540]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800898a:	2b00      	cmp	r3, #0
 800898c:	d005      	beq.n	800899a <HAL_RCC_OscConfig+0x29e>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	69db      	ldr	r3, [r3, #28]
 8008992:	2b80      	cmp	r3, #128	@ 0x80
 8008994:	d001      	beq.n	800899a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e282      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800899a:	4b81      	ldr	r3, [pc, #516]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a1b      	ldr	r3, [r3, #32]
 80089a6:	061b      	lsls	r3, r3, #24
 80089a8:	497d      	ldr	r1, [pc, #500]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80089ae:	e040      	b.n	8008a32 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	69db      	ldr	r3, [r3, #28]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d023      	beq.n	8008a00 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80089b8:	4b79      	ldr	r3, [pc, #484]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a78      	ldr	r2, [pc, #480]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 80089be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089c4:	f7f9 ffc8 	bl	8002958 <HAL_GetTick>
 80089c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80089ca:	e008      	b.n	80089de <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80089cc:	f7f9 ffc4 	bl	8002958 <HAL_GetTick>
 80089d0:	4602      	mov	r2, r0
 80089d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d901      	bls.n	80089de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80089da:	2303      	movs	r3, #3
 80089dc:	e260      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80089de:	4b70      	ldr	r3, [pc, #448]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0f0      	beq.n	80089cc <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80089ea:	4b6d      	ldr	r3, [pc, #436]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a1b      	ldr	r3, [r3, #32]
 80089f6:	061b      	lsls	r3, r3, #24
 80089f8:	4969      	ldr	r1, [pc, #420]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	60cb      	str	r3, [r1, #12]
 80089fe:	e018      	b.n	8008a32 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008a00:	4b67      	ldr	r3, [pc, #412]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a66      	ldr	r2, [pc, #408]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a0c:	f7f9 ffa4 	bl	8002958 <HAL_GetTick>
 8008a10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008a12:	e008      	b.n	8008a26 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008a14:	f7f9 ffa0 	bl	8002958 <HAL_GetTick>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	1ad3      	subs	r3, r2, r3
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d901      	bls.n	8008a26 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8008a22:	2303      	movs	r3, #3
 8008a24:	e23c      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008a26:	4b5e      	ldr	r3, [pc, #376]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1f0      	bne.n	8008a14 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 0308 	and.w	r3, r3, #8
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d036      	beq.n	8008aac <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d019      	beq.n	8008a7a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a46:	4b56      	ldr	r3, [pc, #344]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a4a:	4a55      	ldr	r2, [pc, #340]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a4c:	f043 0301 	orr.w	r3, r3, #1
 8008a50:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a52:	f7f9 ff81 	bl	8002958 <HAL_GetTick>
 8008a56:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008a58:	e008      	b.n	8008a6c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a5a:	f7f9 ff7d 	bl	8002958 <HAL_GetTick>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	2b02      	cmp	r3, #2
 8008a66:	d901      	bls.n	8008a6c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e219      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008a6c:	4b4c      	ldr	r3, [pc, #304]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a70:	f003 0302 	and.w	r3, r3, #2
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d0f0      	beq.n	8008a5a <HAL_RCC_OscConfig+0x35e>
 8008a78:	e018      	b.n	8008aac <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a7a:	4b49      	ldr	r3, [pc, #292]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a7e:	4a48      	ldr	r2, [pc, #288]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008a80:	f023 0301 	bic.w	r3, r3, #1
 8008a84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a86:	f7f9 ff67 	bl	8002958 <HAL_GetTick>
 8008a8a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008a8c:	e008      	b.n	8008aa0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a8e:	f7f9 ff63 	bl	8002958 <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a96:	1ad3      	subs	r3, r2, r3
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	d901      	bls.n	8008aa0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	e1ff      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008aa0:	4b3f      	ldr	r3, [pc, #252]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008aa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aa4:	f003 0302 	and.w	r3, r3, #2
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1f0      	bne.n	8008a8e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f003 0320 	and.w	r3, r3, #32
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d036      	beq.n	8008b26 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	699b      	ldr	r3, [r3, #24]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d019      	beq.n	8008af4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008ac0:	4b37      	ldr	r3, [pc, #220]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a36      	ldr	r2, [pc, #216]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008ac6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008aca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008acc:	f7f9 ff44 	bl	8002958 <HAL_GetTick>
 8008ad0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008ad2:	e008      	b.n	8008ae6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ad4:	f7f9 ff40 	bl	8002958 <HAL_GetTick>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	1ad3      	subs	r3, r2, r3
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d901      	bls.n	8008ae6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e1dc      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008ae6:	4b2e      	ldr	r3, [pc, #184]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0f0      	beq.n	8008ad4 <HAL_RCC_OscConfig+0x3d8>
 8008af2:	e018      	b.n	8008b26 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008af4:	4b2a      	ldr	r3, [pc, #168]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a29      	ldr	r2, [pc, #164]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008afa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008afe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008b00:	f7f9 ff2a 	bl	8002958 <HAL_GetTick>
 8008b04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b06:	e008      	b.n	8008b1a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b08:	f7f9 ff26 	bl	8002958 <HAL_GetTick>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	1ad3      	subs	r3, r2, r3
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d901      	bls.n	8008b1a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e1c2      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008b1a:	4b21      	ldr	r3, [pc, #132]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1f0      	bne.n	8008b08 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 0304 	and.w	r3, r3, #4
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 8086 	beq.w	8008c40 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008b34:	4b1b      	ldr	r3, [pc, #108]	@ (8008ba4 <HAL_RCC_OscConfig+0x4a8>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a1a      	ldr	r2, [pc, #104]	@ (8008ba4 <HAL_RCC_OscConfig+0x4a8>)
 8008b3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b40:	f7f9 ff0a 	bl	8002958 <HAL_GetTick>
 8008b44:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b46:	e008      	b.n	8008b5a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b48:	f7f9 ff06 	bl	8002958 <HAL_GetTick>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b50:	1ad3      	subs	r3, r2, r3
 8008b52:	2b64      	cmp	r3, #100	@ 0x64
 8008b54:	d901      	bls.n	8008b5a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008b56:	2303      	movs	r3, #3
 8008b58:	e1a2      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b5a:	4b12      	ldr	r3, [pc, #72]	@ (8008ba4 <HAL_RCC_OscConfig+0x4a8>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d0f0      	beq.n	8008b48 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d106      	bne.n	8008b7c <HAL_RCC_OscConfig+0x480>
 8008b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b72:	4a0b      	ldr	r2, [pc, #44]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b74:	f043 0301 	orr.w	r3, r3, #1
 8008b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b7a:	e032      	b.n	8008be2 <HAL_RCC_OscConfig+0x4e6>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d111      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x4ac>
 8008b84:	4b06      	ldr	r3, [pc, #24]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b88:	4a05      	ldr	r2, [pc, #20]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b8a:	f023 0301 	bic.w	r3, r3, #1
 8008b8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b90:	4b03      	ldr	r3, [pc, #12]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b94:	4a02      	ldr	r2, [pc, #8]	@ (8008ba0 <HAL_RCC_OscConfig+0x4a4>)
 8008b96:	f023 0304 	bic.w	r3, r3, #4
 8008b9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b9c:	e021      	b.n	8008be2 <HAL_RCC_OscConfig+0x4e6>
 8008b9e:	bf00      	nop
 8008ba0:	58024400 	.word	0x58024400
 8008ba4:	58024800 	.word	0x58024800
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	2b05      	cmp	r3, #5
 8008bae:	d10c      	bne.n	8008bca <HAL_RCC_OscConfig+0x4ce>
 8008bb0:	4b83      	ldr	r3, [pc, #524]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bb4:	4a82      	ldr	r2, [pc, #520]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bb6:	f043 0304 	orr.w	r3, r3, #4
 8008bba:	6713      	str	r3, [r2, #112]	@ 0x70
 8008bbc:	4b80      	ldr	r3, [pc, #512]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bc0:	4a7f      	ldr	r2, [pc, #508]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bc2:	f043 0301 	orr.w	r3, r3, #1
 8008bc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008bc8:	e00b      	b.n	8008be2 <HAL_RCC_OscConfig+0x4e6>
 8008bca:	4b7d      	ldr	r3, [pc, #500]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bce:	4a7c      	ldr	r2, [pc, #496]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bd0:	f023 0301 	bic.w	r3, r3, #1
 8008bd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008bd6:	4b7a      	ldr	r3, [pc, #488]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bda:	4a79      	ldr	r2, [pc, #484]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008bdc:	f023 0304 	bic.w	r3, r3, #4
 8008be0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d015      	beq.n	8008c16 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bea:	f7f9 feb5 	bl	8002958 <HAL_GetTick>
 8008bee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bf0:	e00a      	b.n	8008c08 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bf2:	f7f9 feb1 	bl	8002958 <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d901      	bls.n	8008c08 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e14b      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008c08:	4b6d      	ldr	r3, [pc, #436]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c0c:	f003 0302 	and.w	r3, r3, #2
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d0ee      	beq.n	8008bf2 <HAL_RCC_OscConfig+0x4f6>
 8008c14:	e014      	b.n	8008c40 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c16:	f7f9 fe9f 	bl	8002958 <HAL_GetTick>
 8008c1a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008c1c:	e00a      	b.n	8008c34 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c1e:	f7f9 fe9b 	bl	8002958 <HAL_GetTick>
 8008c22:	4602      	mov	r2, r0
 8008c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c26:	1ad3      	subs	r3, r2, r3
 8008c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d901      	bls.n	8008c34 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8008c30:	2303      	movs	r3, #3
 8008c32:	e135      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008c34:	4b62      	ldr	r3, [pc, #392]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c38:	f003 0302 	and.w	r3, r3, #2
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d1ee      	bne.n	8008c1e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f000 812a 	beq.w	8008e9e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008c4a:	4b5d      	ldr	r3, [pc, #372]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c52:	2b18      	cmp	r3, #24
 8008c54:	f000 80ba 	beq.w	8008dcc <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c5c:	2b02      	cmp	r3, #2
 8008c5e:	f040 8095 	bne.w	8008d8c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c62:	4b57      	ldr	r3, [pc, #348]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a56      	ldr	r2, [pc, #344]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c6e:	f7f9 fe73 	bl	8002958 <HAL_GetTick>
 8008c72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c74:	e008      	b.n	8008c88 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c76:	f7f9 fe6f 	bl	8002958 <HAL_GetTick>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7e:	1ad3      	subs	r3, r2, r3
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d901      	bls.n	8008c88 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e10b      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c88:	4b4d      	ldr	r3, [pc, #308]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1f0      	bne.n	8008c76 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c94:	4b4a      	ldr	r3, [pc, #296]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008c96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c98:	4b4a      	ldr	r3, [pc, #296]	@ (8008dc4 <HAL_RCC_OscConfig+0x6c8>)
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008ca4:	0112      	lsls	r2, r2, #4
 8008ca6:	430a      	orrs	r2, r1
 8008ca8:	4945      	ldr	r1, [pc, #276]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008caa:	4313      	orrs	r3, r2
 8008cac:	628b      	str	r3, [r1, #40]	@ 0x28
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	025b      	lsls	r3, r3, #9
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	041b      	lsls	r3, r3, #16
 8008ccc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008cd0:	431a      	orrs	r2, r3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	061b      	lsls	r3, r3, #24
 8008cda:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008cde:	4938      	ldr	r1, [pc, #224]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008ce4:	4b36      	ldr	r3, [pc, #216]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce8:	4a35      	ldr	r2, [pc, #212]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008cea:	f023 0301 	bic.w	r3, r3, #1
 8008cee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008cf0:	4b33      	ldr	r3, [pc, #204]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008cf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cf4:	4b34      	ldr	r3, [pc, #208]	@ (8008dc8 <HAL_RCC_OscConfig+0x6cc>)
 8008cf6:	4013      	ands	r3, r2
 8008cf8:	687a      	ldr	r2, [r7, #4]
 8008cfa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008cfc:	00d2      	lsls	r2, r2, #3
 8008cfe:	4930      	ldr	r1, [pc, #192]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d00:	4313      	orrs	r3, r2
 8008d02:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008d04:	4b2e      	ldr	r3, [pc, #184]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d08:	f023 020c 	bic.w	r2, r3, #12
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d10:	492b      	ldr	r1, [pc, #172]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d12:	4313      	orrs	r3, r2
 8008d14:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008d16:	4b2a      	ldr	r3, [pc, #168]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d1a:	f023 0202 	bic.w	r2, r3, #2
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d22:	4927      	ldr	r1, [pc, #156]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d24:	4313      	orrs	r3, r2
 8008d26:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008d28:	4b25      	ldr	r3, [pc, #148]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d2c:	4a24      	ldr	r2, [pc, #144]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d34:	4b22      	ldr	r3, [pc, #136]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d38:	4a21      	ldr	r2, [pc, #132]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008d40:	4b1f      	ldr	r3, [pc, #124]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d44:	4a1e      	ldr	r2, [pc, #120]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008d4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d50:	4a1b      	ldr	r2, [pc, #108]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d52:	f043 0301 	orr.w	r3, r3, #1
 8008d56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d58:	4b19      	ldr	r3, [pc, #100]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a18      	ldr	r2, [pc, #96]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d64:	f7f9 fdf8 	bl	8002958 <HAL_GetTick>
 8008d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d6a:	e008      	b.n	8008d7e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d6c:	f7f9 fdf4 	bl	8002958 <HAL_GetTick>
 8008d70:	4602      	mov	r2, r0
 8008d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d901      	bls.n	8008d7e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8008d7a:	2303      	movs	r3, #3
 8008d7c:	e090      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d7e:	4b10      	ldr	r3, [pc, #64]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d0f0      	beq.n	8008d6c <HAL_RCC_OscConfig+0x670>
 8008d8a:	e088      	b.n	8008e9e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a0b      	ldr	r2, [pc, #44]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008d92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d98:	f7f9 fdde 	bl	8002958 <HAL_GetTick>
 8008d9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d9e:	e008      	b.n	8008db2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008da0:	f7f9 fdda 	bl	8002958 <HAL_GetTick>
 8008da4:	4602      	mov	r2, r0
 8008da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d901      	bls.n	8008db2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8008dae:	2303      	movs	r3, #3
 8008db0:	e076      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008db2:	4b03      	ldr	r3, [pc, #12]	@ (8008dc0 <HAL_RCC_OscConfig+0x6c4>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1f0      	bne.n	8008da0 <HAL_RCC_OscConfig+0x6a4>
 8008dbe:	e06e      	b.n	8008e9e <HAL_RCC_OscConfig+0x7a2>
 8008dc0:	58024400 	.word	0x58024400
 8008dc4:	fffffc0c 	.word	0xfffffc0c
 8008dc8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008dcc:	4b36      	ldr	r3, [pc, #216]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dd0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008dd2:	4b35      	ldr	r3, [pc, #212]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dd6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d031      	beq.n	8008e44 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	f003 0203 	and.w	r2, r3, #3
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d12a      	bne.n	8008e44 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	091b      	lsrs	r3, r3, #4
 8008df2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d122      	bne.n	8008e44 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e08:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d11a      	bne.n	8008e44 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	0a5b      	lsrs	r3, r3, #9
 8008e12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e1a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d111      	bne.n	8008e44 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	0c1b      	lsrs	r3, r3, #16
 8008e24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e2c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d108      	bne.n	8008e44 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	0e1b      	lsrs	r3, r3, #24
 8008e36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e3e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d001      	beq.n	8008e48 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8008e44:	2301      	movs	r3, #1
 8008e46:	e02b      	b.n	8008ea0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008e48:	4b17      	ldr	r3, [pc, #92]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e4c:	08db      	lsrs	r3, r3, #3
 8008e4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e52:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d01f      	beq.n	8008e9e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008e5e:	4b12      	ldr	r3, [pc, #72]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e62:	4a11      	ldr	r2, [pc, #68]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e64:	f023 0301 	bic.w	r3, r3, #1
 8008e68:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008e6a:	f7f9 fd75 	bl	8002958 <HAL_GetTick>
 8008e6e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008e70:	bf00      	nop
 8008e72:	f7f9 fd71 	bl	8002958 <HAL_GetTick>
 8008e76:	4602      	mov	r2, r0
 8008e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d0f9      	beq.n	8008e72 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e82:	4b0a      	ldr	r3, [pc, #40]	@ (8008eac <HAL_RCC_OscConfig+0x7b0>)
 8008e84:	4013      	ands	r3, r2
 8008e86:	687a      	ldr	r2, [r7, #4]
 8008e88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008e8a:	00d2      	lsls	r2, r2, #3
 8008e8c:	4906      	ldr	r1, [pc, #24]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008e92:	4b05      	ldr	r3, [pc, #20]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e96:	4a04      	ldr	r2, [pc, #16]	@ (8008ea8 <HAL_RCC_OscConfig+0x7ac>)
 8008e98:	f043 0301 	orr.w	r3, r3, #1
 8008e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3730      	adds	r7, #48	@ 0x30
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	58024400 	.word	0x58024400
 8008eac:	ffff0007 	.word	0xffff0007

08008eb0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d101      	bne.n	8008ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	e19c      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ec4:	4b8a      	ldr	r3, [pc, #552]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f003 030f 	and.w	r3, r3, #15
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d910      	bls.n	8008ef4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ed2:	4b87      	ldr	r3, [pc, #540]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f023 020f 	bic.w	r2, r3, #15
 8008eda:	4985      	ldr	r1, [pc, #532]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ee2:	4b83      	ldr	r3, [pc, #524]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f003 030f 	and.w	r3, r3, #15
 8008eea:	683a      	ldr	r2, [r7, #0]
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d001      	beq.n	8008ef4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	e184      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f003 0304 	and.w	r3, r3, #4
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d010      	beq.n	8008f22 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	691a      	ldr	r2, [r3, #16]
 8008f04:	4b7b      	ldr	r3, [pc, #492]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f06:	699b      	ldr	r3, [r3, #24]
 8008f08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d908      	bls.n	8008f22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008f10:	4b78      	ldr	r3, [pc, #480]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	691b      	ldr	r3, [r3, #16]
 8008f1c:	4975      	ldr	r1, [pc, #468]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f003 0308 	and.w	r3, r3, #8
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d010      	beq.n	8008f50 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	695a      	ldr	r2, [r3, #20]
 8008f32:	4b70      	ldr	r3, [pc, #448]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f34:	69db      	ldr	r3, [r3, #28]
 8008f36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d908      	bls.n	8008f50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f40:	69db      	ldr	r3, [r3, #28]
 8008f42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	695b      	ldr	r3, [r3, #20]
 8008f4a:	496a      	ldr	r1, [pc, #424]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f003 0310 	and.w	r3, r3, #16
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d010      	beq.n	8008f7e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	699a      	ldr	r2, [r3, #24]
 8008f60:	4b64      	ldr	r3, [pc, #400]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f62:	69db      	ldr	r3, [r3, #28]
 8008f64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d908      	bls.n	8008f7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008f6c:	4b61      	ldr	r3, [pc, #388]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f6e:	69db      	ldr	r3, [r3, #28]
 8008f70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	699b      	ldr	r3, [r3, #24]
 8008f78:	495e      	ldr	r1, [pc, #376]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 0320 	and.w	r3, r3, #32
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d010      	beq.n	8008fac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	69da      	ldr	r2, [r3, #28]
 8008f8e:	4b59      	ldr	r3, [pc, #356]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d908      	bls.n	8008fac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008f9a:	4b56      	ldr	r3, [pc, #344]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	69db      	ldr	r3, [r3, #28]
 8008fa6:	4953      	ldr	r1, [pc, #332]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 0302 	and.w	r3, r3, #2
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d010      	beq.n	8008fda <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68da      	ldr	r2, [r3, #12]
 8008fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008fbe:	699b      	ldr	r3, [r3, #24]
 8008fc0:	f003 030f 	and.w	r3, r3, #15
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d908      	bls.n	8008fda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008fc8:	4b4a      	ldr	r3, [pc, #296]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008fca:	699b      	ldr	r3, [r3, #24]
 8008fcc:	f023 020f 	bic.w	r2, r3, #15
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	4947      	ldr	r1, [pc, #284]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 0301 	and.w	r3, r3, #1
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d055      	beq.n	8009092 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008fe6:	4b43      	ldr	r3, [pc, #268]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008fe8:	699b      	ldr	r3, [r3, #24]
 8008fea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	4940      	ldr	r1, [pc, #256]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	d107      	bne.n	8009010 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009000:	4b3c      	ldr	r3, [pc, #240]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009008:	2b00      	cmp	r3, #0
 800900a:	d121      	bne.n	8009050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800900c:	2301      	movs	r3, #1
 800900e:	e0f6      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	2b03      	cmp	r3, #3
 8009016:	d107      	bne.n	8009028 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009018:	4b36      	ldr	r3, [pc, #216]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009020:	2b00      	cmp	r3, #0
 8009022:	d115      	bne.n	8009050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	e0ea      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	2b01      	cmp	r3, #1
 800902e:	d107      	bne.n	8009040 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009030:	4b30      	ldr	r3, [pc, #192]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009038:	2b00      	cmp	r3, #0
 800903a:	d109      	bne.n	8009050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800903c:	2301      	movs	r3, #1
 800903e:	e0de      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009040:	4b2c      	ldr	r3, [pc, #176]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 0304 	and.w	r3, r3, #4
 8009048:	2b00      	cmp	r3, #0
 800904a:	d101      	bne.n	8009050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800904c:	2301      	movs	r3, #1
 800904e:	e0d6      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009050:	4b28      	ldr	r3, [pc, #160]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8009052:	691b      	ldr	r3, [r3, #16]
 8009054:	f023 0207 	bic.w	r2, r3, #7
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	4925      	ldr	r1, [pc, #148]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 800905e:	4313      	orrs	r3, r2
 8009060:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009062:	f7f9 fc79 	bl	8002958 <HAL_GetTick>
 8009066:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009068:	e00a      	b.n	8009080 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800906a:	f7f9 fc75 	bl	8002958 <HAL_GetTick>
 800906e:	4602      	mov	r2, r0
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009078:	4293      	cmp	r3, r2
 800907a:	d901      	bls.n	8009080 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800907c:	2303      	movs	r3, #3
 800907e:	e0be      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009080:	4b1c      	ldr	r3, [pc, #112]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	00db      	lsls	r3, r3, #3
 800908e:	429a      	cmp	r2, r3
 8009090:	d1eb      	bne.n	800906a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0302 	and.w	r3, r3, #2
 800909a:	2b00      	cmp	r3, #0
 800909c:	d010      	beq.n	80090c0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	68da      	ldr	r2, [r3, #12]
 80090a2:	4b14      	ldr	r3, [pc, #80]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 80090a4:	699b      	ldr	r3, [r3, #24]
 80090a6:	f003 030f 	and.w	r3, r3, #15
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d208      	bcs.n	80090c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80090ae:	4b11      	ldr	r3, [pc, #68]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 80090b0:	699b      	ldr	r3, [r3, #24]
 80090b2:	f023 020f 	bic.w	r2, r3, #15
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	490e      	ldr	r1, [pc, #56]	@ (80090f4 <HAL_RCC_ClockConfig+0x244>)
 80090bc:	4313      	orrs	r3, r2
 80090be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80090c0:	4b0b      	ldr	r3, [pc, #44]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f003 030f 	and.w	r3, r3, #15
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d214      	bcs.n	80090f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090ce:	4b08      	ldr	r3, [pc, #32]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f023 020f 	bic.w	r2, r3, #15
 80090d6:	4906      	ldr	r1, [pc, #24]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	4313      	orrs	r3, r2
 80090dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090de:	4b04      	ldr	r3, [pc, #16]	@ (80090f0 <HAL_RCC_ClockConfig+0x240>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 030f 	and.w	r3, r3, #15
 80090e6:	683a      	ldr	r2, [r7, #0]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d005      	beq.n	80090f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	e086      	b.n	80091fe <HAL_RCC_ClockConfig+0x34e>
 80090f0:	52002000 	.word	0x52002000
 80090f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f003 0304 	and.w	r3, r3, #4
 8009100:	2b00      	cmp	r3, #0
 8009102:	d010      	beq.n	8009126 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	691a      	ldr	r2, [r3, #16]
 8009108:	4b3f      	ldr	r3, [pc, #252]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009110:	429a      	cmp	r2, r3
 8009112:	d208      	bcs.n	8009126 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009114:	4b3c      	ldr	r3, [pc, #240]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009116:	699b      	ldr	r3, [r3, #24]
 8009118:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	691b      	ldr	r3, [r3, #16]
 8009120:	4939      	ldr	r1, [pc, #228]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009122:	4313      	orrs	r3, r2
 8009124:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0308 	and.w	r3, r3, #8
 800912e:	2b00      	cmp	r3, #0
 8009130:	d010      	beq.n	8009154 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	695a      	ldr	r2, [r3, #20]
 8009136:	4b34      	ldr	r3, [pc, #208]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009138:	69db      	ldr	r3, [r3, #28]
 800913a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800913e:	429a      	cmp	r2, r3
 8009140:	d208      	bcs.n	8009154 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009142:	4b31      	ldr	r3, [pc, #196]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009144:	69db      	ldr	r3, [r3, #28]
 8009146:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	695b      	ldr	r3, [r3, #20]
 800914e:	492e      	ldr	r1, [pc, #184]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009150:	4313      	orrs	r3, r2
 8009152:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 0310 	and.w	r3, r3, #16
 800915c:	2b00      	cmp	r3, #0
 800915e:	d010      	beq.n	8009182 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	699a      	ldr	r2, [r3, #24]
 8009164:	4b28      	ldr	r3, [pc, #160]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009166:	69db      	ldr	r3, [r3, #28]
 8009168:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800916c:	429a      	cmp	r2, r3
 800916e:	d208      	bcs.n	8009182 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009170:	4b25      	ldr	r3, [pc, #148]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009172:	69db      	ldr	r3, [r3, #28]
 8009174:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	699b      	ldr	r3, [r3, #24]
 800917c:	4922      	ldr	r1, [pc, #136]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 800917e:	4313      	orrs	r3, r2
 8009180:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f003 0320 	and.w	r3, r3, #32
 800918a:	2b00      	cmp	r3, #0
 800918c:	d010      	beq.n	80091b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	69da      	ldr	r2, [r3, #28]
 8009192:	4b1d      	ldr	r3, [pc, #116]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800919a:	429a      	cmp	r2, r3
 800919c:	d208      	bcs.n	80091b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800919e:	4b1a      	ldr	r3, [pc, #104]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 80091a0:	6a1b      	ldr	r3, [r3, #32]
 80091a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	69db      	ldr	r3, [r3, #28]
 80091aa:	4917      	ldr	r1, [pc, #92]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 80091ac:	4313      	orrs	r3, r2
 80091ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80091b0:	f000 f834 	bl	800921c <HAL_RCC_GetSysClockFreq>
 80091b4:	4602      	mov	r2, r0
 80091b6:	4b14      	ldr	r3, [pc, #80]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 80091b8:	699b      	ldr	r3, [r3, #24]
 80091ba:	0a1b      	lsrs	r3, r3, #8
 80091bc:	f003 030f 	and.w	r3, r3, #15
 80091c0:	4912      	ldr	r1, [pc, #72]	@ (800920c <HAL_RCC_ClockConfig+0x35c>)
 80091c2:	5ccb      	ldrb	r3, [r1, r3]
 80091c4:	f003 031f 	and.w	r3, r3, #31
 80091c8:	fa22 f303 	lsr.w	r3, r2, r3
 80091cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80091ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009208 <HAL_RCC_ClockConfig+0x358>)
 80091d0:	699b      	ldr	r3, [r3, #24]
 80091d2:	f003 030f 	and.w	r3, r3, #15
 80091d6:	4a0d      	ldr	r2, [pc, #52]	@ (800920c <HAL_RCC_ClockConfig+0x35c>)
 80091d8:	5cd3      	ldrb	r3, [r2, r3]
 80091da:	f003 031f 	and.w	r3, r3, #31
 80091de:	693a      	ldr	r2, [r7, #16]
 80091e0:	fa22 f303 	lsr.w	r3, r2, r3
 80091e4:	4a0a      	ldr	r2, [pc, #40]	@ (8009210 <HAL_RCC_ClockConfig+0x360>)
 80091e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80091e8:	4a0a      	ldr	r2, [pc, #40]	@ (8009214 <HAL_RCC_ClockConfig+0x364>)
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80091ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009218 <HAL_RCC_ClockConfig+0x368>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7f9 fb66 	bl	80028c4 <HAL_InitTick>
 80091f8:	4603      	mov	r3, r0
 80091fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80091fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3718      	adds	r7, #24
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}
 8009206:	bf00      	nop
 8009208:	58024400 	.word	0x58024400
 800920c:	08012a00 	.word	0x08012a00
 8009210:	24000010 	.word	0x24000010
 8009214:	2400000c 	.word	0x2400000c
 8009218:	24000014 	.word	0x24000014

0800921c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800921c:	b480      	push	{r7}
 800921e:	b089      	sub	sp, #36	@ 0x24
 8009220:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009222:	4bb3      	ldr	r3, [pc, #716]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800922a:	2b18      	cmp	r3, #24
 800922c:	f200 8155 	bhi.w	80094da <HAL_RCC_GetSysClockFreq+0x2be>
 8009230:	a201      	add	r2, pc, #4	@ (adr r2, 8009238 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009236:	bf00      	nop
 8009238:	0800929d 	.word	0x0800929d
 800923c:	080094db 	.word	0x080094db
 8009240:	080094db 	.word	0x080094db
 8009244:	080094db 	.word	0x080094db
 8009248:	080094db 	.word	0x080094db
 800924c:	080094db 	.word	0x080094db
 8009250:	080094db 	.word	0x080094db
 8009254:	080094db 	.word	0x080094db
 8009258:	080092c3 	.word	0x080092c3
 800925c:	080094db 	.word	0x080094db
 8009260:	080094db 	.word	0x080094db
 8009264:	080094db 	.word	0x080094db
 8009268:	080094db 	.word	0x080094db
 800926c:	080094db 	.word	0x080094db
 8009270:	080094db 	.word	0x080094db
 8009274:	080094db 	.word	0x080094db
 8009278:	080092c9 	.word	0x080092c9
 800927c:	080094db 	.word	0x080094db
 8009280:	080094db 	.word	0x080094db
 8009284:	080094db 	.word	0x080094db
 8009288:	080094db 	.word	0x080094db
 800928c:	080094db 	.word	0x080094db
 8009290:	080094db 	.word	0x080094db
 8009294:	080094db 	.word	0x080094db
 8009298:	080092cf 	.word	0x080092cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800929c:	4b94      	ldr	r3, [pc, #592]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f003 0320 	and.w	r3, r3, #32
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d009      	beq.n	80092bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80092a8:	4b91      	ldr	r3, [pc, #580]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	08db      	lsrs	r3, r3, #3
 80092ae:	f003 0303 	and.w	r3, r3, #3
 80092b2:	4a90      	ldr	r2, [pc, #576]	@ (80094f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80092b4:	fa22 f303 	lsr.w	r3, r2, r3
 80092b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80092ba:	e111      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80092bc:	4b8d      	ldr	r3, [pc, #564]	@ (80094f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80092be:	61bb      	str	r3, [r7, #24]
      break;
 80092c0:	e10e      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80092c2:	4b8d      	ldr	r3, [pc, #564]	@ (80094f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80092c4:	61bb      	str	r3, [r7, #24]
      break;
 80092c6:	e10b      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80092c8:	4b8c      	ldr	r3, [pc, #560]	@ (80094fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80092ca:	61bb      	str	r3, [r7, #24]
      break;
 80092cc:	e108      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092ce:	4b88      	ldr	r3, [pc, #544]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d2:	f003 0303 	and.w	r3, r3, #3
 80092d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80092d8:	4b85      	ldr	r3, [pc, #532]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092dc:	091b      	lsrs	r3, r3, #4
 80092de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80092e4:	4b82      	ldr	r3, [pc, #520]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e8:	f003 0301 	and.w	r3, r3, #1
 80092ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80092ee:	4b80      	ldr	r3, [pc, #512]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092f2:	08db      	lsrs	r3, r3, #3
 80092f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	fb02 f303 	mul.w	r3, r2, r3
 80092fe:	ee07 3a90 	vmov	s15, r3
 8009302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009306:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	2b00      	cmp	r3, #0
 800930e:	f000 80e1 	beq.w	80094d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	2b02      	cmp	r3, #2
 8009316:	f000 8083 	beq.w	8009420 <HAL_RCC_GetSysClockFreq+0x204>
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	2b02      	cmp	r3, #2
 800931e:	f200 80a1 	bhi.w	8009464 <HAL_RCC_GetSysClockFreq+0x248>
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d003      	beq.n	8009330 <HAL_RCC_GetSysClockFreq+0x114>
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	2b01      	cmp	r3, #1
 800932c:	d056      	beq.n	80093dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800932e:	e099      	b.n	8009464 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009330:	4b6f      	ldr	r3, [pc, #444]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 0320 	and.w	r3, r3, #32
 8009338:	2b00      	cmp	r3, #0
 800933a:	d02d      	beq.n	8009398 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800933c:	4b6c      	ldr	r3, [pc, #432]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	08db      	lsrs	r3, r3, #3
 8009342:	f003 0303 	and.w	r3, r3, #3
 8009346:	4a6b      	ldr	r2, [pc, #428]	@ (80094f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009348:	fa22 f303 	lsr.w	r3, r2, r3
 800934c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	ee07 3a90 	vmov	s15, r3
 8009354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	ee07 3a90 	vmov	s15, r3
 800935e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009366:	4b62      	ldr	r3, [pc, #392]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800936e:	ee07 3a90 	vmov	s15, r3
 8009372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009376:	ed97 6a02 	vldr	s12, [r7, #8]
 800937a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800937e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800938a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800938e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009392:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009396:	e087      	b.n	80094a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	ee07 3a90 	vmov	s15, r3
 800939e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009504 <HAL_RCC_GetSysClockFreq+0x2e8>
 80093a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093aa:	4b51      	ldr	r3, [pc, #324]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b2:	ee07 3a90 	vmov	s15, r3
 80093b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80093be:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009500 <HAL_RCC_GetSysClockFreq+0x2e4>
 80093c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80093da:	e065      	b.n	80094a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	ee07 3a90 	vmov	s15, r3
 80093e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009508 <HAL_RCC_GetSysClockFreq+0x2ec>
 80093ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093ee:	4b40      	ldr	r3, [pc, #256]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093f6:	ee07 3a90 	vmov	s15, r3
 80093fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8009402:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009500 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800940a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800940e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800941a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800941e:	e043      	b.n	80094a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	ee07 3a90 	vmov	s15, r3
 8009426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800942a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800950c <HAL_RCC_GetSysClockFreq+0x2f0>
 800942e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009432:	4b2f      	ldr	r3, [pc, #188]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800943a:	ee07 3a90 	vmov	s15, r3
 800943e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009442:	ed97 6a02 	vldr	s12, [r7, #8]
 8009446:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800944a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800944e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800945a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800945e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009462:	e021      	b.n	80094a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	ee07 3a90 	vmov	s15, r3
 800946a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800946e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009508 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009476:	4b1e      	ldr	r3, [pc, #120]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800947a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800947e:	ee07 3a90 	vmov	s15, r3
 8009482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009486:	ed97 6a02 	vldr	s12, [r7, #8]
 800948a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800948e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800949a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800949e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80094a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80094a8:	4b11      	ldr	r3, [pc, #68]	@ (80094f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ac:	0a5b      	lsrs	r3, r3, #9
 80094ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094b2:	3301      	adds	r3, #1
 80094b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	ee07 3a90 	vmov	s15, r3
 80094bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80094c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80094c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094cc:	ee17 3a90 	vmov	r3, s15
 80094d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80094d2:	e005      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80094d4:	2300      	movs	r3, #0
 80094d6:	61bb      	str	r3, [r7, #24]
      break;
 80094d8:	e002      	b.n	80094e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80094da:	4b07      	ldr	r3, [pc, #28]	@ (80094f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80094dc:	61bb      	str	r3, [r7, #24]
      break;
 80094de:	bf00      	nop
  }

  return sysclockfreq;
 80094e0:	69bb      	ldr	r3, [r7, #24]
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3724      	adds	r7, #36	@ 0x24
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop
 80094f0:	58024400 	.word	0x58024400
 80094f4:	03d09000 	.word	0x03d09000
 80094f8:	003d0900 	.word	0x003d0900
 80094fc:	016e3600 	.word	0x016e3600
 8009500:	46000000 	.word	0x46000000
 8009504:	4c742400 	.word	0x4c742400
 8009508:	4a742400 	.word	0x4a742400
 800950c:	4bb71b00 	.word	0x4bb71b00

08009510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009516:	f7ff fe81 	bl	800921c <HAL_RCC_GetSysClockFreq>
 800951a:	4602      	mov	r2, r0
 800951c:	4b10      	ldr	r3, [pc, #64]	@ (8009560 <HAL_RCC_GetHCLKFreq+0x50>)
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	0a1b      	lsrs	r3, r3, #8
 8009522:	f003 030f 	and.w	r3, r3, #15
 8009526:	490f      	ldr	r1, [pc, #60]	@ (8009564 <HAL_RCC_GetHCLKFreq+0x54>)
 8009528:	5ccb      	ldrb	r3, [r1, r3]
 800952a:	f003 031f 	and.w	r3, r3, #31
 800952e:	fa22 f303 	lsr.w	r3, r2, r3
 8009532:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009534:	4b0a      	ldr	r3, [pc, #40]	@ (8009560 <HAL_RCC_GetHCLKFreq+0x50>)
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	f003 030f 	and.w	r3, r3, #15
 800953c:	4a09      	ldr	r2, [pc, #36]	@ (8009564 <HAL_RCC_GetHCLKFreq+0x54>)
 800953e:	5cd3      	ldrb	r3, [r2, r3]
 8009540:	f003 031f 	and.w	r3, r3, #31
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	fa22 f303 	lsr.w	r3, r2, r3
 800954a:	4a07      	ldr	r2, [pc, #28]	@ (8009568 <HAL_RCC_GetHCLKFreq+0x58>)
 800954c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800954e:	4a07      	ldr	r2, [pc, #28]	@ (800956c <HAL_RCC_GetHCLKFreq+0x5c>)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009554:	4b04      	ldr	r3, [pc, #16]	@ (8009568 <HAL_RCC_GetHCLKFreq+0x58>)
 8009556:	681b      	ldr	r3, [r3, #0]
}
 8009558:	4618      	mov	r0, r3
 800955a:	3708      	adds	r7, #8
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}
 8009560:	58024400 	.word	0x58024400
 8009564:	08012a00 	.word	0x08012a00
 8009568:	24000010 	.word	0x24000010
 800956c:	2400000c 	.word	0x2400000c

08009570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009574:	f7ff ffcc 	bl	8009510 <HAL_RCC_GetHCLKFreq>
 8009578:	4602      	mov	r2, r0
 800957a:	4b06      	ldr	r3, [pc, #24]	@ (8009594 <HAL_RCC_GetPCLK1Freq+0x24>)
 800957c:	69db      	ldr	r3, [r3, #28]
 800957e:	091b      	lsrs	r3, r3, #4
 8009580:	f003 0307 	and.w	r3, r3, #7
 8009584:	4904      	ldr	r1, [pc, #16]	@ (8009598 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009586:	5ccb      	ldrb	r3, [r1, r3]
 8009588:	f003 031f 	and.w	r3, r3, #31
 800958c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009590:	4618      	mov	r0, r3
 8009592:	bd80      	pop	{r7, pc}
 8009594:	58024400 	.word	0x58024400
 8009598:	08012a00 	.word	0x08012a00

0800959c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80095a0:	f7ff ffb6 	bl	8009510 <HAL_RCC_GetHCLKFreq>
 80095a4:	4602      	mov	r2, r0
 80095a6:	4b06      	ldr	r3, [pc, #24]	@ (80095c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80095a8:	69db      	ldr	r3, [r3, #28]
 80095aa:	0a1b      	lsrs	r3, r3, #8
 80095ac:	f003 0307 	and.w	r3, r3, #7
 80095b0:	4904      	ldr	r1, [pc, #16]	@ (80095c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80095b2:	5ccb      	ldrb	r3, [r1, r3]
 80095b4:	f003 031f 	and.w	r3, r3, #31
 80095b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80095bc:	4618      	mov	r0, r3
 80095be:	bd80      	pop	{r7, pc}
 80095c0:	58024400 	.word	0x58024400
 80095c4:	08012a00 	.word	0x08012a00

080095c8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80095c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095cc:	b0c6      	sub	sp, #280	@ 0x118
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80095d4:	2300      	movs	r3, #0
 80095d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80095da:	2300      	movs	r3, #0
 80095dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80095e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80095ec:	2500      	movs	r5, #0
 80095ee:	ea54 0305 	orrs.w	r3, r4, r5
 80095f2:	d049      	beq.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80095f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095fe:	d02f      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009600:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009604:	d828      	bhi.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800960a:	d01a      	beq.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800960c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009610:	d822      	bhi.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009612:	2b00      	cmp	r3, #0
 8009614:	d003      	beq.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009616:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800961a:	d007      	beq.n	800962c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800961c:	e01c      	b.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800961e:	4bab      	ldr	r3, [pc, #684]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009622:	4aaa      	ldr	r2, [pc, #680]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009628:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800962a:	e01a      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800962c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009630:	3308      	adds	r3, #8
 8009632:	2102      	movs	r1, #2
 8009634:	4618      	mov	r0, r3
 8009636:	f002 fa49 	bl	800bacc <RCCEx_PLL2_Config>
 800963a:	4603      	mov	r3, r0
 800963c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009640:	e00f      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009646:	3328      	adds	r3, #40	@ 0x28
 8009648:	2102      	movs	r1, #2
 800964a:	4618      	mov	r0, r3
 800964c:	f002 faf0 	bl	800bc30 <RCCEx_PLL3_Config>
 8009650:	4603      	mov	r3, r0
 8009652:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009656:	e004      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009658:	2301      	movs	r3, #1
 800965a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800965e:	e000      	b.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009662:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10a      	bne.n	8009680 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800966a:	4b98      	ldr	r3, [pc, #608]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800966c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800966e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009678:	4a94      	ldr	r2, [pc, #592]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800967a:	430b      	orrs	r3, r1
 800967c:	6513      	str	r3, [r2, #80]	@ 0x50
 800967e:	e003      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009680:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009684:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800968c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009690:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009694:	f04f 0900 	mov.w	r9, #0
 8009698:	ea58 0309 	orrs.w	r3, r8, r9
 800969c:	d047      	beq.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800969e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096a4:	2b04      	cmp	r3, #4
 80096a6:	d82a      	bhi.n	80096fe <HAL_RCCEx_PeriphCLKConfig+0x136>
 80096a8:	a201      	add	r2, pc, #4	@ (adr r2, 80096b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80096aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ae:	bf00      	nop
 80096b0:	080096c5 	.word	0x080096c5
 80096b4:	080096d3 	.word	0x080096d3
 80096b8:	080096e9 	.word	0x080096e9
 80096bc:	08009707 	.word	0x08009707
 80096c0:	08009707 	.word	0x08009707
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096c4:	4b81      	ldr	r3, [pc, #516]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80096c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c8:	4a80      	ldr	r2, [pc, #512]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80096ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80096d0:	e01a      	b.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096d6:	3308      	adds	r3, #8
 80096d8:	2100      	movs	r1, #0
 80096da:	4618      	mov	r0, r3
 80096dc:	f002 f9f6 	bl	800bacc <RCCEx_PLL2_Config>
 80096e0:	4603      	mov	r3, r0
 80096e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80096e6:	e00f      	b.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80096e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ec:	3328      	adds	r3, #40	@ 0x28
 80096ee:	2100      	movs	r1, #0
 80096f0:	4618      	mov	r0, r3
 80096f2:	f002 fa9d 	bl	800bc30 <RCCEx_PLL3_Config>
 80096f6:	4603      	mov	r3, r0
 80096f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80096fc:	e004      	b.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009704:	e000      	b.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009706:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009708:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800970c:	2b00      	cmp	r3, #0
 800970e:	d10a      	bne.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009710:	4b6e      	ldr	r3, [pc, #440]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009714:	f023 0107 	bic.w	r1, r3, #7
 8009718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800971c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800971e:	4a6b      	ldr	r2, [pc, #428]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009720:	430b      	orrs	r3, r1
 8009722:	6513      	str	r3, [r2, #80]	@ 0x50
 8009724:	e003      	b.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009726:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800972a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800972e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009736:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800973a:	f04f 0b00 	mov.w	fp, #0
 800973e:	ea5a 030b 	orrs.w	r3, sl, fp
 8009742:	d05b      	beq.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009748:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800974c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009750:	d03b      	beq.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x202>
 8009752:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009756:	d834      	bhi.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009758:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800975c:	d037      	beq.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x206>
 800975e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009762:	d82e      	bhi.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009764:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009768:	d033      	beq.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800976a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800976e:	d828      	bhi.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009770:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009774:	d01a      	beq.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8009776:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800977a:	d822      	bhi.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800977c:	2b00      	cmp	r3, #0
 800977e:	d003      	beq.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009780:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009784:	d007      	beq.n	8009796 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8009786:	e01c      	b.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009788:	4b50      	ldr	r3, [pc, #320]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800978a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978c:	4a4f      	ldr	r2, [pc, #316]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800978e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009794:	e01e      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800979a:	3308      	adds	r3, #8
 800979c:	2100      	movs	r1, #0
 800979e:	4618      	mov	r0, r3
 80097a0:	f002 f994 	bl	800bacc <RCCEx_PLL2_Config>
 80097a4:	4603      	mov	r3, r0
 80097a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80097aa:	e013      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80097ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097b0:	3328      	adds	r3, #40	@ 0x28
 80097b2:	2100      	movs	r1, #0
 80097b4:	4618      	mov	r0, r3
 80097b6:	f002 fa3b 	bl	800bc30 <RCCEx_PLL3_Config>
 80097ba:	4603      	mov	r3, r0
 80097bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80097c0:	e008      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80097c2:	2301      	movs	r3, #1
 80097c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80097c8:	e004      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80097ca:	bf00      	nop
 80097cc:	e002      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80097ce:	bf00      	nop
 80097d0:	e000      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80097d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d10b      	bne.n	80097f4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80097dc:	4b3b      	ldr	r3, [pc, #236]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80097de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097e0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80097e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80097ec:	4a37      	ldr	r2, [pc, #220]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80097ee:	430b      	orrs	r3, r1
 80097f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80097f2:	e003      	b.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80097fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009804:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009808:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800980c:	2300      	movs	r3, #0
 800980e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009812:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009816:	460b      	mov	r3, r1
 8009818:	4313      	orrs	r3, r2
 800981a:	d05d      	beq.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800981c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009820:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009824:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009828:	d03b      	beq.n	80098a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800982a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800982e:	d834      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009830:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009834:	d037      	beq.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8009836:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800983a:	d82e      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800983c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009840:	d033      	beq.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8009842:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009846:	d828      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009848:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800984c:	d01a      	beq.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800984e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009852:	d822      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009854:	2b00      	cmp	r3, #0
 8009856:	d003      	beq.n	8009860 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800985c:	d007      	beq.n	800986e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800985e:	e01c      	b.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009860:	4b1a      	ldr	r3, [pc, #104]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009864:	4a19      	ldr	r2, [pc, #100]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800986a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800986c:	e01e      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800986e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009872:	3308      	adds	r3, #8
 8009874:	2100      	movs	r1, #0
 8009876:	4618      	mov	r0, r3
 8009878:	f002 f928 	bl	800bacc <RCCEx_PLL2_Config>
 800987c:	4603      	mov	r3, r0
 800987e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009882:	e013      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009888:	3328      	adds	r3, #40	@ 0x28
 800988a:	2100      	movs	r1, #0
 800988c:	4618      	mov	r0, r3
 800988e:	f002 f9cf 	bl	800bc30 <RCCEx_PLL3_Config>
 8009892:	4603      	mov	r3, r0
 8009894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009898:	e008      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800989a:	2301      	movs	r3, #1
 800989c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80098a0:	e004      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80098a2:	bf00      	nop
 80098a4:	e002      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80098a6:	bf00      	nop
 80098a8:	e000      	b.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80098aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d10d      	bne.n	80098d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80098b4:	4b05      	ldr	r3, [pc, #20]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098b8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80098bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098c0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80098c4:	4a01      	ldr	r2, [pc, #4]	@ (80098cc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098c6:	430b      	orrs	r3, r1
 80098c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80098ca:	e005      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80098cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80098d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80098e4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80098e8:	2300      	movs	r3, #0
 80098ea:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80098ee:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80098f2:	460b      	mov	r3, r1
 80098f4:	4313      	orrs	r3, r2
 80098f6:	d03a      	beq.n	800996e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80098f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098fe:	2b30      	cmp	r3, #48	@ 0x30
 8009900:	d01f      	beq.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8009902:	2b30      	cmp	r3, #48	@ 0x30
 8009904:	d819      	bhi.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8009906:	2b20      	cmp	r3, #32
 8009908:	d00c      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800990a:	2b20      	cmp	r3, #32
 800990c:	d815      	bhi.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800990e:	2b00      	cmp	r3, #0
 8009910:	d019      	beq.n	8009946 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009912:	2b10      	cmp	r3, #16
 8009914:	d111      	bne.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009916:	4baa      	ldr	r3, [pc, #680]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800991a:	4aa9      	ldr	r2, [pc, #676]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800991c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009920:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009922:	e011      	b.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009928:	3308      	adds	r3, #8
 800992a:	2102      	movs	r1, #2
 800992c:	4618      	mov	r0, r3
 800992e:	f002 f8cd 	bl	800bacc <RCCEx_PLL2_Config>
 8009932:	4603      	mov	r3, r0
 8009934:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009938:	e006      	b.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009940:	e002      	b.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009942:	bf00      	nop
 8009944:	e000      	b.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009946:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009948:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10a      	bne.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009950:	4b9b      	ldr	r3, [pc, #620]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009954:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800995c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800995e:	4a98      	ldr	r2, [pc, #608]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009960:	430b      	orrs	r3, r1
 8009962:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009964:	e003      	b.n	800996e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009966:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800996a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800996e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009976:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800997a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800997e:	2300      	movs	r3, #0
 8009980:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009984:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009988:	460b      	mov	r3, r1
 800998a:	4313      	orrs	r3, r2
 800998c:	d051      	beq.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800998e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009994:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009998:	d035      	beq.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800999a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800999e:	d82e      	bhi.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x436>
 80099a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80099a4:	d031      	beq.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x442>
 80099a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80099aa:	d828      	bhi.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x436>
 80099ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099b0:	d01a      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80099b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099b6:	d822      	bhi.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x436>
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d003      	beq.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80099bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099c0:	d007      	beq.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80099c2:	e01c      	b.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099c4:	4b7e      	ldr	r3, [pc, #504]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c8:	4a7d      	ldr	r2, [pc, #500]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80099d0:	e01c      	b.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099d6:	3308      	adds	r3, #8
 80099d8:	2100      	movs	r1, #0
 80099da:	4618      	mov	r0, r3
 80099dc:	f002 f876 	bl	800bacc <RCCEx_PLL2_Config>
 80099e0:	4603      	mov	r3, r0
 80099e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80099e6:	e011      	b.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099ec:	3328      	adds	r3, #40	@ 0x28
 80099ee:	2100      	movs	r1, #0
 80099f0:	4618      	mov	r0, r3
 80099f2:	f002 f91d 	bl	800bc30 <RCCEx_PLL3_Config>
 80099f6:	4603      	mov	r3, r0
 80099f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80099fc:	e006      	b.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009a04:	e002      	b.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009a06:	bf00      	nop
 8009a08:	e000      	b.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d10a      	bne.n	8009a2a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009a14:	4b6a      	ldr	r3, [pc, #424]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a18:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a22:	4a67      	ldr	r2, [pc, #412]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009a24:	430b      	orrs	r3, r1
 8009a26:	6513      	str	r3, [r2, #80]	@ 0x50
 8009a28:	e003      	b.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009a3e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a42:	2300      	movs	r3, #0
 8009a44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009a48:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	d053      	beq.n	8009afa <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a5c:	d033      	beq.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8009a5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a62:	d82c      	bhi.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a68:	d02f      	beq.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009a6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a6e:	d826      	bhi.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a74:	d02b      	beq.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009a76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a7a:	d820      	bhi.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a80:	d012      	beq.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8009a82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a86:	d81a      	bhi.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d022      	beq.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a90:	d115      	bne.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a96:	3308      	adds	r3, #8
 8009a98:	2101      	movs	r1, #1
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f002 f816 	bl	800bacc <RCCEx_PLL2_Config>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009aa6:	e015      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009aa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aac:	3328      	adds	r3, #40	@ 0x28
 8009aae:	2101      	movs	r1, #1
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f002 f8bd 	bl	800bc30 <RCCEx_PLL3_Config>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009abc:	e00a      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009ac4:	e006      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009ac6:	bf00      	nop
 8009ac8:	e004      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009aca:	bf00      	nop
 8009acc:	e002      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009ace:	bf00      	nop
 8009ad0:	e000      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009ad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ad4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d10a      	bne.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009adc:	4b38      	ldr	r3, [pc, #224]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ae0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009aea:	4a35      	ldr	r2, [pc, #212]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009aec:	430b      	orrs	r3, r1
 8009aee:	6513      	str	r3, [r2, #80]	@ 0x50
 8009af0:	e003      	b.n	8009afa <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009af2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009af6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b02:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009b06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009b10:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009b14:	460b      	mov	r3, r1
 8009b16:	4313      	orrs	r3, r2
 8009b18:	d058      	beq.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009b22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b26:	d033      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b2c:	d82c      	bhi.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b32:	d02f      	beq.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b38:	d826      	bhi.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009b3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009b3e:	d02b      	beq.n	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009b40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009b44:	d820      	bhi.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009b46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b4a:	d012      	beq.n	8009b72 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8009b4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b50:	d81a      	bhi.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d022      	beq.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009b56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b5a:	d115      	bne.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b60:	3308      	adds	r3, #8
 8009b62:	2101      	movs	r1, #1
 8009b64:	4618      	mov	r0, r3
 8009b66:	f001 ffb1 	bl	800bacc <RCCEx_PLL2_Config>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009b70:	e015      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b76:	3328      	adds	r3, #40	@ 0x28
 8009b78:	2101      	movs	r1, #1
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f002 f858 	bl	800bc30 <RCCEx_PLL3_Config>
 8009b80:	4603      	mov	r3, r0
 8009b82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009b86:	e00a      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009b8e:	e006      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b90:	bf00      	nop
 8009b92:	e004      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b94:	bf00      	nop
 8009b96:	e002      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b98:	bf00      	nop
 8009b9a:	e000      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d10e      	bne.n	8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009ba6:	4b06      	ldr	r3, [pc, #24]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009baa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bb2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009bb6:	4a02      	ldr	r2, [pc, #8]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009bb8:	430b      	orrs	r3, r1
 8009bba:	6593      	str	r3, [r2, #88]	@ 0x58
 8009bbc:	e006      	b.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x604>
 8009bbe:	bf00      	nop
 8009bc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009bc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bdc:	2300      	movs	r3, #0
 8009bde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009be2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009be6:	460b      	mov	r3, r1
 8009be8:	4313      	orrs	r3, r2
 8009bea:	d037      	beq.n	8009c5c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009bec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bf6:	d00e      	beq.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bfc:	d816      	bhi.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d018      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009c02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c06:	d111      	bne.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c08:	4bc4      	ldr	r3, [pc, #784]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0c:	4ac3      	ldr	r2, [pc, #780]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009c14:	e00f      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c1a:	3308      	adds	r3, #8
 8009c1c:	2101      	movs	r1, #1
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f001 ff54 	bl	800bacc <RCCEx_PLL2_Config>
 8009c24:	4603      	mov	r3, r0
 8009c26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009c2a:	e004      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009c32:	e000      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009c34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10a      	bne.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009c3e:	4bb7      	ldr	r3, [pc, #732]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c42:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009c46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c4c:	4ab3      	ldr	r2, [pc, #716]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c4e:	430b      	orrs	r3, r1
 8009c50:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c52:	e003      	b.n	8009c5c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c64:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009c68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c72:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009c76:	460b      	mov	r3, r1
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	d039      	beq.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009c7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c82:	2b03      	cmp	r3, #3
 8009c84:	d81c      	bhi.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009c86:	a201      	add	r2, pc, #4	@ (adr r2, 8009c8c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c8c:	08009cc9 	.word	0x08009cc9
 8009c90:	08009c9d 	.word	0x08009c9d
 8009c94:	08009cab 	.word	0x08009cab
 8009c98:	08009cc9 	.word	0x08009cc9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c9c:	4b9f      	ldr	r3, [pc, #636]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca0:	4a9e      	ldr	r2, [pc, #632]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ca8:	e00f      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cae:	3308      	adds	r3, #8
 8009cb0:	2102      	movs	r1, #2
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f001 ff0a 	bl	800bacc <RCCEx_PLL2_Config>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009cbe:	e004      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009cc6:	e000      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d10a      	bne.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009cd2:	4b92      	ldr	r3, [pc, #584]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cd6:	f023 0103 	bic.w	r1, r3, #3
 8009cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ce0:	4a8e      	ldr	r2, [pc, #568]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ce2:	430b      	orrs	r3, r1
 8009ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ce6:	e003      	b.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ce8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009cfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009d00:	2300      	movs	r3, #0
 8009d02:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009d06:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	f000 8099 	beq.w	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d12:	4b83      	ldr	r3, [pc, #524]	@ (8009f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a82      	ldr	r2, [pc, #520]	@ (8009f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d1c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d1e:	f7f8 fe1b 	bl	8002958 <HAL_GetTick>
 8009d22:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d26:	e00b      	b.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d28:	f7f8 fe16 	bl	8002958 <HAL_GetTick>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	2b64      	cmp	r3, #100	@ 0x64
 8009d36:	d903      	bls.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009d38:	2303      	movs	r3, #3
 8009d3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009d3e:	e005      	b.n	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d40:	4b77      	ldr	r3, [pc, #476]	@ (8009f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d0ed      	beq.n	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009d4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d173      	bne.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009d54:	4b71      	ldr	r3, [pc, #452]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009d60:	4053      	eors	r3, r2
 8009d62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d015      	beq.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009d6a:	4b6c      	ldr	r3, [pc, #432]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d72:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009d76:	4b69      	ldr	r3, [pc, #420]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d7a:	4a68      	ldr	r2, [pc, #416]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d80:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009d82:	4b66      	ldr	r3, [pc, #408]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d86:	4a65      	ldr	r2, [pc, #404]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d8c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009d8e:	4a63      	ldr	r2, [pc, #396]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d94:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009da2:	d118      	bne.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009da4:	f7f8 fdd8 	bl	8002958 <HAL_GetTick>
 8009da8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009dac:	e00d      	b.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dae:	f7f8 fdd3 	bl	8002958 <HAL_GetTick>
 8009db2:	4602      	mov	r2, r0
 8009db4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009db8:	1ad2      	subs	r2, r2, r3
 8009dba:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d903      	bls.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009dc2:	2303      	movs	r3, #3
 8009dc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8009dc8:	e005      	b.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009dca:	4b54      	ldr	r3, [pc, #336]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009dce:	f003 0302 	and.w	r3, r3, #2
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d0eb      	beq.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009dd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d129      	bne.n	8009e32 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009dde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009de2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009de6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009dea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dee:	d10e      	bne.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009df0:	4b4a      	ldr	r3, [pc, #296]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009df2:	691b      	ldr	r3, [r3, #16]
 8009df4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009dfc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009e00:	091a      	lsrs	r2, r3, #4
 8009e02:	4b48      	ldr	r3, [pc, #288]	@ (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009e04:	4013      	ands	r3, r2
 8009e06:	4a45      	ldr	r2, [pc, #276]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e08:	430b      	orrs	r3, r1
 8009e0a:	6113      	str	r3, [r2, #16]
 8009e0c:	e005      	b.n	8009e1a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8009e0e:	4b43      	ldr	r3, [pc, #268]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e10:	691b      	ldr	r3, [r3, #16]
 8009e12:	4a42      	ldr	r2, [pc, #264]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009e18:	6113      	str	r3, [r2, #16]
 8009e1a:	4b40      	ldr	r3, [pc, #256]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e1c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009e26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e2a:	4a3c      	ldr	r2, [pc, #240]	@ (8009f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e2c:	430b      	orrs	r3, r1
 8009e2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e30:	e008      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009e32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8009e3a:	e003      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	f002 0301 	and.w	r3, r2, #1
 8009e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009e54:	2300      	movs	r3, #0
 8009e56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009e5a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009e5e:	460b      	mov	r3, r1
 8009e60:	4313      	orrs	r3, r2
 8009e62:	f000 808f 	beq.w	8009f84 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009e66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e6c:	2b28      	cmp	r3, #40	@ 0x28
 8009e6e:	d871      	bhi.n	8009f54 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8009e70:	a201      	add	r2, pc, #4	@ (adr r2, 8009e78 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8009e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e76:	bf00      	nop
 8009e78:	08009f5d 	.word	0x08009f5d
 8009e7c:	08009f55 	.word	0x08009f55
 8009e80:	08009f55 	.word	0x08009f55
 8009e84:	08009f55 	.word	0x08009f55
 8009e88:	08009f55 	.word	0x08009f55
 8009e8c:	08009f55 	.word	0x08009f55
 8009e90:	08009f55 	.word	0x08009f55
 8009e94:	08009f55 	.word	0x08009f55
 8009e98:	08009f29 	.word	0x08009f29
 8009e9c:	08009f55 	.word	0x08009f55
 8009ea0:	08009f55 	.word	0x08009f55
 8009ea4:	08009f55 	.word	0x08009f55
 8009ea8:	08009f55 	.word	0x08009f55
 8009eac:	08009f55 	.word	0x08009f55
 8009eb0:	08009f55 	.word	0x08009f55
 8009eb4:	08009f55 	.word	0x08009f55
 8009eb8:	08009f3f 	.word	0x08009f3f
 8009ebc:	08009f55 	.word	0x08009f55
 8009ec0:	08009f55 	.word	0x08009f55
 8009ec4:	08009f55 	.word	0x08009f55
 8009ec8:	08009f55 	.word	0x08009f55
 8009ecc:	08009f55 	.word	0x08009f55
 8009ed0:	08009f55 	.word	0x08009f55
 8009ed4:	08009f55 	.word	0x08009f55
 8009ed8:	08009f5d 	.word	0x08009f5d
 8009edc:	08009f55 	.word	0x08009f55
 8009ee0:	08009f55 	.word	0x08009f55
 8009ee4:	08009f55 	.word	0x08009f55
 8009ee8:	08009f55 	.word	0x08009f55
 8009eec:	08009f55 	.word	0x08009f55
 8009ef0:	08009f55 	.word	0x08009f55
 8009ef4:	08009f55 	.word	0x08009f55
 8009ef8:	08009f5d 	.word	0x08009f5d
 8009efc:	08009f55 	.word	0x08009f55
 8009f00:	08009f55 	.word	0x08009f55
 8009f04:	08009f55 	.word	0x08009f55
 8009f08:	08009f55 	.word	0x08009f55
 8009f0c:	08009f55 	.word	0x08009f55
 8009f10:	08009f55 	.word	0x08009f55
 8009f14:	08009f55 	.word	0x08009f55
 8009f18:	08009f5d 	.word	0x08009f5d
 8009f1c:	58024400 	.word	0x58024400
 8009f20:	58024800 	.word	0x58024800
 8009f24:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f2c:	3308      	adds	r3, #8
 8009f2e:	2101      	movs	r1, #1
 8009f30:	4618      	mov	r0, r3
 8009f32:	f001 fdcb 	bl	800bacc <RCCEx_PLL2_Config>
 8009f36:	4603      	mov	r3, r0
 8009f38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009f3c:	e00f      	b.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f42:	3328      	adds	r3, #40	@ 0x28
 8009f44:	2101      	movs	r1, #1
 8009f46:	4618      	mov	r0, r3
 8009f48:	f001 fe72 	bl	800bc30 <RCCEx_PLL3_Config>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009f52:	e004      	b.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009f5a:	e000      	b.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d10a      	bne.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009f66:	4bbf      	ldr	r3, [pc, #764]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f6a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009f74:	4abb      	ldr	r2, [pc, #748]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009f76:	430b      	orrs	r3, r1
 8009f78:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f7a:	e003      	b.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009f84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8c:	f002 0302 	and.w	r3, r2, #2
 8009f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f94:	2300      	movs	r3, #0
 8009f96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f9a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	d041      	beq.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009faa:	2b05      	cmp	r3, #5
 8009fac:	d824      	bhi.n	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8009fae:	a201      	add	r2, pc, #4	@ (adr r2, 8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8009fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb4:	0800a001 	.word	0x0800a001
 8009fb8:	08009fcd 	.word	0x08009fcd
 8009fbc:	08009fe3 	.word	0x08009fe3
 8009fc0:	0800a001 	.word	0x0800a001
 8009fc4:	0800a001 	.word	0x0800a001
 8009fc8:	0800a001 	.word	0x0800a001
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fd0:	3308      	adds	r3, #8
 8009fd2:	2101      	movs	r1, #1
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f001 fd79 	bl	800bacc <RCCEx_PLL2_Config>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009fe0:	e00f      	b.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fe6:	3328      	adds	r3, #40	@ 0x28
 8009fe8:	2101      	movs	r1, #1
 8009fea:	4618      	mov	r0, r3
 8009fec:	f001 fe20 	bl	800bc30 <RCCEx_PLL3_Config>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009ff6:	e004      	b.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009ffe:	e000      	b.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800a000:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a002:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a006:	2b00      	cmp	r3, #0
 800a008:	d10a      	bne.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a00a:	4b96      	ldr	r3, [pc, #600]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a00c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a00e:	f023 0107 	bic.w	r1, r3, #7
 800a012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a018:	4a92      	ldr	r2, [pc, #584]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a01a:	430b      	orrs	r3, r1
 800a01c:	6553      	str	r3, [r2, #84]	@ 0x54
 800a01e:	e003      	b.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a020:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a024:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a030:	f002 0304 	and.w	r3, r2, #4
 800a034:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a038:	2300      	movs	r3, #0
 800a03a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a03e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a042:	460b      	mov	r3, r1
 800a044:	4313      	orrs	r3, r2
 800a046:	d044      	beq.n	800a0d2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a04c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a050:	2b05      	cmp	r3, #5
 800a052:	d825      	bhi.n	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800a054:	a201      	add	r2, pc, #4	@ (adr r2, 800a05c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800a056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a05a:	bf00      	nop
 800a05c:	0800a0a9 	.word	0x0800a0a9
 800a060:	0800a075 	.word	0x0800a075
 800a064:	0800a08b 	.word	0x0800a08b
 800a068:	0800a0a9 	.word	0x0800a0a9
 800a06c:	0800a0a9 	.word	0x0800a0a9
 800a070:	0800a0a9 	.word	0x0800a0a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a078:	3308      	adds	r3, #8
 800a07a:	2101      	movs	r1, #1
 800a07c:	4618      	mov	r0, r3
 800a07e:	f001 fd25 	bl	800bacc <RCCEx_PLL2_Config>
 800a082:	4603      	mov	r3, r0
 800a084:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a088:	e00f      	b.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a08a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a08e:	3328      	adds	r3, #40	@ 0x28
 800a090:	2101      	movs	r1, #1
 800a092:	4618      	mov	r0, r3
 800a094:	f001 fdcc 	bl	800bc30 <RCCEx_PLL3_Config>
 800a098:	4603      	mov	r3, r0
 800a09a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a09e:	e004      	b.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a0a6:	e000      	b.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800a0a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d10b      	bne.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a0b2:	4b6c      	ldr	r3, [pc, #432]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a0b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0b6:	f023 0107 	bic.w	r1, r3, #7
 800a0ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0c2:	4a68      	ldr	r2, [pc, #416]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a0c4:	430b      	orrs	r3, r1
 800a0c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0c8:	e003      	b.n	800a0d2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a0ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a0d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0da:	f002 0320 	and.w	r3, r2, #32
 800a0de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a0e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	d055      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a0f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0fe:	d033      	beq.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800a100:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a104:	d82c      	bhi.n	800a160 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a10a:	d02f      	beq.n	800a16c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800a10c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a110:	d826      	bhi.n	800a160 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a112:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a116:	d02b      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800a118:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a11c:	d820      	bhi.n	800a160 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a11e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a122:	d012      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800a124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a128:	d81a      	bhi.n	800a160 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d022      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800a12e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a132:	d115      	bne.n	800a160 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a138:	3308      	adds	r3, #8
 800a13a:	2100      	movs	r1, #0
 800a13c:	4618      	mov	r0, r3
 800a13e:	f001 fcc5 	bl	800bacc <RCCEx_PLL2_Config>
 800a142:	4603      	mov	r3, r0
 800a144:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a148:	e015      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a14a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a14e:	3328      	adds	r3, #40	@ 0x28
 800a150:	2102      	movs	r1, #2
 800a152:	4618      	mov	r0, r3
 800a154:	f001 fd6c 	bl	800bc30 <RCCEx_PLL3_Config>
 800a158:	4603      	mov	r3, r0
 800a15a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a15e:	e00a      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a160:	2301      	movs	r3, #1
 800a162:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a166:	e006      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a168:	bf00      	nop
 800a16a:	e004      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a16c:	bf00      	nop
 800a16e:	e002      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a170:	bf00      	nop
 800a172:	e000      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a174:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a176:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d10b      	bne.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a17e:	4b39      	ldr	r3, [pc, #228]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a182:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a18a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a18e:	4a35      	ldr	r2, [pc, #212]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a190:	430b      	orrs	r3, r1
 800a192:	6553      	str	r3, [r2, #84]	@ 0x54
 800a194:	e003      	b.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a196:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a19a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a19e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a1aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a1b4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	d058      	beq.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a1be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a1ca:	d033      	beq.n	800a234 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800a1cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a1d0:	d82c      	bhi.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a1d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1d6:	d02f      	beq.n	800a238 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a1d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1dc:	d826      	bhi.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a1de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a1e2:	d02b      	beq.n	800a23c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800a1e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a1e8:	d820      	bhi.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a1ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1ee:	d012      	beq.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800a1f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1f4:	d81a      	bhi.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d022      	beq.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800a1fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1fe:	d115      	bne.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a204:	3308      	adds	r3, #8
 800a206:	2100      	movs	r1, #0
 800a208:	4618      	mov	r0, r3
 800a20a:	f001 fc5f 	bl	800bacc <RCCEx_PLL2_Config>
 800a20e:	4603      	mov	r3, r0
 800a210:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a214:	e015      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a21a:	3328      	adds	r3, #40	@ 0x28
 800a21c:	2102      	movs	r1, #2
 800a21e:	4618      	mov	r0, r3
 800a220:	f001 fd06 	bl	800bc30 <RCCEx_PLL3_Config>
 800a224:	4603      	mov	r3, r0
 800a226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a22a:	e00a      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a232:	e006      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a234:	bf00      	nop
 800a236:	e004      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a238:	bf00      	nop
 800a23a:	e002      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a23c:	bf00      	nop
 800a23e:	e000      	b.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a240:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a246:	2b00      	cmp	r3, #0
 800a248:	d10e      	bne.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a24a:	4b06      	ldr	r3, [pc, #24]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a24c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a24e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a256:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a25a:	4a02      	ldr	r2, [pc, #8]	@ (800a264 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a25c:	430b      	orrs	r3, r1
 800a25e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a260:	e006      	b.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800a262:	bf00      	nop
 800a264:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a268:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a26c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a27c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a280:	2300      	movs	r3, #0
 800a282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a286:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a28a:	460b      	mov	r3, r1
 800a28c:	4313      	orrs	r3, r2
 800a28e:	d055      	beq.n	800a33c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a294:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a298:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a29c:	d033      	beq.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800a29e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a2a2:	d82c      	bhi.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a2a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2a8:	d02f      	beq.n	800a30a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800a2aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2ae:	d826      	bhi.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a2b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a2b4:	d02b      	beq.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800a2b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a2ba:	d820      	bhi.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a2bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2c0:	d012      	beq.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800a2c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2c6:	d81a      	bhi.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d022      	beq.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800a2cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2d0:	d115      	bne.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a2d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2d6:	3308      	adds	r3, #8
 800a2d8:	2100      	movs	r1, #0
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f001 fbf6 	bl	800bacc <RCCEx_PLL2_Config>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a2e6:	e015      	b.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a2e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2ec:	3328      	adds	r3, #40	@ 0x28
 800a2ee:	2102      	movs	r1, #2
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f001 fc9d 	bl	800bc30 <RCCEx_PLL3_Config>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a2fc:	e00a      	b.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2fe:	2301      	movs	r3, #1
 800a300:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a304:	e006      	b.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a306:	bf00      	nop
 800a308:	e004      	b.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a30a:	bf00      	nop
 800a30c:	e002      	b.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a30e:	bf00      	nop
 800a310:	e000      	b.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a312:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a314:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10b      	bne.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a31c:	4ba0      	ldr	r3, [pc, #640]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a31e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a320:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a328:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a32c:	4a9c      	ldr	r2, [pc, #624]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a32e:	430b      	orrs	r3, r1
 800a330:	6593      	str	r3, [r2, #88]	@ 0x58
 800a332:	e003      	b.n	800a33c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a338:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a344:	f002 0308 	and.w	r3, r2, #8
 800a348:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a34c:	2300      	movs	r3, #0
 800a34e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a352:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a356:	460b      	mov	r3, r1
 800a358:	4313      	orrs	r3, r2
 800a35a:	d01e      	beq.n	800a39a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a35c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a368:	d10c      	bne.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a36a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a36e:	3328      	adds	r3, #40	@ 0x28
 800a370:	2102      	movs	r1, #2
 800a372:	4618      	mov	r0, r3
 800a374:	f001 fc5c 	bl	800bc30 <RCCEx_PLL3_Config>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d002      	beq.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800a37e:	2301      	movs	r3, #1
 800a380:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a384:	4b86      	ldr	r3, [pc, #536]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a388:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a38c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a394:	4a82      	ldr	r2, [pc, #520]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a396:	430b      	orrs	r3, r1
 800a398:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a39a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a2:	f002 0310 	and.w	r3, r2, #16
 800a3a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3b0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	d01e      	beq.n	800a3f8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a3ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3c6:	d10c      	bne.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a3c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3cc:	3328      	adds	r3, #40	@ 0x28
 800a3ce:	2102      	movs	r1, #2
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f001 fc2d 	bl	800bc30 <RCCEx_PLL3_Config>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d002      	beq.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800a3dc:	2301      	movs	r3, #1
 800a3de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a3e2:	4b6f      	ldr	r3, [pc, #444]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a3e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a3ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3f2:	4a6b      	ldr	r2, [pc, #428]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a3f4:	430b      	orrs	r3, r1
 800a3f6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a3f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a400:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a404:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a406:	2300      	movs	r3, #0
 800a408:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a40a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a40e:	460b      	mov	r3, r1
 800a410:	4313      	orrs	r3, r2
 800a412:	d03e      	beq.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a418:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a41c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a420:	d022      	beq.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800a422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a426:	d81b      	bhi.n	800a460 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d003      	beq.n	800a434 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800a42c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a430:	d00b      	beq.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800a432:	e015      	b.n	800a460 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a438:	3308      	adds	r3, #8
 800a43a:	2100      	movs	r1, #0
 800a43c:	4618      	mov	r0, r3
 800a43e:	f001 fb45 	bl	800bacc <RCCEx_PLL2_Config>
 800a442:	4603      	mov	r3, r0
 800a444:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a448:	e00f      	b.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a44a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a44e:	3328      	adds	r3, #40	@ 0x28
 800a450:	2102      	movs	r1, #2
 800a452:	4618      	mov	r0, r3
 800a454:	f001 fbec 	bl	800bc30 <RCCEx_PLL3_Config>
 800a458:	4603      	mov	r3, r0
 800a45a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a45e:	e004      	b.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a466:	e000      	b.n	800a46a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800a468:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a46a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d10b      	bne.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a472:	4b4b      	ldr	r3, [pc, #300]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a476:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a47a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a47e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a482:	4a47      	ldr	r2, [pc, #284]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a484:	430b      	orrs	r3, r1
 800a486:	6593      	str	r3, [r2, #88]	@ 0x58
 800a488:	e003      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a48a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a48e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a492:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a49e:	673b      	str	r3, [r7, #112]	@ 0x70
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	677b      	str	r3, [r7, #116]	@ 0x74
 800a4a4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a4a8:	460b      	mov	r3, r1
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	d03b      	beq.n	800a526 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a4ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a4ba:	d01f      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800a4bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a4c0:	d818      	bhi.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800a4c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4c6:	d003      	beq.n	800a4d0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800a4c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a4cc:	d007      	beq.n	800a4de <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800a4ce:	e011      	b.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4d0:	4b33      	ldr	r3, [pc, #204]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d4:	4a32      	ldr	r2, [pc, #200]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a4d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a4dc:	e00f      	b.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a4de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4e2:	3328      	adds	r3, #40	@ 0x28
 800a4e4:	2101      	movs	r1, #1
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f001 fba2 	bl	800bc30 <RCCEx_PLL3_Config>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800a4f2:	e004      	b.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a4fa:	e000      	b.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800a4fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10b      	bne.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a506:	4b26      	ldr	r3, [pc, #152]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a50a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a50e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a512:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a516:	4a22      	ldr	r2, [pc, #136]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a518:	430b      	orrs	r3, r1
 800a51a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a51c:	e003      	b.n	800a526 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a51e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a522:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a532:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a534:	2300      	movs	r3, #0
 800a536:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a538:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a53c:	460b      	mov	r3, r1
 800a53e:	4313      	orrs	r3, r2
 800a540:	d034      	beq.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d003      	beq.n	800a554 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800a54c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a550:	d007      	beq.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800a552:	e011      	b.n	800a578 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a554:	4b12      	ldr	r3, [pc, #72]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a558:	4a11      	ldr	r2, [pc, #68]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a55a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a55e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a560:	e00e      	b.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a566:	3308      	adds	r3, #8
 800a568:	2102      	movs	r1, #2
 800a56a:	4618      	mov	r0, r3
 800a56c:	f001 faae 	bl	800bacc <RCCEx_PLL2_Config>
 800a570:	4603      	mov	r3, r0
 800a572:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a576:	e003      	b.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800a578:	2301      	movs	r3, #1
 800a57a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a57e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a580:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10d      	bne.n	800a5a4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a588:	4b05      	ldr	r3, [pc, #20]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a58a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a58c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a596:	4a02      	ldr	r2, [pc, #8]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a598:	430b      	orrs	r3, r1
 800a59a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a59c:	e006      	b.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800a59e:	bf00      	nop
 800a5a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a5ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a5b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	667b      	str	r3, [r7, #100]	@ 0x64
 800a5be:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	d00c      	beq.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a5c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5cc:	3328      	adds	r3, #40	@ 0x28
 800a5ce:	2102      	movs	r1, #2
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f001 fb2d 	bl	800bc30 <RCCEx_PLL3_Config>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d002      	beq.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a5e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a5ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a5f4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	d036      	beq.n	800a66c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a5fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a602:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a604:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a608:	d018      	beq.n	800a63c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800a60a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a60e:	d811      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a614:	d014      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800a616:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a61a:	d80b      	bhi.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d011      	beq.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800a620:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a624:	d106      	bne.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a626:	4bb7      	ldr	r3, [pc, #732]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a62a:	4ab6      	ldr	r2, [pc, #728]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a62c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a630:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a632:	e008      	b.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a63a:	e004      	b.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a63c:	bf00      	nop
 800a63e:	e002      	b.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a640:	bf00      	nop
 800a642:	e000      	b.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a644:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a646:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d10a      	bne.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a64e:	4bad      	ldr	r3, [pc, #692]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a652:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a65a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a65c:	4aa9      	ldr	r2, [pc, #676]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a65e:	430b      	orrs	r3, r1
 800a660:	6553      	str	r3, [r2, #84]	@ 0x54
 800a662:	e003      	b.n	800a66c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a664:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a668:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a66c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a674:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a678:	653b      	str	r3, [r7, #80]	@ 0x50
 800a67a:	2300      	movs	r3, #0
 800a67c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a67e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a682:	460b      	mov	r3, r1
 800a684:	4313      	orrs	r3, r2
 800a686:	d009      	beq.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a688:	4b9e      	ldr	r3, [pc, #632]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a68a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a68c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a696:	4a9b      	ldr	r2, [pc, #620]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a698:	430b      	orrs	r3, r1
 800a69a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a69c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a6a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6ae:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	d009      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a6b8:	4b92      	ldr	r3, [pc, #584]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6bc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a6c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6c6:	4a8f      	ldr	r2, [pc, #572]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6c8:	430b      	orrs	r3, r1
 800a6ca:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a6cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a6d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6da:	2300      	movs	r3, #0
 800a6dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6de:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a6e2:	460b      	mov	r3, r1
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	d00e      	beq.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a6e8:	4b86      	ldr	r3, [pc, #536]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6ea:	691b      	ldr	r3, [r3, #16]
 800a6ec:	4a85      	ldr	r2, [pc, #532]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a6f2:	6113      	str	r3, [r2, #16]
 800a6f4:	4b83      	ldr	r3, [pc, #524]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6f6:	6919      	ldr	r1, [r3, #16]
 800a6f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a700:	4a80      	ldr	r2, [pc, #512]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a702:	430b      	orrs	r3, r1
 800a704:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a712:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a714:	2300      	movs	r3, #0
 800a716:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a718:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a71c:	460b      	mov	r3, r1
 800a71e:	4313      	orrs	r3, r2
 800a720:	d009      	beq.n	800a736 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a722:	4b78      	ldr	r3, [pc, #480]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a726:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a72a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a72e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a730:	4a74      	ldr	r2, [pc, #464]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a732:	430b      	orrs	r3, r1
 800a734:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a742:	633b      	str	r3, [r7, #48]	@ 0x30
 800a744:	2300      	movs	r3, #0
 800a746:	637b      	str	r3, [r7, #52]	@ 0x34
 800a748:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a74c:	460b      	mov	r3, r1
 800a74e:	4313      	orrs	r3, r2
 800a750:	d00a      	beq.n	800a768 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a752:	4b6c      	ldr	r3, [pc, #432]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a756:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a75a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a75e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a762:	4a68      	ldr	r2, [pc, #416]	@ (800a904 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a764:	430b      	orrs	r3, r1
 800a766:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	2100      	movs	r1, #0
 800a772:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a774:	f003 0301 	and.w	r3, r3, #1
 800a778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a77a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a77e:	460b      	mov	r3, r1
 800a780:	4313      	orrs	r3, r2
 800a782:	d011      	beq.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a788:	3308      	adds	r3, #8
 800a78a:	2100      	movs	r1, #0
 800a78c:	4618      	mov	r0, r3
 800a78e:	f001 f99d 	bl	800bacc <RCCEx_PLL2_Config>
 800a792:	4603      	mov	r3, r0
 800a794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d003      	beq.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a7a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b0:	2100      	movs	r1, #0
 800a7b2:	6239      	str	r1, [r7, #32]
 800a7b4:	f003 0302 	and.w	r3, r3, #2
 800a7b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7ba:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a7be:	460b      	mov	r3, r1
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	d011      	beq.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a7c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7c8:	3308      	adds	r3, #8
 800a7ca:	2101      	movs	r1, #1
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f001 f97d 	bl	800bacc <RCCEx_PLL2_Config>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a7d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d003      	beq.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	61b9      	str	r1, [r7, #24]
 800a7f4:	f003 0304 	and.w	r3, r3, #4
 800a7f8:	61fb      	str	r3, [r7, #28]
 800a7fa:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a7fe:	460b      	mov	r3, r1
 800a800:	4313      	orrs	r3, r2
 800a802:	d011      	beq.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a804:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a808:	3308      	adds	r3, #8
 800a80a:	2102      	movs	r1, #2
 800a80c:	4618      	mov	r0, r3
 800a80e:	f001 f95d 	bl	800bacc <RCCEx_PLL2_Config>
 800a812:	4603      	mov	r3, r0
 800a814:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a818:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d003      	beq.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a820:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a830:	2100      	movs	r1, #0
 800a832:	6139      	str	r1, [r7, #16]
 800a834:	f003 0308 	and.w	r3, r3, #8
 800a838:	617b      	str	r3, [r7, #20]
 800a83a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a83e:	460b      	mov	r3, r1
 800a840:	4313      	orrs	r3, r2
 800a842:	d011      	beq.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a848:	3328      	adds	r3, #40	@ 0x28
 800a84a:	2100      	movs	r1, #0
 800a84c:	4618      	mov	r0, r3
 800a84e:	f001 f9ef 	bl	800bc30 <RCCEx_PLL3_Config>
 800a852:	4603      	mov	r3, r0
 800a854:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800a858:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d003      	beq.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a860:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a864:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a870:	2100      	movs	r1, #0
 800a872:	60b9      	str	r1, [r7, #8]
 800a874:	f003 0310 	and.w	r3, r3, #16
 800a878:	60fb      	str	r3, [r7, #12]
 800a87a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a87e:	460b      	mov	r3, r1
 800a880:	4313      	orrs	r3, r2
 800a882:	d011      	beq.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a888:	3328      	adds	r3, #40	@ 0x28
 800a88a:	2101      	movs	r1, #1
 800a88c:	4618      	mov	r0, r3
 800a88e:	f001 f9cf 	bl	800bc30 <RCCEx_PLL3_Config>
 800a892:	4603      	mov	r3, r0
 800a894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a898:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d003      	beq.n	800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a8a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	6039      	str	r1, [r7, #0]
 800a8b4:	f003 0320 	and.w	r3, r3, #32
 800a8b8:	607b      	str	r3, [r7, #4]
 800a8ba:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a8be:	460b      	mov	r3, r1
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	d011      	beq.n	800a8e8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a8c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8c8:	3328      	adds	r3, #40	@ 0x28
 800a8ca:	2102      	movs	r1, #2
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f001 f9af 	bl	800bc30 <RCCEx_PLL3_Config>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a8d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d003      	beq.n	800a8e8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800a8e8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d101      	bne.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	e000      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800a8f4:	2301      	movs	r3, #1
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a902:	bf00      	nop
 800a904:	58024400 	.word	0x58024400

0800a908 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b090      	sub	sp, #64	@ 0x40
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a912:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a916:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a91a:	430b      	orrs	r3, r1
 800a91c:	f040 8094 	bne.w	800aa48 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a920:	4b9b      	ldr	r3, [pc, #620]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a924:	f003 0307 	and.w	r3, r3, #7
 800a928:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a92c:	2b04      	cmp	r3, #4
 800a92e:	f200 8087 	bhi.w	800aa40 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a932:	a201      	add	r2, pc, #4	@ (adr r2, 800a938 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a938:	0800a94d 	.word	0x0800a94d
 800a93c:	0800a975 	.word	0x0800a975
 800a940:	0800a99d 	.word	0x0800a99d
 800a944:	0800aa39 	.word	0x0800aa39
 800a948:	0800a9c5 	.word	0x0800a9c5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a94c:	4b90      	ldr	r3, [pc, #576]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a954:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a958:	d108      	bne.n	800a96c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a95a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a95e:	4618      	mov	r0, r3
 800a960:	f000 ff62 	bl	800b828 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a968:	f000 bc93 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a96c:	2300      	movs	r3, #0
 800a96e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a970:	f000 bc8f 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a974:	4b86      	ldr	r3, [pc, #536]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a97c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a980:	d108      	bne.n	800a994 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a982:	f107 0318 	add.w	r3, r7, #24
 800a986:	4618      	mov	r0, r3
 800a988:	f000 fca6 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a98c:	69bb      	ldr	r3, [r7, #24]
 800a98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a990:	f000 bc7f 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a994:	2300      	movs	r3, #0
 800a996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a998:	f000 bc7b 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a99c:	4b7c      	ldr	r3, [pc, #496]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9a8:	d108      	bne.n	800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9aa:	f107 030c 	add.w	r3, r7, #12
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f000 fde6 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9b8:	f000 bc6b 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c0:	f000 bc67 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9c4:	4b72      	ldr	r3, [pc, #456]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a9cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9ce:	4b70      	ldr	r3, [pc, #448]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f003 0304 	and.w	r3, r3, #4
 800a9d6:	2b04      	cmp	r3, #4
 800a9d8:	d10c      	bne.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a9da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d109      	bne.n	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a9e0:	4b6b      	ldr	r3, [pc, #428]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	08db      	lsrs	r3, r3, #3
 800a9e6:	f003 0303 	and.w	r3, r3, #3
 800a9ea:	4a6a      	ldr	r2, [pc, #424]	@ (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800a9ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a9f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9f2:	e01f      	b.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a9f4:	4b66      	ldr	r3, [pc, #408]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa00:	d106      	bne.n	800aa10 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800aa02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa08:	d102      	bne.n	800aa10 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa0a:	4b63      	ldr	r3, [pc, #396]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800aa0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa0e:	e011      	b.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa10:	4b5f      	ldr	r3, [pc, #380]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa1c:	d106      	bne.n	800aa2c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800aa1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa24:	d102      	bne.n	800aa2c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aa26:	4b5d      	ldr	r3, [pc, #372]	@ (800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aa28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa2a:	e003      	b.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aa30:	f000 bc2f 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aa34:	f000 bc2d 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aa38:	4b59      	ldr	r3, [pc, #356]	@ (800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa3c:	f000 bc29 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800aa40:	2300      	movs	r3, #0
 800aa42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa44:	f000 bc25 	b.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800aa48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa4c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800aa50:	430b      	orrs	r3, r1
 800aa52:	f040 80a7 	bne.w	800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800aa56:	4b4e      	ldr	r3, [pc, #312]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa5a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800aa5e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800aa60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aa66:	d054      	beq.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800aa68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aa6e:	f200 808b 	bhi.w	800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800aa72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800aa78:	f000 8083 	beq.w	800ab82 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800aa7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800aa82:	f200 8081 	bhi.w	800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800aa86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa8c:	d02f      	beq.n	800aaee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800aa8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa94:	d878      	bhi.n	800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800aa96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d004      	beq.n	800aaa6 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800aa9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aaa2:	d012      	beq.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800aaa4:	e070      	b.n	800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aaa6:	4b3a      	ldr	r3, [pc, #232]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aab2:	d107      	bne.n	800aac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aab4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aab8:	4618      	mov	r0, r3
 800aaba:	f000 feb5 	bl	800b828 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aabe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aac2:	e3e6      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aac4:	2300      	movs	r3, #0
 800aac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aac8:	e3e3      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aaca:	4b31      	ldr	r3, [pc, #196]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aad6:	d107      	bne.n	800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aad8:	f107 0318 	add.w	r3, r7, #24
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 fbfb 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aae2:	69bb      	ldr	r3, [r7, #24]
 800aae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aae6:	e3d4      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aae8:	2300      	movs	r3, #0
 800aaea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaec:	e3d1      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aaee:	4b28      	ldr	r3, [pc, #160]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aaf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aafa:	d107      	bne.n	800ab0c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aafc:	f107 030c 	add.w	r3, r7, #12
 800ab00:	4618      	mov	r0, r3
 800ab02:	f000 fd3d 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab0a:	e3c2      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab10:	e3bf      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab12:	4b1f      	ldr	r3, [pc, #124]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ab1a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab1c:	4b1c      	ldr	r3, [pc, #112]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f003 0304 	and.w	r3, r3, #4
 800ab24:	2b04      	cmp	r3, #4
 800ab26:	d10c      	bne.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800ab28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d109      	bne.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab2e:	4b18      	ldr	r3, [pc, #96]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	08db      	lsrs	r3, r3, #3
 800ab34:	f003 0303 	and.w	r3, r3, #3
 800ab38:	4a16      	ldr	r2, [pc, #88]	@ (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ab3a:	fa22 f303 	lsr.w	r3, r2, r3
 800ab3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab40:	e01e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab42:	4b13      	ldr	r3, [pc, #76]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab4e:	d106      	bne.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800ab50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab56:	d102      	bne.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ab58:	4b0f      	ldr	r3, [pc, #60]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ab5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab5c:	e010      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ab5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab6a:	d106      	bne.n	800ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800ab6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab72:	d102      	bne.n	800ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ab74:	4b09      	ldr	r3, [pc, #36]	@ (800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab78:	e002      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ab7e:	e388      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab80:	e387      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ab82:	4b07      	ldr	r3, [pc, #28]	@ (800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ab84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab86:	e384      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab8c:	e381      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab8e:	bf00      	nop
 800ab90:	58024400 	.word	0x58024400
 800ab94:	03d09000 	.word	0x03d09000
 800ab98:	003d0900 	.word	0x003d0900
 800ab9c:	016e3600 	.word	0x016e3600
 800aba0:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800aba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aba8:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800abac:	430b      	orrs	r3, r1
 800abae:	f040 809c 	bne.w	800acea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800abb2:	4b9e      	ldr	r3, [pc, #632]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800abb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abb6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800abba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800abbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800abc2:	d054      	beq.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800abc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800abca:	f200 808b 	bhi.w	800ace4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800abce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800abd4:	f000 8083 	beq.w	800acde <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800abd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800abde:	f200 8081 	bhi.w	800ace4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800abe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800abe8:	d02f      	beq.n	800ac4a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800abea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800abf0:	d878      	bhi.n	800ace4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800abf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d004      	beq.n	800ac02 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800abf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abfe:	d012      	beq.n	800ac26 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800ac00:	e070      	b.n	800ace4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ac02:	4b8a      	ldr	r3, [pc, #552]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac0e:	d107      	bne.n	800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac14:	4618      	mov	r0, r3
 800ac16:	f000 fe07 	bl	800b828 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ac1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac1e:	e338      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac20:	2300      	movs	r3, #0
 800ac22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac24:	e335      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac26:	4b81      	ldr	r3, [pc, #516]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac32:	d107      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac34:	f107 0318 	add.w	r3, r7, #24
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f000 fb4d 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac3e:	69bb      	ldr	r3, [r7, #24]
 800ac40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac42:	e326      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac44:	2300      	movs	r3, #0
 800ac46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac48:	e323      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac4a:	4b78      	ldr	r3, [pc, #480]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac56:	d107      	bne.n	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac58:	f107 030c 	add.w	r3, r7, #12
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f000 fc8f 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac66:	e314      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac6c:	e311      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac6e:	4b6f      	ldr	r3, [pc, #444]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac76:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac78:	4b6c      	ldr	r3, [pc, #432]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f003 0304 	and.w	r3, r3, #4
 800ac80:	2b04      	cmp	r3, #4
 800ac82:	d10c      	bne.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ac84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d109      	bne.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac8a:	4b68      	ldr	r3, [pc, #416]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	08db      	lsrs	r3, r3, #3
 800ac90:	f003 0303 	and.w	r3, r3, #3
 800ac94:	4a66      	ldr	r2, [pc, #408]	@ (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ac96:	fa22 f303 	lsr.w	r3, r2, r3
 800ac9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac9c:	e01e      	b.n	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac9e:	4b63      	ldr	r3, [pc, #396]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800acaa:	d106      	bne.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800acac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800acb2:	d102      	bne.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800acb4:	4b5f      	ldr	r3, [pc, #380]	@ (800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800acb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acb8:	e010      	b.n	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800acba:	4b5c      	ldr	r3, [pc, #368]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acc6:	d106      	bne.n	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800acc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acce:	d102      	bne.n	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800acd0:	4b59      	ldr	r3, [pc, #356]	@ (800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800acd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acd4:	e002      	b.n	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800acd6:	2300      	movs	r3, #0
 800acd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800acda:	e2da      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800acdc:	e2d9      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800acde:	4b57      	ldr	r3, [pc, #348]	@ (800ae3c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ace0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ace2:	e2d6      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ace4:	2300      	movs	r3, #0
 800ace6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ace8:	e2d3      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800acea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acee:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800acf2:	430b      	orrs	r3, r1
 800acf4:	f040 80a7 	bne.w	800ae46 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800acf8:	4b4c      	ldr	r3, [pc, #304]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800acfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acfc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ad00:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ad08:	d055      	beq.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ad0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ad10:	f200 8096 	bhi.w	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ad14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad16:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ad1a:	f000 8084 	beq.w	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ad1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad20:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ad24:	f200 808c 	bhi.w	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ad28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad2e:	d030      	beq.n	800ad92 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800ad30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad36:	f200 8083 	bhi.w	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ad3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d004      	beq.n	800ad4a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800ad40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad46:	d012      	beq.n	800ad6e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800ad48:	e07a      	b.n	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad4a:	4b38      	ldr	r3, [pc, #224]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad56:	d107      	bne.n	800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f000 fd63 	bl	800b828 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad66:	e294      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad6c:	e291      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad6e:	4b2f      	ldr	r3, [pc, #188]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad7a:	d107      	bne.n	800ad8c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad7c:	f107 0318 	add.w	r3, r7, #24
 800ad80:	4618      	mov	r0, r3
 800ad82:	f000 faa9 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad8a:	e282      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad90:	e27f      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad92:	4b26      	ldr	r3, [pc, #152]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad9e:	d107      	bne.n	800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ada0:	f107 030c 	add.w	r3, r7, #12
 800ada4:	4618      	mov	r0, r3
 800ada6:	f000 fbeb 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adae:	e270      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800adb0:	2300      	movs	r3, #0
 800adb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adb4:	e26d      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800adb6:	4b1d      	ldr	r3, [pc, #116]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800adb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800adbe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800adc0:	4b1a      	ldr	r3, [pc, #104]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f003 0304 	and.w	r3, r3, #4
 800adc8:	2b04      	cmp	r3, #4
 800adca:	d10c      	bne.n	800ade6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800adcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adce:	2b00      	cmp	r3, #0
 800add0:	d109      	bne.n	800ade6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800add2:	4b16      	ldr	r3, [pc, #88]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	08db      	lsrs	r3, r3, #3
 800add8:	f003 0303 	and.w	r3, r3, #3
 800addc:	4a14      	ldr	r2, [pc, #80]	@ (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800adde:	fa22 f303 	lsr.w	r3, r2, r3
 800ade2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ade4:	e01e      	b.n	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ade6:	4b11      	ldr	r3, [pc, #68]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adf2:	d106      	bne.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800adf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adfa:	d102      	bne.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800adfc:	4b0d      	ldr	r3, [pc, #52]	@ (800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800adfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae00:	e010      	b.n	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ae02:	4b0a      	ldr	r3, [pc, #40]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae0e:	d106      	bne.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800ae10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae16:	d102      	bne.n	800ae1e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ae18:	4b07      	ldr	r3, [pc, #28]	@ (800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae1c:	e002      	b.n	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ae22:	e236      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ae24:	e235      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ae26:	4b05      	ldr	r3, [pc, #20]	@ (800ae3c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ae28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae2a:	e232      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ae2c:	58024400 	.word	0x58024400
 800ae30:	03d09000 	.word	0x03d09000
 800ae34:	003d0900 	.word	0x003d0900
 800ae38:	016e3600 	.word	0x016e3600
 800ae3c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800ae40:	2300      	movs	r3, #0
 800ae42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae44:	e225      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800ae46:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae4a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ae4e:	430b      	orrs	r3, r1
 800ae50:	f040 8085 	bne.w	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ae54:	4b9c      	ldr	r3, [pc, #624]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ae56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae58:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ae5c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ae5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ae64:	d06b      	beq.n	800af3e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800ae66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ae6c:	d874      	bhi.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ae74:	d056      	beq.n	800af24 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800ae76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ae7c:	d86c      	bhi.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ae84:	d03b      	beq.n	800aefe <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800ae86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ae8c:	d864      	bhi.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae94:	d021      	beq.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800ae96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae9c:	d85c      	bhi.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d004      	beq.n	800aeae <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800aea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeaa:	d004      	beq.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800aeac:	e054      	b.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800aeae:	f7fe fb5f 	bl	8009570 <HAL_RCC_GetPCLK1Freq>
 800aeb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aeb4:	e1ed      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aeb6:	4b84      	ldr	r3, [pc, #528]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aebe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aec2:	d107      	bne.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aec4:	f107 0318 	add.w	r3, r7, #24
 800aec8:	4618      	mov	r0, r3
 800aeca:	f000 fa05 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aece:	69fb      	ldr	r3, [r7, #28]
 800aed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aed2:	e1de      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aed4:	2300      	movs	r3, #0
 800aed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aed8:	e1db      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aeda:	4b7b      	ldr	r3, [pc, #492]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aee6:	d107      	bne.n	800aef8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aee8:	f107 030c 	add.w	r3, r7, #12
 800aeec:	4618      	mov	r0, r3
 800aeee:	f000 fb47 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aef6:	e1cc      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aef8:	2300      	movs	r3, #0
 800aefa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aefc:	e1c9      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aefe:	4b72      	ldr	r3, [pc, #456]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f003 0304 	and.w	r3, r3, #4
 800af06:	2b04      	cmp	r3, #4
 800af08:	d109      	bne.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af0a:	4b6f      	ldr	r3, [pc, #444]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	08db      	lsrs	r3, r3, #3
 800af10:	f003 0303 	and.w	r3, r3, #3
 800af14:	4a6d      	ldr	r2, [pc, #436]	@ (800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800af16:	fa22 f303 	lsr.w	r3, r2, r3
 800af1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af1c:	e1b9      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af1e:	2300      	movs	r3, #0
 800af20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af22:	e1b6      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800af24:	4b68      	ldr	r3, [pc, #416]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af30:	d102      	bne.n	800af38 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800af32:	4b67      	ldr	r3, [pc, #412]	@ (800b0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800af34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af36:	e1ac      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af38:	2300      	movs	r3, #0
 800af3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af3c:	e1a9      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800af3e:	4b62      	ldr	r3, [pc, #392]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af4a:	d102      	bne.n	800af52 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800af4c:	4b61      	ldr	r3, [pc, #388]	@ (800b0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800af4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af50:	e19f      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af52:	2300      	movs	r3, #0
 800af54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af56:	e19c      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800af58:	2300      	movs	r3, #0
 800af5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af5c:	e199      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800af5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af62:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800af66:	430b      	orrs	r3, r1
 800af68:	d173      	bne.n	800b052 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800af6a:	4b57      	ldr	r3, [pc, #348]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800af72:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af7a:	d02f      	beq.n	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800af7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af82:	d863      	bhi.n	800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800af84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af86:	2b00      	cmp	r3, #0
 800af88:	d004      	beq.n	800af94 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800af8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af90:	d012      	beq.n	800afb8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800af92:	e05b      	b.n	800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af94:	4b4c      	ldr	r3, [pc, #304]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800afa0:	d107      	bne.n	800afb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afa2:	f107 0318 	add.w	r3, r7, #24
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 f996 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afb0:	e16f      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afb2:	2300      	movs	r3, #0
 800afb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb6:	e16c      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800afb8:	4b43      	ldr	r3, [pc, #268]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800afc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afc4:	d107      	bne.n	800afd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afc6:	f107 030c 	add.w	r3, r7, #12
 800afca:	4618      	mov	r0, r3
 800afcc:	f000 fad8 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afd4:	e15d      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afd6:	2300      	movs	r3, #0
 800afd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afda:	e15a      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800afdc:	4b3a      	ldr	r3, [pc, #232]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800afe0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800afe4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800afe6:	4b38      	ldr	r3, [pc, #224]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f003 0304 	and.w	r3, r3, #4
 800afee:	2b04      	cmp	r3, #4
 800aff0:	d10c      	bne.n	800b00c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800aff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d109      	bne.n	800b00c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aff8:	4b33      	ldr	r3, [pc, #204]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	08db      	lsrs	r3, r3, #3
 800affe:	f003 0303 	and.w	r3, r3, #3
 800b002:	4a32      	ldr	r2, [pc, #200]	@ (800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800b004:	fa22 f303 	lsr.w	r3, r2, r3
 800b008:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b00a:	e01e      	b.n	800b04a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b00c:	4b2e      	ldr	r3, [pc, #184]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b014:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b018:	d106      	bne.n	800b028 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800b01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b01c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b020:	d102      	bne.n	800b028 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b022:	4b2b      	ldr	r3, [pc, #172]	@ (800b0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800b024:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b026:	e010      	b.n	800b04a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b028:	4b27      	ldr	r3, [pc, #156]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b030:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b034:	d106      	bne.n	800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800b036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b038:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b03c:	d102      	bne.n	800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b03e:	4b25      	ldr	r3, [pc, #148]	@ (800b0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800b040:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b042:	e002      	b.n	800b04a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b044:	2300      	movs	r3, #0
 800b046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b048:	e123      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b04a:	e122      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b04c:	2300      	movs	r3, #0
 800b04e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b050:	e11f      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b052:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b056:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b05a:	430b      	orrs	r3, r1
 800b05c:	d13c      	bne.n	800b0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b05e:	4b1a      	ldr	r3, [pc, #104]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b066:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d004      	beq.n	800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800b06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b074:	d012      	beq.n	800b09c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b076:	e023      	b.n	800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b078:	4b13      	ldr	r3, [pc, #76]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b080:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b084:	d107      	bne.n	800b096 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b086:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b08a:	4618      	mov	r0, r3
 800b08c:	f000 fbcc 	bl	800b828 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b094:	e0fd      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b096:	2300      	movs	r3, #0
 800b098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b09a:	e0fa      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b09c:	4b0a      	ldr	r3, [pc, #40]	@ (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b0a8:	d107      	bne.n	800b0ba <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0aa:	f107 0318 	add.w	r3, r7, #24
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f000 f912 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b0b4:	6a3b      	ldr	r3, [r7, #32]
 800b0b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0b8:	e0eb      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0be:	e0e8      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0c4:	e0e5      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b0c6:	bf00      	nop
 800b0c8:	58024400 	.word	0x58024400
 800b0cc:	03d09000 	.word	0x03d09000
 800b0d0:	003d0900 	.word	0x003d0900
 800b0d4:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b0d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0dc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b0e0:	430b      	orrs	r3, r1
 800b0e2:	f040 8085 	bne.w	800b1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b0e6:	4b6d      	ldr	r3, [pc, #436]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b0e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b0ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b0f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b0f6:	d06b      	beq.n	800b1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800b0f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b0fe:	d874      	bhi.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b106:	d056      	beq.n	800b1b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800b108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b10a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b10e:	d86c      	bhi.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b112:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b116:	d03b      	beq.n	800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800b118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b11e:	d864      	bhi.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b122:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b126:	d021      	beq.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800b128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b12a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b12e:	d85c      	bhi.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b132:	2b00      	cmp	r3, #0
 800b134:	d004      	beq.n	800b140 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800b136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b138:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b13c:	d004      	beq.n	800b148 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800b13e:	e054      	b.n	800b1ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b140:	f000 f8b4 	bl	800b2ac <HAL_RCCEx_GetD3PCLK1Freq>
 800b144:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b146:	e0a4      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b148:	4b54      	ldr	r3, [pc, #336]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b150:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b154:	d107      	bne.n	800b166 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b156:	f107 0318 	add.w	r3, r7, #24
 800b15a:	4618      	mov	r0, r3
 800b15c:	f000 f8bc 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b164:	e095      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b166:	2300      	movs	r3, #0
 800b168:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b16a:	e092      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b16c:	4b4b      	ldr	r3, [pc, #300]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b178:	d107      	bne.n	800b18a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b17a:	f107 030c 	add.w	r3, r7, #12
 800b17e:	4618      	mov	r0, r3
 800b180:	f000 f9fe 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b188:	e083      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b18a:	2300      	movs	r3, #0
 800b18c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b18e:	e080      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b190:	4b42      	ldr	r3, [pc, #264]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f003 0304 	and.w	r3, r3, #4
 800b198:	2b04      	cmp	r3, #4
 800b19a:	d109      	bne.n	800b1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b19c:	4b3f      	ldr	r3, [pc, #252]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	08db      	lsrs	r3, r3, #3
 800b1a2:	f003 0303 	and.w	r3, r3, #3
 800b1a6:	4a3e      	ldr	r2, [pc, #248]	@ (800b2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800b1a8:	fa22 f303 	lsr.w	r3, r2, r3
 800b1ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1ae:	e070      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1b4:	e06d      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b1b6:	4b39      	ldr	r3, [pc, #228]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1c2:	d102      	bne.n	800b1ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800b1c4:	4b37      	ldr	r3, [pc, #220]	@ (800b2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800b1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1c8:	e063      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1ce:	e060      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b1d0:	4b32      	ldr	r3, [pc, #200]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1dc:	d102      	bne.n	800b1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800b1de:	4b32      	ldr	r3, [pc, #200]	@ (800b2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1e2:	e056      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1e8:	e053      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1ee:	e050      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b1f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1f4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b1f8:	430b      	orrs	r3, r1
 800b1fa:	d148      	bne.n	800b28e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b1fc:	4b27      	ldr	r3, [pc, #156]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b200:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b204:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b20c:	d02a      	beq.n	800b264 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800b20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b210:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b214:	d838      	bhi.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800b216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d004      	beq.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800b21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b21e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b222:	d00d      	beq.n	800b240 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800b224:	e030      	b.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b226:	4b1d      	ldr	r3, [pc, #116]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b22e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b232:	d102      	bne.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800b234:	4b1c      	ldr	r3, [pc, #112]	@ (800b2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b238:	e02b      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b23a:	2300      	movs	r3, #0
 800b23c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b23e:	e028      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b240:	4b16      	ldr	r3, [pc, #88]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b248:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b24c:	d107      	bne.n	800b25e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b24e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b252:	4618      	mov	r0, r3
 800b254:	f000 fae8 	bl	800b828 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b25c:	e019      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b25e:	2300      	movs	r3, #0
 800b260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b262:	e016      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b264:	4b0d      	ldr	r3, [pc, #52]	@ (800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b26c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b270:	d107      	bne.n	800b282 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b272:	f107 0318 	add.w	r3, r7, #24
 800b276:	4618      	mov	r0, r3
 800b278:	f000 f82e 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b27c:	69fb      	ldr	r3, [r7, #28]
 800b27e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b280:	e007      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b282:	2300      	movs	r3, #0
 800b284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b286:	e004      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b288:	2300      	movs	r3, #0
 800b28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b28c:	e001      	b.n	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800b28e:	2300      	movs	r3, #0
 800b290:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b294:	4618      	mov	r0, r3
 800b296:	3740      	adds	r7, #64	@ 0x40
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	58024400 	.word	0x58024400
 800b2a0:	03d09000 	.word	0x03d09000
 800b2a4:	003d0900 	.word	0x003d0900
 800b2a8:	016e3600 	.word	0x016e3600

0800b2ac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b2b0:	f7fe f92e 	bl	8009510 <HAL_RCC_GetHCLKFreq>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	4b06      	ldr	r3, [pc, #24]	@ (800b2d0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b2b8:	6a1b      	ldr	r3, [r3, #32]
 800b2ba:	091b      	lsrs	r3, r3, #4
 800b2bc:	f003 0307 	and.w	r3, r3, #7
 800b2c0:	4904      	ldr	r1, [pc, #16]	@ (800b2d4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b2c2:	5ccb      	ldrb	r3, [r1, r3]
 800b2c4:	f003 031f 	and.w	r3, r3, #31
 800b2c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	58024400 	.word	0x58024400
 800b2d4:	08012a00 	.word	0x08012a00

0800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b089      	sub	sp, #36	@ 0x24
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b2e0:	4ba1      	ldr	r3, [pc, #644]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e4:	f003 0303 	and.w	r3, r3, #3
 800b2e8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b2ea:	4b9f      	ldr	r3, [pc, #636]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ee:	0b1b      	lsrs	r3, r3, #12
 800b2f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b2f4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b2f6:	4b9c      	ldr	r3, [pc, #624]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2fa:	091b      	lsrs	r3, r3, #4
 800b2fc:	f003 0301 	and.w	r3, r3, #1
 800b300:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b302:	4b99      	ldr	r3, [pc, #612]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b306:	08db      	lsrs	r3, r3, #3
 800b308:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b30c:	693a      	ldr	r2, [r7, #16]
 800b30e:	fb02 f303 	mul.w	r3, r2, r3
 800b312:	ee07 3a90 	vmov	s15, r3
 800b316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b31a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	2b00      	cmp	r3, #0
 800b322:	f000 8111 	beq.w	800b548 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b326:	69bb      	ldr	r3, [r7, #24]
 800b328:	2b02      	cmp	r3, #2
 800b32a:	f000 8083 	beq.w	800b434 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b32e:	69bb      	ldr	r3, [r7, #24]
 800b330:	2b02      	cmp	r3, #2
 800b332:	f200 80a1 	bhi.w	800b478 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b336:	69bb      	ldr	r3, [r7, #24]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d003      	beq.n	800b344 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b33c:	69bb      	ldr	r3, [r7, #24]
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d056      	beq.n	800b3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b342:	e099      	b.n	800b478 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b344:	4b88      	ldr	r3, [pc, #544]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f003 0320 	and.w	r3, r3, #32
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d02d      	beq.n	800b3ac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b350:	4b85      	ldr	r3, [pc, #532]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	08db      	lsrs	r3, r3, #3
 800b356:	f003 0303 	and.w	r3, r3, #3
 800b35a:	4a84      	ldr	r2, [pc, #528]	@ (800b56c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b35c:	fa22 f303 	lsr.w	r3, r2, r3
 800b360:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	ee07 3a90 	vmov	s15, r3
 800b368:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	ee07 3a90 	vmov	s15, r3
 800b372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b37a:	4b7b      	ldr	r3, [pc, #492]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b37c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b37e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b382:	ee07 3a90 	vmov	s15, r3
 800b386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b38a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b38e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b570 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b39a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b39e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b3aa:	e087      	b.n	800b4bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	ee07 3a90 	vmov	s15, r3
 800b3b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b574 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b3ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3be:	4b6a      	ldr	r3, [pc, #424]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3c6:	ee07 3a90 	vmov	s15, r3
 800b3ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b570 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b3d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3ee:	e065      	b.n	800b4bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	ee07 3a90 	vmov	s15, r3
 800b3f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b578 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b3fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b402:	4b59      	ldr	r3, [pc, #356]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b40a:	ee07 3a90 	vmov	s15, r3
 800b40e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b412:	ed97 6a03 	vldr	s12, [r7, #12]
 800b416:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b570 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b41a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b41e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b422:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b42a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b42e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b432:	e043      	b.n	800b4bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	ee07 3a90 	vmov	s15, r3
 800b43a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b43e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b57c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b442:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b446:	4b48      	ldr	r3, [pc, #288]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b44a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b44e:	ee07 3a90 	vmov	s15, r3
 800b452:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b456:	ed97 6a03 	vldr	s12, [r7, #12]
 800b45a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b570 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b45e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b462:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b466:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b46a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b46e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b472:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b476:	e021      	b.n	800b4bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	ee07 3a90 	vmov	s15, r3
 800b47e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b482:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b578 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b486:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b48a:	4b37      	ldr	r3, [pc, #220]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b48c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b48e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b492:	ee07 3a90 	vmov	s15, r3
 800b496:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b49a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b49e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b570 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b4a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4ba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b4bc:	4b2a      	ldr	r3, [pc, #168]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4c0:	0a5b      	lsrs	r3, r3, #9
 800b4c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4c6:	ee07 3a90 	vmov	s15, r3
 800b4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4e2:	ee17 2a90 	vmov	r2, s15
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b4ea:	4b1f      	ldr	r3, [pc, #124]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4ee:	0c1b      	lsrs	r3, r3, #16
 800b4f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4f4:	ee07 3a90 	vmov	s15, r3
 800b4f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b500:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b504:	edd7 6a07 	vldr	s13, [r7, #28]
 800b508:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b50c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b510:	ee17 2a90 	vmov	r2, s15
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b518:	4b13      	ldr	r3, [pc, #76]	@ (800b568 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b51a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b51c:	0e1b      	lsrs	r3, r3, #24
 800b51e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b522:	ee07 3a90 	vmov	s15, r3
 800b526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b52a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b52e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b532:	edd7 6a07 	vldr	s13, [r7, #28]
 800b536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b53a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b53e:	ee17 2a90 	vmov	r2, s15
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b546:	e008      	b.n	800b55a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2200      	movs	r2, #0
 800b54c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2200      	movs	r2, #0
 800b552:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2200      	movs	r2, #0
 800b558:	609a      	str	r2, [r3, #8]
}
 800b55a:	bf00      	nop
 800b55c:	3724      	adds	r7, #36	@ 0x24
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	58024400 	.word	0x58024400
 800b56c:	03d09000 	.word	0x03d09000
 800b570:	46000000 	.word	0x46000000
 800b574:	4c742400 	.word	0x4c742400
 800b578:	4a742400 	.word	0x4a742400
 800b57c:	4bb71b00 	.word	0x4bb71b00

0800b580 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b580:	b480      	push	{r7}
 800b582:	b089      	sub	sp, #36	@ 0x24
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b588:	4ba1      	ldr	r3, [pc, #644]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b58a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b58c:	f003 0303 	and.w	r3, r3, #3
 800b590:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b592:	4b9f      	ldr	r3, [pc, #636]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b596:	0d1b      	lsrs	r3, r3, #20
 800b598:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b59c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b59e:	4b9c      	ldr	r3, [pc, #624]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5a2:	0a1b      	lsrs	r3, r3, #8
 800b5a4:	f003 0301 	and.w	r3, r3, #1
 800b5a8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b5aa:	4b99      	ldr	r3, [pc, #612]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5ae:	08db      	lsrs	r3, r3, #3
 800b5b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b5b4:	693a      	ldr	r2, [r7, #16]
 800b5b6:	fb02 f303 	mul.w	r3, r2, r3
 800b5ba:	ee07 3a90 	vmov	s15, r3
 800b5be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	f000 8111 	beq.w	800b7f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b5ce:	69bb      	ldr	r3, [r7, #24]
 800b5d0:	2b02      	cmp	r3, #2
 800b5d2:	f000 8083 	beq.w	800b6dc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b5d6:	69bb      	ldr	r3, [r7, #24]
 800b5d8:	2b02      	cmp	r3, #2
 800b5da:	f200 80a1 	bhi.w	800b720 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b5de:	69bb      	ldr	r3, [r7, #24]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d003      	beq.n	800b5ec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b5e4:	69bb      	ldr	r3, [r7, #24]
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	d056      	beq.n	800b698 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b5ea:	e099      	b.n	800b720 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b5ec:	4b88      	ldr	r3, [pc, #544]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f003 0320 	and.w	r3, r3, #32
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d02d      	beq.n	800b654 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b5f8:	4b85      	ldr	r3, [pc, #532]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	08db      	lsrs	r3, r3, #3
 800b5fe:	f003 0303 	and.w	r3, r3, #3
 800b602:	4a84      	ldr	r2, [pc, #528]	@ (800b814 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b604:	fa22 f303 	lsr.w	r3, r2, r3
 800b608:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	ee07 3a90 	vmov	s15, r3
 800b610:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	ee07 3a90 	vmov	s15, r3
 800b61a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b61e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b622:	4b7b      	ldr	r3, [pc, #492]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b62a:	ee07 3a90 	vmov	s15, r3
 800b62e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b632:	ed97 6a03 	vldr	s12, [r7, #12]
 800b636:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b818 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b63a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b63e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b64a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b64e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b652:	e087      	b.n	800b764 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	ee07 3a90 	vmov	s15, r3
 800b65a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b65e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b81c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b666:	4b6a      	ldr	r3, [pc, #424]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b66a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b66e:	ee07 3a90 	vmov	s15, r3
 800b672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b676:	ed97 6a03 	vldr	s12, [r7, #12]
 800b67a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b818 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b67e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b68a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b68e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b692:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b696:	e065      	b.n	800b764 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	ee07 3a90 	vmov	s15, r3
 800b69e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b820 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b6a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6aa:	4b59      	ldr	r3, [pc, #356]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6b2:	ee07 3a90 	vmov	s15, r3
 800b6b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b818 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b6c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6da:	e043      	b.n	800b764 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	ee07 3a90 	vmov	s15, r3
 800b6e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b824 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b6ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6ee:	4b48      	ldr	r3, [pc, #288]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6f6:	ee07 3a90 	vmov	s15, r3
 800b6fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b702:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b818 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b70a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b70e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b71a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b71e:	e021      	b.n	800b764 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	ee07 3a90 	vmov	s15, r3
 800b726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b72a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b820 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b72e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b732:	4b37      	ldr	r3, [pc, #220]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b73a:	ee07 3a90 	vmov	s15, r3
 800b73e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b742:	ed97 6a03 	vldr	s12, [r7, #12]
 800b746:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b818 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b74a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b74e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b75a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b75e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b762:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b764:	4b2a      	ldr	r3, [pc, #168]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b768:	0a5b      	lsrs	r3, r3, #9
 800b76a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b76e:	ee07 3a90 	vmov	s15, r3
 800b772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b776:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b77a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b77e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b782:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b786:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b78a:	ee17 2a90 	vmov	r2, s15
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b792:	4b1f      	ldr	r3, [pc, #124]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b796:	0c1b      	lsrs	r3, r3, #16
 800b798:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b79c:	ee07 3a90 	vmov	s15, r3
 800b7a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b7a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b7ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800b7b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7b8:	ee17 2a90 	vmov	r2, s15
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b7c0:	4b13      	ldr	r3, [pc, #76]	@ (800b810 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7c4:	0e1b      	lsrs	r3, r3, #24
 800b7c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7ca:	ee07 3a90 	vmov	s15, r3
 800b7ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b7d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b7da:	edd7 6a07 	vldr	s13, [r7, #28]
 800b7de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7e6:	ee17 2a90 	vmov	r2, s15
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b7ee:	e008      	b.n	800b802 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2200      	movs	r2, #0
 800b800:	609a      	str	r2, [r3, #8]
}
 800b802:	bf00      	nop
 800b804:	3724      	adds	r7, #36	@ 0x24
 800b806:	46bd      	mov	sp, r7
 800b808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80c:	4770      	bx	lr
 800b80e:	bf00      	nop
 800b810:	58024400 	.word	0x58024400
 800b814:	03d09000 	.word	0x03d09000
 800b818:	46000000 	.word	0x46000000
 800b81c:	4c742400 	.word	0x4c742400
 800b820:	4a742400 	.word	0x4a742400
 800b824:	4bb71b00 	.word	0x4bb71b00

0800b828 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b828:	b480      	push	{r7}
 800b82a:	b089      	sub	sp, #36	@ 0x24
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b830:	4ba0      	ldr	r3, [pc, #640]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b834:	f003 0303 	and.w	r3, r3, #3
 800b838:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b83a:	4b9e      	ldr	r3, [pc, #632]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b83e:	091b      	lsrs	r3, r3, #4
 800b840:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b844:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b846:	4b9b      	ldr	r3, [pc, #620]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b84a:	f003 0301 	and.w	r3, r3, #1
 800b84e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b850:	4b98      	ldr	r3, [pc, #608]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b854:	08db      	lsrs	r3, r3, #3
 800b856:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b85a:	693a      	ldr	r2, [r7, #16]
 800b85c:	fb02 f303 	mul.w	r3, r2, r3
 800b860:	ee07 3a90 	vmov	s15, r3
 800b864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b868:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	f000 8111 	beq.w	800ba96 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b874:	69bb      	ldr	r3, [r7, #24]
 800b876:	2b02      	cmp	r3, #2
 800b878:	f000 8083 	beq.w	800b982 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b87c:	69bb      	ldr	r3, [r7, #24]
 800b87e:	2b02      	cmp	r3, #2
 800b880:	f200 80a1 	bhi.w	800b9c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b884:	69bb      	ldr	r3, [r7, #24]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d003      	beq.n	800b892 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b88a:	69bb      	ldr	r3, [r7, #24]
 800b88c:	2b01      	cmp	r3, #1
 800b88e:	d056      	beq.n	800b93e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b890:	e099      	b.n	800b9c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b892:	4b88      	ldr	r3, [pc, #544]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	f003 0320 	and.w	r3, r3, #32
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d02d      	beq.n	800b8fa <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b89e:	4b85      	ldr	r3, [pc, #532]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	08db      	lsrs	r3, r3, #3
 800b8a4:	f003 0303 	and.w	r3, r3, #3
 800b8a8:	4a83      	ldr	r2, [pc, #524]	@ (800bab8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b8aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b8ae:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	ee07 3a90 	vmov	s15, r3
 800b8b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	ee07 3a90 	vmov	s15, r3
 800b8c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8c8:	4b7a      	ldr	r3, [pc, #488]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8d0:	ee07 3a90 	vmov	s15, r3
 800b8d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8d8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8dc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800babc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b8e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8f4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b8f8:	e087      	b.n	800ba0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	ee07 3a90 	vmov	s15, r3
 800b900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b904:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800bac0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b908:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b90c:	4b69      	ldr	r3, [pc, #420]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b90e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b914:	ee07 3a90 	vmov	s15, r3
 800b918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b91c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b920:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800babc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b924:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b928:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b92c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b930:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b934:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b938:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b93c:	e065      	b.n	800ba0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	ee07 3a90 	vmov	s15, r3
 800b944:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b948:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800bac4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b94c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b950:	4b58      	ldr	r3, [pc, #352]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b958:	ee07 3a90 	vmov	s15, r3
 800b95c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b960:	ed97 6a03 	vldr	s12, [r7, #12]
 800b964:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800babc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b968:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b96c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b970:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b974:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b97c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b980:	e043      	b.n	800ba0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	ee07 3a90 	vmov	s15, r3
 800b988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b98c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800bac8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b990:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b994:	4b47      	ldr	r3, [pc, #284]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b99c:	ee07 3a90 	vmov	s15, r3
 800b9a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9a8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800babc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b9ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9c4:	e021      	b.n	800ba0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	ee07 3a90 	vmov	s15, r3
 800b9cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9d0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bac0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b9d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9d8:	4b36      	ldr	r3, [pc, #216]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9e0:	ee07 3a90 	vmov	s15, r3
 800b9e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9ec:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800babc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b9f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba00:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba04:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba08:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ba0a:	4b2a      	ldr	r3, [pc, #168]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba0e:	0a5b      	lsrs	r3, r3, #9
 800ba10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba14:	ee07 3a90 	vmov	s15, r3
 800ba18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba20:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba24:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba30:	ee17 2a90 	vmov	r2, s15
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ba38:	4b1e      	ldr	r3, [pc, #120]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba3c:	0c1b      	lsrs	r3, r3, #16
 800ba3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba42:	ee07 3a90 	vmov	s15, r3
 800ba46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba52:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba5e:	ee17 2a90 	vmov	r2, s15
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ba66:	4b13      	ldr	r3, [pc, #76]	@ (800bab4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba6a:	0e1b      	lsrs	r3, r3, #24
 800ba6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba70:	ee07 3a90 	vmov	s15, r3
 800ba74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba80:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba8c:	ee17 2a90 	vmov	r2, s15
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ba94:	e008      	b.n	800baa8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2200      	movs	r2, #0
 800baa6:	609a      	str	r2, [r3, #8]
}
 800baa8:	bf00      	nop
 800baaa:	3724      	adds	r7, #36	@ 0x24
 800baac:	46bd      	mov	sp, r7
 800baae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab2:	4770      	bx	lr
 800bab4:	58024400 	.word	0x58024400
 800bab8:	03d09000 	.word	0x03d09000
 800babc:	46000000 	.word	0x46000000
 800bac0:	4c742400 	.word	0x4c742400
 800bac4:	4a742400 	.word	0x4a742400
 800bac8:	4bb71b00 	.word	0x4bb71b00

0800bacc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bad6:	2300      	movs	r3, #0
 800bad8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bada:	4b53      	ldr	r3, [pc, #332]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800badc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bade:	f003 0303 	and.w	r3, r3, #3
 800bae2:	2b03      	cmp	r3, #3
 800bae4:	d101      	bne.n	800baea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bae6:	2301      	movs	r3, #1
 800bae8:	e099      	b.n	800bc1e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800baea:	4b4f      	ldr	r3, [pc, #316]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	4a4e      	ldr	r2, [pc, #312]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800baf0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800baf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800baf6:	f7f6 ff2f 	bl	8002958 <HAL_GetTick>
 800bafa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bafc:	e008      	b.n	800bb10 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bafe:	f7f6 ff2b 	bl	8002958 <HAL_GetTick>
 800bb02:	4602      	mov	r2, r0
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	1ad3      	subs	r3, r2, r3
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	d901      	bls.n	800bb10 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bb0c:	2303      	movs	r3, #3
 800bb0e:	e086      	b.n	800bc1e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bb10:	4b45      	ldr	r3, [pc, #276]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d1f0      	bne.n	800bafe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bb1c:	4b42      	ldr	r3, [pc, #264]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb20:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	031b      	lsls	r3, r3, #12
 800bb2a:	493f      	ldr	r1, [pc, #252]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	628b      	str	r3, [r1, #40]	@ 0x28
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	3b01      	subs	r3, #1
 800bb36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	3b01      	subs	r3, #1
 800bb40:	025b      	lsls	r3, r3, #9
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	431a      	orrs	r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	68db      	ldr	r3, [r3, #12]
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	041b      	lsls	r3, r3, #16
 800bb4e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bb52:	431a      	orrs	r2, r3
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	691b      	ldr	r3, [r3, #16]
 800bb58:	3b01      	subs	r3, #1
 800bb5a:	061b      	lsls	r3, r3, #24
 800bb5c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bb60:	4931      	ldr	r1, [pc, #196]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb62:	4313      	orrs	r3, r2
 800bb64:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bb66:	4b30      	ldr	r3, [pc, #192]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	695b      	ldr	r3, [r3, #20]
 800bb72:	492d      	ldr	r1, [pc, #180]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb74:	4313      	orrs	r3, r2
 800bb76:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bb78:	4b2b      	ldr	r3, [pc, #172]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb7c:	f023 0220 	bic.w	r2, r3, #32
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	699b      	ldr	r3, [r3, #24]
 800bb84:	4928      	ldr	r1, [pc, #160]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb86:	4313      	orrs	r3, r2
 800bb88:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bb8a:	4b27      	ldr	r3, [pc, #156]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb8e:	4a26      	ldr	r2, [pc, #152]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb90:	f023 0310 	bic.w	r3, r3, #16
 800bb94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bb96:	4b24      	ldr	r3, [pc, #144]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bb98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bb9a:	4b24      	ldr	r3, [pc, #144]	@ (800bc2c <RCCEx_PLL2_Config+0x160>)
 800bb9c:	4013      	ands	r3, r2
 800bb9e:	687a      	ldr	r2, [r7, #4]
 800bba0:	69d2      	ldr	r2, [r2, #28]
 800bba2:	00d2      	lsls	r2, r2, #3
 800bba4:	4920      	ldr	r1, [pc, #128]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bba6:	4313      	orrs	r3, r2
 800bba8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bbaa:	4b1f      	ldr	r3, [pc, #124]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbae:	4a1e      	ldr	r2, [pc, #120]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbb0:	f043 0310 	orr.w	r3, r3, #16
 800bbb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d106      	bne.n	800bbca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bbbc:	4b1a      	ldr	r3, [pc, #104]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbc0:	4a19      	ldr	r2, [pc, #100]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbc2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bbc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bbc8:	e00f      	b.n	800bbea <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d106      	bne.n	800bbde <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bbd0:	4b15      	ldr	r3, [pc, #84]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd4:	4a14      	ldr	r2, [pc, #80]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bbda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bbdc:	e005      	b.n	800bbea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bbde:	4b12      	ldr	r3, [pc, #72]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbe2:	4a11      	ldr	r2, [pc, #68]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbe4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bbe8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bbea:	4b0f      	ldr	r3, [pc, #60]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	4a0e      	ldr	r2, [pc, #56]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bbf0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bbf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbf6:	f7f6 feaf 	bl	8002958 <HAL_GetTick>
 800bbfa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bbfc:	e008      	b.n	800bc10 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bbfe:	f7f6 feab 	bl	8002958 <HAL_GetTick>
 800bc02:	4602      	mov	r2, r0
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	1ad3      	subs	r3, r2, r3
 800bc08:	2b02      	cmp	r3, #2
 800bc0a:	d901      	bls.n	800bc10 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bc0c:	2303      	movs	r3, #3
 800bc0e:	e006      	b.n	800bc1e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bc10:	4b05      	ldr	r3, [pc, #20]	@ (800bc28 <RCCEx_PLL2_Config+0x15c>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d0f0      	beq.n	800bbfe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	58024400 	.word	0x58024400
 800bc2c:	ffff0007 	.word	0xffff0007

0800bc30 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bc3e:	4b53      	ldr	r3, [pc, #332]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bc40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc42:	f003 0303 	and.w	r3, r3, #3
 800bc46:	2b03      	cmp	r3, #3
 800bc48:	d101      	bne.n	800bc4e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	e099      	b.n	800bd82 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bc4e:	4b4f      	ldr	r3, [pc, #316]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	4a4e      	ldr	r2, [pc, #312]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bc54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bc58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc5a:	f7f6 fe7d 	bl	8002958 <HAL_GetTick>
 800bc5e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc60:	e008      	b.n	800bc74 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bc62:	f7f6 fe79 	bl	8002958 <HAL_GetTick>
 800bc66:	4602      	mov	r2, r0
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	1ad3      	subs	r3, r2, r3
 800bc6c:	2b02      	cmp	r3, #2
 800bc6e:	d901      	bls.n	800bc74 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bc70:	2303      	movs	r3, #3
 800bc72:	e086      	b.n	800bd82 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc74:	4b45      	ldr	r3, [pc, #276]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d1f0      	bne.n	800bc62 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bc80:	4b42      	ldr	r3, [pc, #264]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bc82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc84:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	051b      	lsls	r3, r3, #20
 800bc8e:	493f      	ldr	r1, [pc, #252]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bc90:	4313      	orrs	r3, r2
 800bc92:	628b      	str	r3, [r1, #40]	@ 0x28
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	685b      	ldr	r3, [r3, #4]
 800bc98:	3b01      	subs	r3, #1
 800bc9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	689b      	ldr	r3, [r3, #8]
 800bca2:	3b01      	subs	r3, #1
 800bca4:	025b      	lsls	r3, r3, #9
 800bca6:	b29b      	uxth	r3, r3
 800bca8:	431a      	orrs	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	68db      	ldr	r3, [r3, #12]
 800bcae:	3b01      	subs	r3, #1
 800bcb0:	041b      	lsls	r3, r3, #16
 800bcb2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bcb6:	431a      	orrs	r2, r3
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	691b      	ldr	r3, [r3, #16]
 800bcbc:	3b01      	subs	r3, #1
 800bcbe:	061b      	lsls	r3, r3, #24
 800bcc0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bcc4:	4931      	ldr	r1, [pc, #196]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcc6:	4313      	orrs	r3, r2
 800bcc8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bcca:	4b30      	ldr	r3, [pc, #192]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	695b      	ldr	r3, [r3, #20]
 800bcd6:	492d      	ldr	r1, [pc, #180]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bcdc:	4b2b      	ldr	r3, [pc, #172]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bce0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	699b      	ldr	r3, [r3, #24]
 800bce8:	4928      	ldr	r1, [pc, #160]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcea:	4313      	orrs	r3, r2
 800bcec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bcee:	4b27      	ldr	r3, [pc, #156]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcf2:	4a26      	ldr	r2, [pc, #152]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bcf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bcfa:	4b24      	ldr	r3, [pc, #144]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bcfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcfe:	4b24      	ldr	r3, [pc, #144]	@ (800bd90 <RCCEx_PLL3_Config+0x160>)
 800bd00:	4013      	ands	r3, r2
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	69d2      	ldr	r2, [r2, #28]
 800bd06:	00d2      	lsls	r2, r2, #3
 800bd08:	4920      	ldr	r1, [pc, #128]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bd0e:	4b1f      	ldr	r3, [pc, #124]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd12:	4a1e      	ldr	r2, [pc, #120]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d106      	bne.n	800bd2e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bd20:	4b1a      	ldr	r3, [pc, #104]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd24:	4a19      	ldr	r2, [pc, #100]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd26:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bd2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bd2c:	e00f      	b.n	800bd4e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d106      	bne.n	800bd42 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bd34:	4b15      	ldr	r3, [pc, #84]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd38:	4a14      	ldr	r2, [pc, #80]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd3a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bd3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bd40:	e005      	b.n	800bd4e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bd42:	4b12      	ldr	r3, [pc, #72]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd46:	4a11      	ldr	r2, [pc, #68]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bd4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bd4e:	4b0f      	ldr	r3, [pc, #60]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4a0e      	ldr	r2, [pc, #56]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd5a:	f7f6 fdfd 	bl	8002958 <HAL_GetTick>
 800bd5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd60:	e008      	b.n	800bd74 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bd62:	f7f6 fdf9 	bl	8002958 <HAL_GetTick>
 800bd66:	4602      	mov	r2, r0
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	1ad3      	subs	r3, r2, r3
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	d901      	bls.n	800bd74 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bd70:	2303      	movs	r3, #3
 800bd72:	e006      	b.n	800bd82 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd74:	4b05      	ldr	r3, [pc, #20]	@ (800bd8c <RCCEx_PLL3_Config+0x15c>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d0f0      	beq.n	800bd62 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bd80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	58024400 	.word	0x58024400
 800bd90:	ffff0007 	.word	0xffff0007

0800bd94 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b08a      	sub	sp, #40	@ 0x28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d101      	bne.n	800bda6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	e075      	b.n	800be92 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d105      	bne.n	800bdbe <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f7f6 fa35 	bl	8002228 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2204      	movs	r2, #4
 800bdc2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f000 f868 	bl	800be9c <HAL_SD_InitCard>
 800bdcc:	4603      	mov	r3, r0
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d001      	beq.n	800bdd6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	e05d      	b.n	800be92 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800bdd6:	f107 0308 	add.w	r3, r7, #8
 800bdda:	4619      	mov	r1, r3
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f000 fdaf 	bl	800c940 <HAL_SD_GetCardStatus>
 800bde2:	4603      	mov	r3, r0
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d001      	beq.n	800bdec <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800bde8:	2301      	movs	r3, #1
 800bdea:	e052      	b.n	800be92 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800bdec:	7e3b      	ldrb	r3, [r7, #24]
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bdf2:	7e7b      	ldrb	r3, [r7, #25]
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdfc:	2b01      	cmp	r3, #1
 800bdfe:	d10a      	bne.n	800be16 <HAL_SD_Init+0x82>
 800be00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be02:	2b00      	cmp	r3, #0
 800be04:	d102      	bne.n	800be0c <HAL_SD_Init+0x78>
 800be06:	6a3b      	ldr	r3, [r7, #32]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d004      	beq.n	800be16 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be12:	659a      	str	r2, [r3, #88]	@ 0x58
 800be14:	e00b      	b.n	800be2e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	d104      	bne.n	800be28 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800be24:	659a      	str	r2, [r3, #88]	@ 0x58
 800be26:	e002      	b.n	800be2e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2200      	movs	r2, #0
 800be2c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	68db      	ldr	r3, [r3, #12]
 800be32:	4619      	mov	r1, r3
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f000 fe6d 	bl	800cb14 <HAL_SD_ConfigWideBusOperation>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d001      	beq.n	800be44 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	e026      	b.n	800be92 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800be44:	f7f6 fd88 	bl	8002958 <HAL_GetTick>
 800be48:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800be4a:	e011      	b.n	800be70 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800be4c:	f7f6 fd84 	bl	8002958 <HAL_GetTick>
 800be50:	4602      	mov	r2, r0
 800be52:	69fb      	ldr	r3, [r7, #28]
 800be54:	1ad3      	subs	r3, r2, r3
 800be56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be5a:	d109      	bne.n	800be70 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800be62:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2201      	movs	r2, #1
 800be68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800be6c:	2303      	movs	r3, #3
 800be6e:	e010      	b.n	800be92 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 ff61 	bl	800cd38 <HAL_SD_GetCardState>
 800be76:	4603      	mov	r3, r0
 800be78:	2b04      	cmp	r3, #4
 800be7a:	d1e7      	bne.n	800be4c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2200      	movs	r2, #0
 800be80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2201      	movs	r2, #1
 800be8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800be90:	2300      	movs	r3, #0
}
 800be92:	4618      	mov	r0, r3
 800be94:	3728      	adds	r7, #40	@ 0x28
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
	...

0800be9c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800be9c:	b590      	push	{r4, r7, lr}
 800be9e:	b08d      	sub	sp, #52	@ 0x34
 800bea0:	af02      	add	r7, sp, #8
 800bea2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800bea4:	2300      	movs	r3, #0
 800bea6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800bea8:	2300      	movs	r3, #0
 800beaa:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800beac:	2300      	movs	r3, #0
 800beae:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800beb0:	2300      	movs	r3, #0
 800beb2:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800beb4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800beb8:	f04f 0100 	mov.w	r1, #0
 800bebc:	f7fe fd24 	bl	800a908 <HAL_RCCEx_GetPeriphCLKFreq>
 800bec0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800bec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d109      	bne.n	800bedc <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800bed6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bed8:	2301      	movs	r3, #1
 800beda:	e070      	b.n	800bfbe <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800bedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bede:	0a1b      	lsrs	r3, r3, #8
 800bee0:	4a39      	ldr	r2, [pc, #228]	@ (800bfc8 <HAL_SD_InitCard+0x12c>)
 800bee2:	fba2 2303 	umull	r2, r3, r2, r3
 800bee6:	091b      	lsrs	r3, r3, #4
 800bee8:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681c      	ldr	r4, [r3, #0]
 800beee:	466a      	mov	r2, sp
 800bef0:	f107 0318 	add.w	r3, r7, #24
 800bef4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bef8:	e882 0003 	stmia.w	r2, {r0, r1}
 800befc:	f107 030c 	add.w	r3, r7, #12
 800bf00:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bf02:	4620      	mov	r0, r4
 800bf04:	f003 fffe 	bl	800ff04 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f004 f841 	bl	800ff94 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800bf12:	69fb      	ldr	r3, [r7, #28]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d005      	beq.n	800bf24 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800bf18:	69fb      	ldr	r3, [r7, #28]
 800bf1a:	005b      	lsls	r3, r3, #1
 800bf1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf22:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800bf24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d007      	beq.n	800bf3a <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800bf2a:	4a28      	ldr	r2, [pc, #160]	@ (800bfcc <HAL_SD_InitCard+0x130>)
 800bf2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf32:	3301      	adds	r3, #1
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7f6 fd1b 	bl	8002970 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f000 ffea 	bl	800cf14 <SD_PowerON>
 800bf40:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bf42:	6a3b      	ldr	r3, [r7, #32]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d00b      	beq.n	800bf60 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf54:	6a3b      	ldr	r3, [r7, #32]
 800bf56:	431a      	orrs	r2, r3
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e02e      	b.n	800bfbe <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f000 ff09 	bl	800cd78 <SD_InitCard>
 800bf66:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bf68:	6a3b      	ldr	r3, [r7, #32]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d00b      	beq.n	800bf86 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2201      	movs	r2, #1
 800bf72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf7a:	6a3b      	ldr	r3, [r7, #32]
 800bf7c:	431a      	orrs	r2, r3
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bf82:	2301      	movs	r3, #1
 800bf84:	e01b      	b.n	800bfbe <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f004 f896 	bl	80100c0 <SDMMC_CmdBlockLength>
 800bf94:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bf96:	6a3b      	ldr	r3, [r7, #32]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d00f      	beq.n	800bfbc <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a0b      	ldr	r2, [pc, #44]	@ (800bfd0 <HAL_SD_InitCard+0x134>)
 800bfa2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfa8:	6a3b      	ldr	r3, [r7, #32]
 800bfaa:	431a      	orrs	r2, r3
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800bfb8:	2301      	movs	r3, #1
 800bfba:	e000      	b.n	800bfbe <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	372c      	adds	r7, #44	@ 0x2c
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd90      	pop	{r4, r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	014f8b59 	.word	0x014f8b59
 800bfcc:	00012110 	.word	0x00012110
 800bfd0:	1fe00fff 	.word	0x1fe00fff

0800bfd4 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b08c      	sub	sp, #48	@ 0x30
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	60b9      	str	r1, [r7, #8]
 800bfde:	607a      	str	r2, [r7, #4]
 800bfe0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d107      	bne.n	800bffc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bff0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bff8:	2301      	movs	r3, #1
 800bffa:	e08d      	b.n	800c118 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c002:	b2db      	uxtb	r3, r3
 800c004:	2b01      	cmp	r3, #1
 800c006:	f040 8086 	bne.w	800c116 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2200      	movs	r2, #0
 800c00e:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c010:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	441a      	add	r2, r3
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d907      	bls.n	800c02e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c022:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c02a:	2301      	movs	r3, #1
 800c02c:	e074      	b.n	800c118 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	2203      	movs	r2, #3
 800c032:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	2200      	movs	r2, #0
 800c03c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	68ba      	ldr	r2, [r7, #8]
 800c042:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	025a      	lsls	r2, r3, #9
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c050:	2b01      	cmp	r3, #1
 800c052:	d002      	beq.n	800c05a <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800c054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c056:	025b      	lsls	r3, r3, #9
 800c058:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c05a:	f04f 33ff 	mov.w	r3, #4294967295
 800c05e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	025b      	lsls	r3, r3, #9
 800c064:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c066:	2390      	movs	r3, #144	@ 0x90
 800c068:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c06a:	2302      	movs	r3, #2
 800c06c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c06e:	2300      	movs	r3, #0
 800c070:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c072:	2300      	movs	r3, #0
 800c074:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f107 0210 	add.w	r2, r7, #16
 800c07e:	4611      	mov	r1, r2
 800c080:	4618      	mov	r0, r3
 800c082:	f003 fff1 	bl	8010068 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	68da      	ldr	r2, [r3, #12]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c094:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	68ba      	ldr	r2, [r7, #8]
 800c09c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	2b01      	cmp	r3, #1
 800c0aa:	d90a      	bls.n	800c0c2 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2282      	movs	r2, #130	@ 0x82
 800c0b0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f004 f847 	bl	801014c <SDMMC_CmdReadMultiBlock>
 800c0be:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c0c0:	e009      	b.n	800c0d6 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2281      	movs	r2, #129	@ 0x81
 800c0c6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f004 f819 	bl	8010106 <SDMMC_CmdReadSingleBlock>
 800c0d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c0d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d012      	beq.n	800c102 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a0f      	ldr	r2, [pc, #60]	@ (800c120 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800c0e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ea:	431a      	orrs	r2, r3
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c0fe:	2301      	movs	r3, #1
 800c100:	e00a      	b.n	800c118 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800c110:	63da      	str	r2, [r3, #60]	@ 0x3c


    return HAL_OK;
 800c112:	2300      	movs	r3, #0
 800c114:	e000      	b.n	800c118 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c116:	2302      	movs	r3, #2
  }
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3730      	adds	r7, #48	@ 0x30
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}
 800c120:	1fe00fff 	.word	0x1fe00fff

0800c124 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b08c      	sub	sp, #48	@ 0x30
 800c128:	af00      	add	r7, sp, #0
 800c12a:	60f8      	str	r0, [r7, #12]
 800c12c:	60b9      	str	r1, [r7, #8]
 800c12e:	607a      	str	r2, [r7, #4]
 800c130:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d107      	bne.n	800c14c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c140:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c148:	2301      	movs	r3, #1
 800c14a:	e08d      	b.n	800c268 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c152:	b2db      	uxtb	r3, r3
 800c154:	2b01      	cmp	r3, #1
 800c156:	f040 8086 	bne.w	800c266 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	2200      	movs	r2, #0
 800c15e:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c160:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	441a      	add	r2, r3
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d907      	bls.n	800c17e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c172:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c17a:	2301      	movs	r3, #1
 800c17c:	e074      	b.n	800c268 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2203      	movs	r2, #3
 800c182:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	2200      	movs	r2, #0
 800c18c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	68ba      	ldr	r2, [r7, #8]
 800c192:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	025a      	lsls	r2, r3, #9
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d002      	beq.n	800c1aa <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800c1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1a6:	025b      	lsls	r3, r3, #9
 800c1a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c1aa:	f04f 33ff 	mov.w	r3, #4294967295
 800c1ae:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	025b      	lsls	r3, r3, #9
 800c1b4:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c1b6:	2390      	movs	r3, #144	@ 0x90
 800c1b8:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f107 0210 	add.w	r2, r7, #16
 800c1ce:	4611      	mov	r1, r2
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	f003 ff49 	bl	8010068 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	68da      	ldr	r2, [r3, #12]
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1e4:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	d90a      	bls.n	800c212 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	22a0      	movs	r2, #160	@ 0xa0
 800c200:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c208:	4618      	mov	r0, r3
 800c20a:	f003 ffe5 	bl	80101d8 <SDMMC_CmdWriteMultiBlock>
 800c20e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c210:	e009      	b.n	800c226 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2290      	movs	r2, #144	@ 0x90
 800c216:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c21e:	4618      	mov	r0, r3
 800c220:	f003 ffb7 	bl	8010192 <SDMMC_CmdWriteSingleBlock>
 800c224:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d012      	beq.n	800c252 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a0f      	ldr	r2, [pc, #60]	@ (800c270 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800c232:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c23a:	431a      	orrs	r2, r3
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2201      	movs	r2, #1
 800c244:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2200      	movs	r2, #0
 800c24c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c24e:	2301      	movs	r3, #1
 800c250:	e00a      	b.n	800c268 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 800c260:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800c262:	2300      	movs	r3, #0
 800c264:	e000      	b.n	800c268 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c266:	2302      	movs	r3, #2
  }
}
 800c268:	4618      	mov	r0, r3
 800c26a:	3730      	adds	r7, #48	@ 0x30
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}
 800c270:	1fe00fff 	.word	0x1fe00fff

0800c274 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c280:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c288:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d008      	beq.n	800c2a2 <HAL_SD_IRQHandler+0x2e>
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f003 0308 	and.w	r3, r3, #8
 800c296:	2b00      	cmp	r3, #0
 800c298:	d003      	beq.n	800c2a2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f001 f926 	bl	800d4ec <SD_Read_IT>
 800c2a0:	e19a      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f000 80ac 	beq.w	800c40a <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c2ba:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	4b59      	ldr	r3, [pc, #356]	@ (800c42c <HAL_SD_IRQHandler+0x1b8>)
 800c2c8:	400b      	ands	r3, r1
 800c2ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800c2da:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	68da      	ldr	r2, [r3, #12]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2ea:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f003 0308 	and.w	r3, r3, #8
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d038      	beq.n	800c368 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f003 0302 	and.w	r3, r3, #2
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d104      	bne.n	800c30a <HAL_SD_IRQHandler+0x96>
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	f003 0320 	and.w	r3, r3, #32
 800c306:	2b00      	cmp	r3, #0
 800c308:	d011      	beq.n	800c32e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	4618      	mov	r0, r3
 800c310:	f003 ff86 	bl	8010220 <SDMMC_CmdStopTransfer>
 800c314:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d008      	beq.n	800c32e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	431a      	orrs	r2, r3
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 f95b 	bl	800c5e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4a3f      	ldr	r2, [pc, #252]	@ (800c430 <HAL_SD_IRQHandler+0x1bc>)
 800c334:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2201      	movs	r2, #1
 800c33a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2200      	movs	r2, #0
 800c342:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f003 0301 	and.w	r3, r3, #1
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d104      	bne.n	800c358 <HAL_SD_IRQHandler+0xe4>
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f003 0302 	and.w	r3, r3, #2
 800c354:	2b00      	cmp	r3, #0
 800c356:	d003      	beq.n	800c360 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f004 fc31 	bl	8010bc0 <HAL_SD_RxCpltCallback>
 800c35e:	e13b      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f004 fc23 	bl	8010bac <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c366:	e137      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c36e:	2b00      	cmp	r3, #0
 800c370:	f000 8132 	beq.w	800c5d8 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2200      	movs	r2, #0
 800c37a:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	2200      	movs	r2, #0
 800c382:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2200      	movs	r2, #0
 800c38a:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	f003 0302 	and.w	r3, r3, #2
 800c392:	2b00      	cmp	r3, #0
 800c394:	d104      	bne.n	800c3a0 <HAL_SD_IRQHandler+0x12c>
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	f003 0320 	and.w	r3, r3, #32
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d011      	beq.n	800c3c4 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f003 ff3b 	bl	8010220 <SDMMC_CmdStopTransfer>
 800c3aa:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d008      	beq.n	800c3c4 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c3b6:	68bb      	ldr	r3, [r7, #8]
 800c3b8:	431a      	orrs	r2, r3
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f000 f910 	bl	800c5e4 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	f003 0310 	and.w	r3, r3, #16
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d104      	bne.n	800c3e6 <HAL_SD_IRQHandler+0x172>
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	f003 0320 	and.w	r3, r3, #32
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d002      	beq.n	800c3ec <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f004 fbe0 	bl	8010bac <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	f003 0301 	and.w	r3, r3, #1
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d105      	bne.n	800c402 <HAL_SD_IRQHandler+0x18e>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f003 0302 	and.w	r3, r3, #2
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	f000 80eb 	beq.w	800c5d8 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f004 fbdc 	bl	8010bc0 <HAL_SD_RxCpltCallback>
}
 800c408:	e0e6      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c414:	2b00      	cmp	r3, #0
 800c416:	d00d      	beq.n	800c434 <HAL_SD_IRQHandler+0x1c0>
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f003 0308 	and.w	r3, r3, #8
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d008      	beq.n	800c434 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f001 f8a8 	bl	800d578 <SD_Write_IT>
 800c428:	e0d6      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
 800c42a:	bf00      	nop
 800c42c:	ffff3ec5 	.word	0xffff3ec5
 800c430:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c43a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800c43e:	2b00      	cmp	r3, #0
 800c440:	f000 809d 	beq.w	800c57e <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c44a:	f003 0302 	and.w	r3, r3, #2
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d005      	beq.n	800c45e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c456:	f043 0202 	orr.w	r2, r3, #2
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c464:	f003 0308 	and.w	r3, r3, #8
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d005      	beq.n	800c478 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c470:	f043 0208 	orr.w	r2, r3, #8
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c47e:	f003 0320 	and.w	r3, r3, #32
 800c482:	2b00      	cmp	r3, #0
 800c484:	d005      	beq.n	800c492 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c48a:	f043 0220 	orr.w	r2, r3, #32
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c498:	f003 0310 	and.w	r3, r3, #16
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d005      	beq.n	800c4ac <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4a4:	f043 0210 	orr.w	r2, r3, #16
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	4a4b      	ldr	r2, [pc, #300]	@ (800c5e0 <HAL_SD_IRQHandler+0x36c>)
 800c4b2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800c4c2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	68da      	ldr	r2, [r3, #12]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c4d2:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c4e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	68da      	ldr	r2, [r3, #12]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c4f2:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f003 fe91 	bl	8010220 <SDMMC_CmdStopTransfer>
 800c4fe:	4602      	mov	r2, r0
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c504:	431a      	orrs	r2, r3
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	68da      	ldr	r2, [r3, #12]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c518:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c522:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f003 0308 	and.w	r3, r3, #8
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d00a      	beq.n	800c544 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2201      	movs	r2, #1
 800c532:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2200      	movs	r2, #0
 800c53a:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 f851 	bl	800c5e4 <HAL_SD_ErrorCallback>
}
 800c542:	e049      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d044      	beq.n	800c5d8 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c552:	2b00      	cmp	r3, #0
 800c554:	d040      	beq.n	800c5d8 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800c564:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	2200      	movs	r2, #0
 800c56c:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	2201      	movs	r2, #1
 800c572:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f000 f834 	bl	800c5e4 <HAL_SD_ErrorCallback>
}
 800c57c:	e02c      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d025      	beq.n	800c5d8 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c594:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c59c:	f003 0304 	and.w	r3, r3, #4
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d10c      	bne.n	800c5be <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	f003 0320 	and.w	r3, r3, #32
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d003      	beq.n	800c5b6 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f001 f84a 	bl	800d648 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800c5b4:	e010      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f001 f832 	bl	800d620 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800c5bc:	e00c      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	f003 0320 	and.w	r3, r3, #32
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d003      	beq.n	800c5d0 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f001 f833 	bl	800d634 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800c5ce:	e003      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f001 f81b 	bl	800d60c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800c5d6:	e7ff      	b.n	800c5d8 <HAL_SD_IRQHandler+0x364>
 800c5d8:	bf00      	nop
 800c5da:	3710      	adds	r7, #16
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}
 800c5e0:	18000f3a 	.word	0x18000f3a

0800c5e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b083      	sub	sp, #12
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800c5ec:	bf00      	nop
 800c5ee:	370c      	adds	r7, #12
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr

0800c5f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c606:	0f9b      	lsrs	r3, r3, #30
 800c608:	b2da      	uxtb	r2, r3
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c612:	0e9b      	lsrs	r3, r3, #26
 800c614:	b2db      	uxtb	r3, r3
 800c616:	f003 030f 	and.w	r3, r3, #15
 800c61a:	b2da      	uxtb	r2, r3
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c624:	0e1b      	lsrs	r3, r3, #24
 800c626:	b2db      	uxtb	r3, r3
 800c628:	f003 0303 	and.w	r3, r3, #3
 800c62c:	b2da      	uxtb	r2, r3
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c636:	0c1b      	lsrs	r3, r3, #16
 800c638:	b2da      	uxtb	r2, r3
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c642:	0a1b      	lsrs	r3, r3, #8
 800c644:	b2da      	uxtb	r2, r3
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c64e:	b2da      	uxtb	r2, r3
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c658:	0d1b      	lsrs	r3, r3, #20
 800c65a:	b29a      	uxth	r2, r3
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c664:	0c1b      	lsrs	r3, r3, #16
 800c666:	b2db      	uxtb	r3, r3
 800c668:	f003 030f 	and.w	r3, r3, #15
 800c66c:	b2da      	uxtb	r2, r3
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c676:	0bdb      	lsrs	r3, r3, #15
 800c678:	b2db      	uxtb	r3, r3
 800c67a:	f003 0301 	and.w	r3, r3, #1
 800c67e:	b2da      	uxtb	r2, r3
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c688:	0b9b      	lsrs	r3, r3, #14
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	f003 0301 	and.w	r3, r3, #1
 800c690:	b2da      	uxtb	r2, r3
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c69a:	0b5b      	lsrs	r3, r3, #13
 800c69c:	b2db      	uxtb	r3, r3
 800c69e:	f003 0301 	and.w	r3, r3, #1
 800c6a2:	b2da      	uxtb	r2, r3
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6ac:	0b1b      	lsrs	r3, r3, #12
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	f003 0301 	and.w	r3, r3, #1
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	2200      	movs	r2, #0
 800c6be:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d163      	bne.n	800c790 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6cc:	009a      	lsls	r2, r3, #2
 800c6ce:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800c6d2:	4013      	ands	r3, r2
 800c6d4:	687a      	ldr	r2, [r7, #4]
 800c6d6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800c6d8:	0f92      	lsrs	r2, r2, #30
 800c6da:	431a      	orrs	r2, r3
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6e4:	0edb      	lsrs	r3, r3, #27
 800c6e6:	b2db      	uxtb	r3, r3
 800c6e8:	f003 0307 	and.w	r3, r3, #7
 800c6ec:	b2da      	uxtb	r2, r3
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6f6:	0e1b      	lsrs	r3, r3, #24
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	f003 0307 	and.w	r3, r3, #7
 800c6fe:	b2da      	uxtb	r2, r3
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c708:	0d5b      	lsrs	r3, r3, #21
 800c70a:	b2db      	uxtb	r3, r3
 800c70c:	f003 0307 	and.w	r3, r3, #7
 800c710:	b2da      	uxtb	r2, r3
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c71a:	0c9b      	lsrs	r3, r3, #18
 800c71c:	b2db      	uxtb	r3, r3
 800c71e:	f003 0307 	and.w	r3, r3, #7
 800c722:	b2da      	uxtb	r2, r3
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c72c:	0bdb      	lsrs	r3, r3, #15
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	f003 0307 	and.w	r3, r3, #7
 800c734:	b2da      	uxtb	r2, r3
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	691b      	ldr	r3, [r3, #16]
 800c73e:	1c5a      	adds	r2, r3, #1
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	7e1b      	ldrb	r3, [r3, #24]
 800c748:	b2db      	uxtb	r3, r3
 800c74a:	f003 0307 	and.w	r3, r3, #7
 800c74e:	3302      	adds	r3, #2
 800c750:	2201      	movs	r2, #1
 800c752:	fa02 f303 	lsl.w	r3, r2, r3
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c75a:	fb03 f202 	mul.w	r2, r3, r2
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	7a1b      	ldrb	r3, [r3, #8]
 800c766:	b2db      	uxtb	r3, r3
 800c768:	f003 030f 	and.w	r3, r3, #15
 800c76c:	2201      	movs	r2, #1
 800c76e:	409a      	lsls	r2, r3
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c778:	687a      	ldr	r2, [r7, #4]
 800c77a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800c77c:	0a52      	lsrs	r2, r2, #9
 800c77e:	fb03 f202 	mul.w	r2, r3, r2
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c78c:	655a      	str	r2, [r3, #84]	@ 0x54
 800c78e:	e031      	b.n	800c7f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c794:	2b01      	cmp	r3, #1
 800c796:	d11d      	bne.n	800c7d4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c79c:	041b      	lsls	r3, r3, #16
 800c79e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7a6:	0c1b      	lsrs	r3, r3, #16
 800c7a8:	431a      	orrs	r2, r3
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	691b      	ldr	r3, [r3, #16]
 800c7b2:	3301      	adds	r3, #1
 800c7b4:	029a      	lsls	r2, r3, #10
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c7c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	655a      	str	r2, [r3, #84]	@ 0x54
 800c7d2:	e00f      	b.n	800c7f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a58      	ldr	r2, [pc, #352]	@ (800c93c <HAL_SD_GetCardCSD+0x344>)
 800c7da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	e09d      	b.n	800c930 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7f8:	0b9b      	lsrs	r3, r3, #14
 800c7fa:	b2db      	uxtb	r3, r3
 800c7fc:	f003 0301 	and.w	r3, r3, #1
 800c800:	b2da      	uxtb	r2, r3
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c80a:	09db      	lsrs	r3, r3, #7
 800c80c:	b2db      	uxtb	r3, r3
 800c80e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c812:	b2da      	uxtb	r2, r3
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c81c:	b2db      	uxtb	r3, r3
 800c81e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c822:	b2da      	uxtb	r2, r3
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c82c:	0fdb      	lsrs	r3, r3, #31
 800c82e:	b2da      	uxtb	r2, r3
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c838:	0f5b      	lsrs	r3, r3, #29
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	f003 0303 	and.w	r3, r3, #3
 800c840:	b2da      	uxtb	r2, r3
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c84a:	0e9b      	lsrs	r3, r3, #26
 800c84c:	b2db      	uxtb	r3, r3
 800c84e:	f003 0307 	and.w	r3, r3, #7
 800c852:	b2da      	uxtb	r2, r3
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c85c:	0d9b      	lsrs	r3, r3, #22
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	f003 030f 	and.w	r3, r3, #15
 800c864:	b2da      	uxtb	r2, r3
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c86e:	0d5b      	lsrs	r3, r3, #21
 800c870:	b2db      	uxtb	r3, r3
 800c872:	f003 0301 	and.w	r3, r3, #1
 800c876:	b2da      	uxtb	r2, r3
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	2200      	movs	r2, #0
 800c882:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c88a:	0c1b      	lsrs	r3, r3, #16
 800c88c:	b2db      	uxtb	r3, r3
 800c88e:	f003 0301 	and.w	r3, r3, #1
 800c892:	b2da      	uxtb	r2, r3
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c89e:	0bdb      	lsrs	r3, r3, #15
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	f003 0301 	and.w	r3, r3, #1
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8b2:	0b9b      	lsrs	r3, r3, #14
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	f003 0301 	and.w	r3, r3, #1
 800c8ba:	b2da      	uxtb	r2, r3
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8c6:	0b5b      	lsrs	r3, r3, #13
 800c8c8:	b2db      	uxtb	r3, r3
 800c8ca:	f003 0301 	and.w	r3, r3, #1
 800c8ce:	b2da      	uxtb	r2, r3
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8da:	0b1b      	lsrs	r3, r3, #12
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	f003 0301 	and.w	r3, r3, #1
 800c8e2:	b2da      	uxtb	r2, r3
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c8ee:	0a9b      	lsrs	r3, r3, #10
 800c8f0:	b2db      	uxtb	r3, r3
 800c8f2:	f003 0303 	and.w	r3, r3, #3
 800c8f6:	b2da      	uxtb	r2, r3
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c902:	0a1b      	lsrs	r3, r3, #8
 800c904:	b2db      	uxtb	r3, r3
 800c906:	f003 0303 	and.w	r3, r3, #3
 800c90a:	b2da      	uxtb	r2, r3
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c916:	085b      	lsrs	r3, r3, #1
 800c918:	b2db      	uxtb	r3, r3
 800c91a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c91e:	b2da      	uxtb	r2, r3
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	2201      	movs	r2, #1
 800c92a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800c92e:	2300      	movs	r3, #0
}
 800c930:	4618      	mov	r0, r3
 800c932:	370c      	adds	r7, #12
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr
 800c93c:	1fe00fff 	.word	0x1fe00fff

0800c940 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b094      	sub	sp, #80	@ 0x50
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800c94a:	2300      	movs	r3, #0
 800c94c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c956:	b2db      	uxtb	r3, r3
 800c958:	2b03      	cmp	r3, #3
 800c95a:	d101      	bne.n	800c960 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800c95c:	2301      	movs	r3, #1
 800c95e:	e0a7      	b.n	800cab0 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800c960:	f107 0308 	add.w	r3, r7, #8
 800c964:	4619      	mov	r1, r3
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f000 fb62 	bl	800d030 <SD_SendSDStatus>
 800c96c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800c96e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c970:	2b00      	cmp	r3, #0
 800c972:	d011      	beq.n	800c998 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	4a4f      	ldr	r2, [pc, #316]	@ (800cab8 <HAL_SD_GetCardStatus+0x178>)
 800c97a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c982:	431a      	orrs	r2, r3
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2201      	movs	r2, #1
 800c98c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800c990:	2301      	movs	r3, #1
 800c992:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800c996:	e070      	b.n	800ca7a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	099b      	lsrs	r3, r3, #6
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	f003 0303 	and.w	r3, r3, #3
 800c9a2:	b2da      	uxtb	r2, r3
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	095b      	lsrs	r3, r3, #5
 800c9ac:	b2db      	uxtb	r3, r3
 800c9ae:	f003 0301 	and.w	r3, r3, #1
 800c9b2:	b2da      	uxtb	r2, r3
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	0a1b      	lsrs	r3, r3, #8
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c9c2:	b29a      	uxth	r2, r3
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	0e1b      	lsrs	r3, r3, #24
 800c9c8:	b29b      	uxth	r3, r3
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	b29a      	uxth	r2, r3
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	061a      	lsls	r2, r3, #24
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	021b      	lsls	r3, r3, #8
 800c9da:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c9de:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	0a1b      	lsrs	r3, r3, #8
 800c9e4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c9e8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	0e1b      	lsrs	r3, r3, #24
 800c9ee:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800c9f4:	693b      	ldr	r3, [r7, #16]
 800c9f6:	b2da      	uxtb	r2, r3
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	0a1b      	lsrs	r3, r3, #8
 800ca00:	b2da      	uxtb	r2, r3
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	0d1b      	lsrs	r3, r3, #20
 800ca0a:	b2db      	uxtb	r3, r3
 800ca0c:	f003 030f 	and.w	r3, r3, #15
 800ca10:	b2da      	uxtb	r2, r3
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	0c1b      	lsrs	r3, r3, #16
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ca20:	b29a      	uxth	r2, r3
 800ca22:	697b      	ldr	r3, [r7, #20]
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	b29a      	uxth	r2, r3
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800ca32:	697b      	ldr	r3, [r7, #20]
 800ca34:	0a9b      	lsrs	r3, r3, #10
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca3c:	b2da      	uxtb	r2, r3
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	0a1b      	lsrs	r3, r3, #8
 800ca46:	b2db      	uxtb	r3, r3
 800ca48:	f003 0303 	and.w	r3, r3, #3
 800ca4c:	b2da      	uxtb	r2, r3
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	091b      	lsrs	r3, r3, #4
 800ca56:	b2db      	uxtb	r3, r3
 800ca58:	f003 030f 	and.w	r3, r3, #15
 800ca5c:	b2da      	uxtb	r2, r3
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	b2db      	uxtb	r3, r3
 800ca66:	f003 030f 	and.w	r3, r3, #15
 800ca6a:	b2da      	uxtb	r2, r3
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800ca70:	69bb      	ldr	r3, [r7, #24]
 800ca72:	0e1b      	lsrs	r3, r3, #24
 800ca74:	b2da      	uxtb	r2, r3
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ca82:	4618      	mov	r0, r3
 800ca84:	f003 fb1c 	bl	80100c0 <SDMMC_CmdBlockLength>
 800ca88:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ca8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00d      	beq.n	800caac <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a08      	ldr	r2, [pc, #32]	@ (800cab8 <HAL_SD_GetCardStatus+0x178>)
 800ca96:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca9c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	2201      	movs	r2, #1
 800caa2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800caa6:	2301      	movs	r3, #1
 800caa8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800caac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3750      	adds	r7, #80	@ 0x50
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	1fe00fff 	.word	0x1fe00fff

0800cabc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b083      	sub	sp, #12
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
 800cac4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800cb06:	2300      	movs	r3, #0
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	370c      	adds	r7, #12
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb12:	4770      	bx	lr

0800cb14 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800cb14:	b590      	push	{r4, r7, lr}
 800cb16:	b08d      	sub	sp, #52	@ 0x34
 800cb18:	af02      	add	r7, sp, #8
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2203      	movs	r2, #3
 800cb28:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb30:	2b03      	cmp	r3, #3
 800cb32:	d02e      	beq.n	800cb92 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb3a:	d106      	bne.n	800cb4a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb40:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	635a      	str	r2, [r3, #52]	@ 0x34
 800cb48:	e029      	b.n	800cb9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb50:	d10a      	bne.n	800cb68 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800cb52:	6878      	ldr	r0, [r7, #4]
 800cb54:	f000 fb64 	bl	800d220 <SD_WideBus_Enable>
 800cb58:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb5e:	6a3b      	ldr	r3, [r7, #32]
 800cb60:	431a      	orrs	r2, r3
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	635a      	str	r2, [r3, #52]	@ 0x34
 800cb66:	e01a      	b.n	800cb9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d10a      	bne.n	800cb84 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 fba1 	bl	800d2b6 <SD_WideBus_Disable>
 800cb74:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb7a:	6a3b      	ldr	r3, [r7, #32]
 800cb7c:	431a      	orrs	r2, r3
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	635a      	str	r2, [r3, #52]	@ 0x34
 800cb82:	e00c      	b.n	800cb9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb88:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	635a      	str	r2, [r3, #52]	@ 0x34
 800cb90:	e005      	b.n	800cb9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb96:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d007      	beq.n	800cbb6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	4a5f      	ldr	r2, [pc, #380]	@ (800cd28 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cbac:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800cbae:	2301      	movs	r3, #1
 800cbb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cbb4:	e096      	b.n	800cce4 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800cbb6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800cbba:	f04f 0100 	mov.w	r1, #0
 800cbbe:	f7fd fea3 	bl	800a908 <HAL_RCCEx_GetPeriphCLKFreq>
 800cbc2:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800cbc4:	69fb      	ldr	r3, [r7, #28]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	f000 8083 	beq.w	800ccd2 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	689b      	ldr	r3, [r3, #8]
 800cbd6:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	691b      	ldr	r3, [r3, #16]
 800cbe0:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	695a      	ldr	r2, [r3, #20]
 800cbe6:	69fb      	ldr	r3, [r7, #28]
 800cbe8:	4950      	ldr	r1, [pc, #320]	@ (800cd2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cbea:	fba1 1303 	umull	r1, r3, r1, r3
 800cbee:	0e1b      	lsrs	r3, r3, #24
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d303      	bcc.n	800cbfc <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	695b      	ldr	r3, [r3, #20]
 800cbf8:	61bb      	str	r3, [r7, #24]
 800cbfa:	e05a      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc04:	d103      	bne.n	800cc0e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	695b      	ldr	r3, [r3, #20]
 800cc0a:	61bb      	str	r3, [r7, #24]
 800cc0c:	e051      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc16:	d126      	bne.n	800cc66 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	695b      	ldr	r3, [r3, #20]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d10e      	bne.n	800cc3e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800cc20:	69fb      	ldr	r3, [r7, #28]
 800cc22:	4a43      	ldr	r2, [pc, #268]	@ (800cd30 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800cc24:	4293      	cmp	r3, r2
 800cc26:	d906      	bls.n	800cc36 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cc28:	69fb      	ldr	r3, [r7, #28]
 800cc2a:	4a40      	ldr	r2, [pc, #256]	@ (800cd2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cc2c:	fba2 2303 	umull	r2, r3, r2, r3
 800cc30:	0e5b      	lsrs	r3, r3, #25
 800cc32:	61bb      	str	r3, [r7, #24]
 800cc34:	e03d      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	695b      	ldr	r3, [r3, #20]
 800cc3a:	61bb      	str	r3, [r7, #24]
 800cc3c:	e039      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	695b      	ldr	r3, [r3, #20]
 800cc42:	005b      	lsls	r3, r3, #1
 800cc44:	69fa      	ldr	r2, [r7, #28]
 800cc46:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc4a:	4a39      	ldr	r2, [pc, #228]	@ (800cd30 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d906      	bls.n	800cc5e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cc50:	69fb      	ldr	r3, [r7, #28]
 800cc52:	4a36      	ldr	r2, [pc, #216]	@ (800cd2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cc54:	fba2 2303 	umull	r2, r3, r2, r3
 800cc58:	0e5b      	lsrs	r3, r3, #25
 800cc5a:	61bb      	str	r3, [r7, #24]
 800cc5c:	e029      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	695b      	ldr	r3, [r3, #20]
 800cc62:	61bb      	str	r3, [r7, #24]
 800cc64:	e025      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	695b      	ldr	r3, [r3, #20]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d10e      	bne.n	800cc8c <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800cc6e:	69fb      	ldr	r3, [r7, #28]
 800cc70:	4a30      	ldr	r2, [pc, #192]	@ (800cd34 <HAL_SD_ConfigWideBusOperation+0x220>)
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d906      	bls.n	800cc84 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cc76:	69fb      	ldr	r3, [r7, #28]
 800cc78:	4a2c      	ldr	r2, [pc, #176]	@ (800cd2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cc7a:	fba2 2303 	umull	r2, r3, r2, r3
 800cc7e:	0e1b      	lsrs	r3, r3, #24
 800cc80:	61bb      	str	r3, [r7, #24]
 800cc82:	e016      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	695b      	ldr	r3, [r3, #20]
 800cc88:	61bb      	str	r3, [r7, #24]
 800cc8a:	e012      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	695b      	ldr	r3, [r3, #20]
 800cc90:	005b      	lsls	r3, r3, #1
 800cc92:	69fa      	ldr	r2, [r7, #28]
 800cc94:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc98:	4a26      	ldr	r2, [pc, #152]	@ (800cd34 <HAL_SD_ConfigWideBusOperation+0x220>)
 800cc9a:	4293      	cmp	r3, r2
 800cc9c:	d906      	bls.n	800ccac <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cc9e:	69fb      	ldr	r3, [r7, #28]
 800cca0:	4a22      	ldr	r2, [pc, #136]	@ (800cd2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cca2:	fba2 2303 	umull	r2, r3, r2, r3
 800cca6:	0e1b      	lsrs	r3, r3, #24
 800cca8:	61bb      	str	r3, [r7, #24]
 800ccaa:	e002      	b.n	800ccb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	695b      	ldr	r3, [r3, #20]
 800ccb0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681c      	ldr	r4, [r3, #0]
 800ccb6:	466a      	mov	r2, sp
 800ccb8:	f107 0314 	add.w	r3, r7, #20
 800ccbc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ccc0:	e882 0003 	stmia.w	r2, {r0, r1}
 800ccc4:	f107 0308 	add.w	r3, r7, #8
 800ccc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ccca:	4620      	mov	r0, r4
 800cccc:	f003 f91a 	bl	800ff04 <SDMMC_Init>
 800ccd0:	e008      	b.n	800cce4 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccd6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800ccde:	2301      	movs	r3, #1
 800cce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ccec:	4618      	mov	r0, r3
 800ccee:	f003 f9e7 	bl	80100c0 <SDMMC_CmdBlockLength>
 800ccf2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ccf4:	6a3b      	ldr	r3, [r7, #32]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d00c      	beq.n	800cd14 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4a0a      	ldr	r2, [pc, #40]	@ (800cd28 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cd00:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd06:	6a3b      	ldr	r3, [r7, #32]
 800cd08:	431a      	orrs	r2, r3
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800cd0e:	2301      	movs	r3, #1
 800cd10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2201      	movs	r2, #1
 800cd18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800cd1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	372c      	adds	r7, #44	@ 0x2c
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd90      	pop	{r4, r7, pc}
 800cd28:	1fe00fff 	.word	0x1fe00fff
 800cd2c:	55e63b89 	.word	0x55e63b89
 800cd30:	02faf080 	.word	0x02faf080
 800cd34:	017d7840 	.word	0x017d7840

0800cd38 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b086      	sub	sp, #24
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800cd40:	2300      	movs	r3, #0
 800cd42:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800cd44:	f107 030c 	add.w	r3, r7, #12
 800cd48:	4619      	mov	r1, r3
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f000 fa40 	bl	800d1d0 <SD_SendStatus>
 800cd50:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d005      	beq.n	800cd64 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd5c:	697b      	ldr	r3, [r7, #20]
 800cd5e:	431a      	orrs	r2, r3
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	0a5b      	lsrs	r3, r3, #9
 800cd68:	f003 030f 	and.w	r3, r3, #15
 800cd6c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800cd6e:	693b      	ldr	r3, [r7, #16]
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3718      	adds	r7, #24
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}

0800cd78 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b090      	sub	sp, #64	@ 0x40
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800cd80:	2300      	movs	r3, #0
 800cd82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800cd84:	f7f5 fde8 	bl	8002958 <HAL_GetTick>
 800cd88:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f003 f911 	bl	800ffb6 <SDMMC_GetPowerState>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d102      	bne.n	800cda0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800cd9a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800cd9e:	e0b5      	b.n	800cf0c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cda4:	2b03      	cmp	r3, #3
 800cda6:	d02e      	beq.n	800ce06 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	4618      	mov	r0, r3
 800cdae:	f003 fb5c 	bl	801046a <SDMMC_CmdSendCID>
 800cdb2:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800cdb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d001      	beq.n	800cdbe <SD_InitCard+0x46>
    {
      return errorstate;
 800cdba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdbc:	e0a6      	b.n	800cf0c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	2100      	movs	r1, #0
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f003 f93c 	bl	8010042 <SDMMC_GetResponse>
 800cdca:	4602      	mov	r2, r0
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2104      	movs	r1, #4
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f003 f933 	bl	8010042 <SDMMC_GetResponse>
 800cddc:	4602      	mov	r2, r0
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	2108      	movs	r1, #8
 800cde8:	4618      	mov	r0, r3
 800cdea:	f003 f92a 	bl	8010042 <SDMMC_GetResponse>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	210c      	movs	r1, #12
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f003 f921 	bl	8010042 <SDMMC_GetResponse>
 800ce00:	4602      	mov	r2, r0
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce0a:	2b03      	cmp	r3, #3
 800ce0c:	d01d      	beq.n	800ce4a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800ce0e:	e019      	b.n	800ce44 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	f107 020a 	add.w	r2, r7, #10
 800ce18:	4611      	mov	r1, r2
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f003 fb64 	bl	80104e8 <SDMMC_CmdSetRelAdd>
 800ce20:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ce22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d001      	beq.n	800ce2c <SD_InitCard+0xb4>
      {
        return errorstate;
 800ce28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce2a:	e06f      	b.n	800cf0c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800ce2c:	f7f5 fd94 	bl	8002958 <HAL_GetTick>
 800ce30:	4602      	mov	r2, r0
 800ce32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce34:	1ad3      	subs	r3, r2, r3
 800ce36:	f241 3287 	movw	r2, #4999	@ 0x1387
 800ce3a:	4293      	cmp	r3, r2
 800ce3c:	d902      	bls.n	800ce44 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ce3e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ce42:	e063      	b.n	800cf0c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800ce44:	897b      	ldrh	r3, [r7, #10]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d0e2      	beq.n	800ce10 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce4e:	2b03      	cmp	r3, #3
 800ce50:	d036      	beq.n	800cec0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ce52:	897b      	ldrh	r3, [r7, #10]
 800ce54:	461a      	mov	r2, r3
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681a      	ldr	r2, [r3, #0]
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce62:	041b      	lsls	r3, r3, #16
 800ce64:	4619      	mov	r1, r3
 800ce66:	4610      	mov	r0, r2
 800ce68:	f003 fb1e 	bl	80104a8 <SDMMC_CmdSendCSD>
 800ce6c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d001      	beq.n	800ce78 <SD_InitCard+0x100>
    {
      return errorstate;
 800ce74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce76:	e049      	b.n	800cf0c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	2100      	movs	r1, #0
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f003 f8df 	bl	8010042 <SDMMC_GetResponse>
 800ce84:	4602      	mov	r2, r0
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	2104      	movs	r1, #4
 800ce90:	4618      	mov	r0, r3
 800ce92:	f003 f8d6 	bl	8010042 <SDMMC_GetResponse>
 800ce96:	4602      	mov	r2, r0
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	2108      	movs	r1, #8
 800cea2:	4618      	mov	r0, r3
 800cea4:	f003 f8cd 	bl	8010042 <SDMMC_GetResponse>
 800cea8:	4602      	mov	r2, r0
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	210c      	movs	r1, #12
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f003 f8c4 	bl	8010042 <SDMMC_GetResponse>
 800ceba:	4602      	mov	r2, r0
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	2104      	movs	r1, #4
 800cec6:	4618      	mov	r0, r3
 800cec8:	f003 f8bb 	bl	8010042 <SDMMC_GetResponse>
 800cecc:	4603      	mov	r3, r0
 800cece:	0d1a      	lsrs	r2, r3, #20
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ced4:	f107 030c 	add.w	r3, r7, #12
 800ced8:	4619      	mov	r1, r3
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f7ff fb8c 	bl	800c5f8 <HAL_SD_GetCardCSD>
 800cee0:	4603      	mov	r3, r0
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d002      	beq.n	800ceec <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cee6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ceea:	e00f      	b.n	800cf0c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681a      	ldr	r2, [r3, #0]
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cef4:	041b      	lsls	r3, r3, #16
 800cef6:	4619      	mov	r1, r3
 800cef8:	4610      	mov	r0, r2
 800cefa:	f003 f9cd 	bl	8010298 <SDMMC_CmdSelDesel>
 800cefe:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d001      	beq.n	800cf0a <SD_InitCard+0x192>
  {
    return errorstate;
 800cf06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf08:	e000      	b.n	800cf0c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800cf0a:	2300      	movs	r3, #0
}
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	3740      	adds	r7, #64	@ 0x40
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}

0800cf14 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b086      	sub	sp, #24
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800cf20:	2300      	movs	r3, #0
 800cf22:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800cf24:	2300      	movs	r3, #0
 800cf26:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f003 f9d6 	bl	80102de <SDMMC_CmdGoIdleState>
 800cf32:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d001      	beq.n	800cf3e <SD_PowerON+0x2a>
  {
    return errorstate;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	e072      	b.n	800d024 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	4618      	mov	r0, r3
 800cf44:	f003 f9e9 	bl	801031a <SDMMC_CmdOperCond>
 800cf48:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf50:	d10d      	bne.n	800cf6e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2200      	movs	r2, #0
 800cf56:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	f003 f9be 	bl	80102de <SDMMC_CmdGoIdleState>
 800cf62:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d004      	beq.n	800cf74 <SD_PowerON+0x60>
    {
      return errorstate;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	e05a      	b.n	800d024 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2201      	movs	r2, #1
 800cf72:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf78:	2b01      	cmp	r3, #1
 800cf7a:	d137      	bne.n	800cfec <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	2100      	movs	r1, #0
 800cf82:	4618      	mov	r0, r3
 800cf84:	f003 f9e9 	bl	801035a <SDMMC_CmdAppCommand>
 800cf88:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d02d      	beq.n	800cfec <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cf90:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800cf94:	e046      	b.n	800d024 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	2100      	movs	r1, #0
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f003 f9dc 	bl	801035a <SDMMC_CmdAppCommand>
 800cfa2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d001      	beq.n	800cfae <SD_PowerON+0x9a>
    {
      return errorstate;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	e03a      	b.n	800d024 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	491e      	ldr	r1, [pc, #120]	@ (800d02c <SD_PowerON+0x118>)
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	f003 f9f3 	bl	80103a0 <SDMMC_CmdAppOperCommand>
 800cfba:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d002      	beq.n	800cfc8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cfc2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800cfc6:	e02d      	b.n	800d024 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	2100      	movs	r1, #0
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f003 f837 	bl	8010042 <SDMMC_GetResponse>
 800cfd4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800cfd6:	697b      	ldr	r3, [r7, #20]
 800cfd8:	0fdb      	lsrs	r3, r3, #31
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	d101      	bne.n	800cfe2 <SD_PowerON+0xce>
 800cfde:	2301      	movs	r3, #1
 800cfe0:	e000      	b.n	800cfe4 <SD_PowerON+0xd0>
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	613b      	str	r3, [r7, #16]

    count++;
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	3301      	adds	r3, #1
 800cfea:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d802      	bhi.n	800cffc <SD_PowerON+0xe8>
 800cff6:	693b      	ldr	r3, [r7, #16]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d0cc      	beq.n	800cf96 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d002:	4293      	cmp	r3, r2
 800d004:	d902      	bls.n	800d00c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800d006:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d00a:	e00b      	b.n	800d024 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2200      	movs	r2, #0
 800d010:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d002      	beq.n	800d022 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2201      	movs	r2, #1
 800d020:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800d022:	2300      	movs	r3, #0
}
 800d024:	4618      	mov	r0, r3
 800d026:	3718      	adds	r7, #24
 800d028:	46bd      	mov	sp, r7
 800d02a:	bd80      	pop	{r7, pc}
 800d02c:	c1100000 	.word	0xc1100000

0800d030 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b08c      	sub	sp, #48	@ 0x30
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
 800d038:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d03a:	f7f5 fc8d 	bl	8002958 <HAL_GetTick>
 800d03e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	2100      	movs	r1, #0
 800d04a:	4618      	mov	r0, r3
 800d04c:	f002 fff9 	bl	8010042 <SDMMC_GetResponse>
 800d050:	4603      	mov	r3, r0
 800d052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d056:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d05a:	d102      	bne.n	800d062 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d05c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d060:	e0b0      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	2140      	movs	r1, #64	@ 0x40
 800d068:	4618      	mov	r0, r3
 800d06a:	f003 f829 	bl	80100c0 <SDMMC_CmdBlockLength>
 800d06e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d070:	6a3b      	ldr	r3, [r7, #32]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d005      	beq.n	800d082 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d07e:	6a3b      	ldr	r3, [r7, #32]
 800d080:	e0a0      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681a      	ldr	r2, [r3, #0]
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d08a:	041b      	lsls	r3, r3, #16
 800d08c:	4619      	mov	r1, r3
 800d08e:	4610      	mov	r0, r2
 800d090:	f003 f963 	bl	801035a <SDMMC_CmdAppCommand>
 800d094:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d096:	6a3b      	ldr	r3, [r7, #32]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d005      	beq.n	800d0a8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d0a4:	6a3b      	ldr	r3, [r7, #32]
 800d0a6:	e08d      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d0a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d0ac:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800d0ae:	2340      	movs	r3, #64	@ 0x40
 800d0b0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800d0b2:	2360      	movs	r3, #96	@ 0x60
 800d0b4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d0b6:	2302      	movs	r3, #2
 800d0b8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f107 0208 	add.w	r2, r7, #8
 800d0ca:	4611      	mov	r1, r2
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f002 ffcb 	bl	8010068 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	f003 fa4b 	bl	8010572 <SDMMC_CmdStatusRegister>
 800d0dc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d0de:	6a3b      	ldr	r3, [r7, #32]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d02b      	beq.n	800d13c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d0ec:	6a3b      	ldr	r3, [r7, #32]
 800d0ee:	e069      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d013      	beq.n	800d126 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800d0fe:	2300      	movs	r3, #0
 800d100:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d102:	e00d      	b.n	800d120 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	4618      	mov	r0, r3
 800d10a:	f002 ff25 	bl	800ff58 <SDMMC_ReadFIFO>
 800d10e:	4602      	mov	r2, r0
 800d110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d112:	601a      	str	r2, [r3, #0]
        pData++;
 800d114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d116:	3304      	adds	r3, #4
 800d118:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800d11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d11c:	3301      	adds	r3, #1
 800d11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d122:	2b07      	cmp	r3, #7
 800d124:	d9ee      	bls.n	800d104 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d126:	f7f5 fc17 	bl	8002958 <HAL_GetTick>
 800d12a:	4602      	mov	r2, r0
 800d12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d12e:	1ad3      	subs	r3, r2, r3
 800d130:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d134:	d102      	bne.n	800d13c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d136:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d13a:	e043      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d142:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800d146:	2b00      	cmp	r3, #0
 800d148:	d0d2      	beq.n	800d0f0 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d150:	f003 0308 	and.w	r3, r3, #8
 800d154:	2b00      	cmp	r3, #0
 800d156:	d001      	beq.n	800d15c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d158:	2308      	movs	r3, #8
 800d15a:	e033      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d162:	f003 0302 	and.w	r3, r3, #2
 800d166:	2b00      	cmp	r3, #0
 800d168:	d001      	beq.n	800d16e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d16a:	2302      	movs	r3, #2
 800d16c:	e02a      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d174:	f003 0320 	and.w	r3, r3, #32
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d017      	beq.n	800d1ac <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800d17c:	2320      	movs	r3, #32
 800d17e:	e021      	b.n	800d1c4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4618      	mov	r0, r3
 800d186:	f002 fee7 	bl	800ff58 <SDMMC_ReadFIFO>
 800d18a:	4602      	mov	r2, r0
 800d18c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d18e:	601a      	str	r2, [r3, #0]
    pData++;
 800d190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d192:	3304      	adds	r3, #4
 800d194:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d196:	f7f5 fbdf 	bl	8002958 <HAL_GetTick>
 800d19a:	4602      	mov	r2, r0
 800d19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d19e:	1ad3      	subs	r3, r2, r3
 800d1a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1a4:	d102      	bne.n	800d1ac <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d1a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d1aa:	e00b      	b.n	800d1c4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d1e2      	bne.n	800d180 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	4a03      	ldr	r2, [pc, #12]	@ (800d1cc <SD_SendSDStatus+0x19c>)
 800d1c0:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800d1c2:	2300      	movs	r3, #0
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3730      	adds	r7, #48	@ 0x30
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	18000f3a 	.word	0x18000f3a

0800d1d0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b084      	sub	sp, #16
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d102      	bne.n	800d1e6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d1e0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d1e4:	e018      	b.n	800d218 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681a      	ldr	r2, [r3, #0]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ee:	041b      	lsls	r3, r3, #16
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	4610      	mov	r0, r2
 800d1f4:	f003 f99a 	bl	801052c <SDMMC_CmdSendStatus>
 800d1f8:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d001      	beq.n	800d204 <SD_SendStatus+0x34>
  {
    return errorstate;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	e009      	b.n	800d218 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	2100      	movs	r1, #0
 800d20a:	4618      	mov	r0, r3
 800d20c:	f002 ff19 	bl	8010042 <SDMMC_GetResponse>
 800d210:	4602      	mov	r2, r0
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d216:	2300      	movs	r3, #0
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3710      	adds	r7, #16
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}

0800d220 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d228:	2300      	movs	r3, #0
 800d22a:	60fb      	str	r3, [r7, #12]
 800d22c:	2300      	movs	r3, #0
 800d22e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2100      	movs	r1, #0
 800d236:	4618      	mov	r0, r3
 800d238:	f002 ff03 	bl	8010042 <SDMMC_GetResponse>
 800d23c:	4603      	mov	r3, r0
 800d23e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d242:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d246:	d102      	bne.n	800d24e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d248:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d24c:	e02f      	b.n	800d2ae <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d24e:	f107 030c 	add.w	r3, r7, #12
 800d252:	4619      	mov	r1, r3
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f000 f879 	bl	800d34c <SD_FindSCR>
 800d25a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d001      	beq.n	800d266 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	e023      	b.n	800d2ae <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d266:	693b      	ldr	r3, [r7, #16]
 800d268:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d01c      	beq.n	800d2aa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681a      	ldr	r2, [r3, #0]
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d278:	041b      	lsls	r3, r3, #16
 800d27a:	4619      	mov	r1, r3
 800d27c:	4610      	mov	r0, r2
 800d27e:	f003 f86c 	bl	801035a <SDMMC_CmdAppCommand>
 800d282:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d001      	beq.n	800d28e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	e00f      	b.n	800d2ae <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	2102      	movs	r1, #2
 800d294:	4618      	mov	r0, r3
 800d296:	f003 f8a3 	bl	80103e0 <SDMMC_CmdBusWidth>
 800d29a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d001      	beq.n	800d2a6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	e003      	b.n	800d2ae <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	e001      	b.n	800d2ae <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d2aa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	3718      	adds	r7, #24
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}

0800d2b6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800d2b6:	b580      	push	{r7, lr}
 800d2b8:	b086      	sub	sp, #24
 800d2ba:	af00      	add	r7, sp, #0
 800d2bc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d2be:	2300      	movs	r3, #0
 800d2c0:	60fb      	str	r3, [r7, #12]
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	2100      	movs	r1, #0
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	f002 feb8 	bl	8010042 <SDMMC_GetResponse>
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d2d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d2dc:	d102      	bne.n	800d2e4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d2de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d2e2:	e02f      	b.n	800d344 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d2e4:	f107 030c 	add.w	r3, r7, #12
 800d2e8:	4619      	mov	r1, r3
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f000 f82e 	bl	800d34c <SD_FindSCR>
 800d2f0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d2f2:	697b      	ldr	r3, [r7, #20]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d001      	beq.n	800d2fc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	e023      	b.n	800d344 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d2fc:	693b      	ldr	r3, [r7, #16]
 800d2fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d302:	2b00      	cmp	r3, #0
 800d304:	d01c      	beq.n	800d340 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d30e:	041b      	lsls	r3, r3, #16
 800d310:	4619      	mov	r1, r3
 800d312:	4610      	mov	r0, r2
 800d314:	f003 f821 	bl	801035a <SDMMC_CmdAppCommand>
 800d318:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d001      	beq.n	800d324 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	e00f      	b.n	800d344 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	2100      	movs	r1, #0
 800d32a:	4618      	mov	r0, r3
 800d32c:	f003 f858 	bl	80103e0 <SDMMC_CmdBusWidth>
 800d330:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d332:	697b      	ldr	r3, [r7, #20]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d001      	beq.n	800d33c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	e003      	b.n	800d344 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d33c:	2300      	movs	r3, #0
 800d33e:	e001      	b.n	800d344 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d340:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d344:	4618      	mov	r0, r3
 800d346:	3718      	adds	r7, #24
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}

0800d34c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b08e      	sub	sp, #56	@ 0x38
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
 800d354:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d356:	f7f5 faff 	bl	8002958 <HAL_GetTick>
 800d35a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800d35c:	2300      	movs	r3, #0
 800d35e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800d360:	2300      	movs	r3, #0
 800d362:	60bb      	str	r3, [r7, #8]
 800d364:	2300      	movs	r3, #0
 800d366:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	2108      	movs	r1, #8
 800d372:	4618      	mov	r0, r3
 800d374:	f002 fea4 	bl	80100c0 <SDMMC_CmdBlockLength>
 800d378:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d001      	beq.n	800d384 <SD_FindSCR+0x38>
  {
    return errorstate;
 800d380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d382:	e0ad      	b.n	800d4e0 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681a      	ldr	r2, [r3, #0]
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d38c:	041b      	lsls	r3, r3, #16
 800d38e:	4619      	mov	r1, r3
 800d390:	4610      	mov	r0, r2
 800d392:	f002 ffe2 	bl	801035a <SDMMC_CmdAppCommand>
 800d396:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d001      	beq.n	800d3a2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800d39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3a0:	e09e      	b.n	800d4e0 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d3a2:	f04f 33ff 	mov.w	r3, #4294967295
 800d3a6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800d3a8:	2308      	movs	r3, #8
 800d3aa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800d3ac:	2330      	movs	r3, #48	@ 0x30
 800d3ae:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d3b0:	2302      	movs	r3, #2
 800d3b2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f107 0210 	add.w	r2, r7, #16
 800d3c4:	4611      	mov	r1, r2
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f002 fe4e 	bl	8010068 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	f003 f828 	bl	8010426 <SDMMC_CmdSendSCR>
 800d3d6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d027      	beq.n	800d42e <SD_FindSCR+0xe2>
  {
    return errorstate;
 800d3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3e0:	e07e      	b.n	800d4e0 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d113      	bne.n	800d418 <SD_FindSCR+0xcc>
 800d3f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d110      	bne.n	800d418 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f002 fdac 	bl	800ff58 <SDMMC_ReadFIFO>
 800d400:	4603      	mov	r3, r0
 800d402:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	4618      	mov	r0, r3
 800d40a:	f002 fda5 	bl	800ff58 <SDMMC_ReadFIFO>
 800d40e:	4603      	mov	r3, r0
 800d410:	60fb      	str	r3, [r7, #12]
      index++;
 800d412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d414:	3301      	adds	r3, #1
 800d416:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d418:	f7f5 fa9e 	bl	8002958 <HAL_GetTick>
 800d41c:	4602      	mov	r2, r0
 800d41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d420:	1ad3      	subs	r3, r2, r3
 800d422:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d426:	d102      	bne.n	800d42e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d428:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d42c:	e058      	b.n	800d4e0 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d434:	f240 532a 	movw	r3, #1322	@ 0x52a
 800d438:	4013      	ands	r3, r2
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d0d1      	beq.n	800d3e2 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d444:	f003 0308 	and.w	r3, r3, #8
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d005      	beq.n	800d458 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	2208      	movs	r2, #8
 800d452:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d454:	2308      	movs	r3, #8
 800d456:	e043      	b.n	800d4e0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d45e:	f003 0302 	and.w	r3, r3, #2
 800d462:	2b00      	cmp	r3, #0
 800d464:	d005      	beq.n	800d472 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	2202      	movs	r2, #2
 800d46c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d46e:	2302      	movs	r3, #2
 800d470:	e036      	b.n	800d4e0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d478:	f003 0320 	and.w	r3, r3, #32
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d005      	beq.n	800d48c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	2220      	movs	r2, #32
 800d486:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800d488:	2320      	movs	r3, #32
 800d48a:	e029      	b.n	800d4e0 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	4a15      	ldr	r2, [pc, #84]	@ (800d4e8 <SD_FindSCR+0x19c>)
 800d492:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	061a      	lsls	r2, r3, #24
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	021b      	lsls	r3, r3, #8
 800d49c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d4a0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	0a1b      	lsrs	r3, r3, #8
 800d4a6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d4aa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	0e1b      	lsrs	r3, r3, #24
 800d4b0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d4b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b4:	601a      	str	r2, [r3, #0]
    scr++;
 800d4b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b8:	3304      	adds	r3, #4
 800d4ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	061a      	lsls	r2, r3, #24
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	021b      	lsls	r3, r3, #8
 800d4c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d4c8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	0a1b      	lsrs	r3, r3, #8
 800d4ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d4d2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	0e1b      	lsrs	r3, r3, #24
 800d4d8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d4da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4dc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800d4de:	2300      	movs	r3, #0
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3738      	adds	r7, #56	@ 0x38
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	bd80      	pop	{r7, pc}
 800d4e8:	18000f3a 	.word	0x18000f3a

0800d4ec <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b086      	sub	sp, #24
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4f8:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4fe:	2b1f      	cmp	r3, #31
 800d500:	d936      	bls.n	800d570 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800d502:	2300      	movs	r3, #0
 800d504:	617b      	str	r3, [r7, #20]
 800d506:	e027      	b.n	800d558 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	4618      	mov	r0, r3
 800d50e:	f002 fd23 	bl	800ff58 <SDMMC_ReadFIFO>
 800d512:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	b2da      	uxtb	r2, r3
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	3301      	adds	r3, #1
 800d520:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	0a1b      	lsrs	r3, r3, #8
 800d526:	b2da      	uxtb	r2, r3
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d52c:	693b      	ldr	r3, [r7, #16]
 800d52e:	3301      	adds	r3, #1
 800d530:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	0c1b      	lsrs	r3, r3, #16
 800d536:	b2da      	uxtb	r2, r3
 800d538:	693b      	ldr	r3, [r7, #16]
 800d53a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	3301      	adds	r3, #1
 800d540:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	0e1b      	lsrs	r3, r3, #24
 800d546:	b2da      	uxtb	r2, r3
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	3301      	adds	r3, #1
 800d550:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800d552:	697b      	ldr	r3, [r7, #20]
 800d554:	3301      	adds	r3, #1
 800d556:	617b      	str	r3, [r7, #20]
 800d558:	697b      	ldr	r3, [r7, #20]
 800d55a:	2b07      	cmp	r3, #7
 800d55c:	d9d4      	bls.n	800d508 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	693a      	ldr	r2, [r7, #16]
 800d562:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= 32U;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d568:	f1a3 0220 	sub.w	r2, r3, #32
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800d570:	bf00      	nop
 800d572:	3718      	adds	r7, #24
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}

0800d578 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b086      	sub	sp, #24
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	69db      	ldr	r3, [r3, #28]
 800d584:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6a1b      	ldr	r3, [r3, #32]
 800d58a:	2b1f      	cmp	r3, #31
 800d58c:	d93a      	bls.n	800d604 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800d58e:	2300      	movs	r3, #0
 800d590:	617b      	str	r3, [r7, #20]
 800d592:	e02b      	b.n	800d5ec <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d59a:	693b      	ldr	r3, [r7, #16]
 800d59c:	3301      	adds	r3, #1
 800d59e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800d5a0:	693b      	ldr	r3, [r7, #16]
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	021a      	lsls	r2, r3, #8
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800d5b2:	693b      	ldr	r3, [r7, #16]
 800d5b4:	781b      	ldrb	r3, [r3, #0]
 800d5b6:	041a      	lsls	r2, r3, #16
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	4313      	orrs	r3, r2
 800d5bc:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	3301      	adds	r3, #1
 800d5c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	061a      	lsls	r2, r3, #24
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	4313      	orrs	r3, r2
 800d5ce:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	f107 020c 	add.w	r2, r7, #12
 800d5de:	4611      	mov	r1, r2
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f002 fcc6 	bl	800ff72 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	3301      	adds	r3, #1
 800d5ea:	617b      	str	r3, [r7, #20]
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	2b07      	cmp	r3, #7
 800d5f0:	d9d0      	bls.n	800d594 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	693a      	ldr	r2, [r7, #16]
 800d5f6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	6a1b      	ldr	r3, [r3, #32]
 800d5fc:	f1a3 0220 	sub.w	r2, r3, #32
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	621a      	str	r2, [r3, #32]
  }
}
 800d604:	bf00      	nop
 800d606:	3718      	adds	r7, #24
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}

0800d60c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d60c:	b480      	push	{r7}
 800d60e:	b083      	sub	sp, #12
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d614:	bf00      	nop
 800d616:	370c      	adds	r7, #12
 800d618:	46bd      	mov	sp, r7
 800d61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61e:	4770      	bx	lr

0800d620 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d620:	b480      	push	{r7}
 800d622:	b083      	sub	sp, #12
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d628:	bf00      	nop
 800d62a:	370c      	adds	r7, #12
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr

0800d634 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d634:	b480      	push	{r7}
 800d636:	b083      	sub	sp, #12
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d63c:	bf00      	nop
 800d63e:	370c      	adds	r7, #12
 800d640:	46bd      	mov	sp, r7
 800d642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d646:	4770      	bx	lr

0800d648 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d648:	b480      	push	{r7}
 800d64a:	b083      	sub	sp, #12
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d650:	bf00      	nop
 800d652:	370c      	adds	r7, #12
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b082      	sub	sp, #8
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d101      	bne.n	800d66e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d66a:	2301      	movs	r3, #1
 800d66c:	e049      	b.n	800d702 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d674:	b2db      	uxtb	r3, r3
 800d676:	2b00      	cmp	r3, #0
 800d678:	d106      	bne.n	800d688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2200      	movs	r2, #0
 800d67e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	f7f4 fe66 	bl	8002354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2202      	movs	r2, #2
 800d68c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681a      	ldr	r2, [r3, #0]
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	3304      	adds	r3, #4
 800d698:	4619      	mov	r1, r3
 800d69a:	4610      	mov	r0, r2
 800d69c:	f000 fc58 	bl	800df50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2201      	movs	r2, #1
 800d6a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	2201      	movs	r2, #1
 800d6ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	2201      	movs	r2, #1
 800d6b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	2201      	movs	r2, #1
 800d6c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	2201      	movs	r2, #1
 800d6cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2201      	movs	r2, #1
 800d6d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2201      	movs	r2, #1
 800d6dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2201      	movs	r2, #1
 800d6e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2201      	movs	r2, #1
 800d6ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2201      	movs	r2, #1
 800d6fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d700:	2300      	movs	r3, #0
}
 800d702:	4618      	mov	r0, r3
 800d704:	3708      	adds	r7, #8
 800d706:	46bd      	mov	sp, r7
 800d708:	bd80      	pop	{r7, pc}
	...

0800d70c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d70c:	b480      	push	{r7}
 800d70e:	b085      	sub	sp, #20
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d71a:	b2db      	uxtb	r3, r3
 800d71c:	2b01      	cmp	r3, #1
 800d71e:	d001      	beq.n	800d724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d720:	2301      	movs	r3, #1
 800d722:	e05e      	b.n	800d7e2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2202      	movs	r2, #2
 800d728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	68da      	ldr	r2, [r3, #12]
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f042 0201 	orr.w	r2, r2, #1
 800d73a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	4a2b      	ldr	r2, [pc, #172]	@ (800d7f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800d742:	4293      	cmp	r3, r2
 800d744:	d02c      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d74e:	d027      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	4a27      	ldr	r2, [pc, #156]	@ (800d7f4 <HAL_TIM_Base_Start_IT+0xe8>)
 800d756:	4293      	cmp	r3, r2
 800d758:	d022      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	4a26      	ldr	r2, [pc, #152]	@ (800d7f8 <HAL_TIM_Base_Start_IT+0xec>)
 800d760:	4293      	cmp	r3, r2
 800d762:	d01d      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	4a24      	ldr	r2, [pc, #144]	@ (800d7fc <HAL_TIM_Base_Start_IT+0xf0>)
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d018      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	4a23      	ldr	r2, [pc, #140]	@ (800d800 <HAL_TIM_Base_Start_IT+0xf4>)
 800d774:	4293      	cmp	r3, r2
 800d776:	d013      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a21      	ldr	r2, [pc, #132]	@ (800d804 <HAL_TIM_Base_Start_IT+0xf8>)
 800d77e:	4293      	cmp	r3, r2
 800d780:	d00e      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	4a20      	ldr	r2, [pc, #128]	@ (800d808 <HAL_TIM_Base_Start_IT+0xfc>)
 800d788:	4293      	cmp	r3, r2
 800d78a:	d009      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	4a1e      	ldr	r2, [pc, #120]	@ (800d80c <HAL_TIM_Base_Start_IT+0x100>)
 800d792:	4293      	cmp	r3, r2
 800d794:	d004      	beq.n	800d7a0 <HAL_TIM_Base_Start_IT+0x94>
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4a1d      	ldr	r2, [pc, #116]	@ (800d810 <HAL_TIM_Base_Start_IT+0x104>)
 800d79c:	4293      	cmp	r3, r2
 800d79e:	d115      	bne.n	800d7cc <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	689a      	ldr	r2, [r3, #8]
 800d7a6:	4b1b      	ldr	r3, [pc, #108]	@ (800d814 <HAL_TIM_Base_Start_IT+0x108>)
 800d7a8:	4013      	ands	r3, r2
 800d7aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	2b06      	cmp	r3, #6
 800d7b0:	d015      	beq.n	800d7de <HAL_TIM_Base_Start_IT+0xd2>
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7b8:	d011      	beq.n	800d7de <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	681a      	ldr	r2, [r3, #0]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f042 0201 	orr.w	r2, r2, #1
 800d7c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7ca:	e008      	b.n	800d7de <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	681a      	ldr	r2, [r3, #0]
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	f042 0201 	orr.w	r2, r2, #1
 800d7da:	601a      	str	r2, [r3, #0]
 800d7dc:	e000      	b.n	800d7e0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d7e0:	2300      	movs	r3, #0
}
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	3714      	adds	r7, #20
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ec:	4770      	bx	lr
 800d7ee:	bf00      	nop
 800d7f0:	40010000 	.word	0x40010000
 800d7f4:	40000400 	.word	0x40000400
 800d7f8:	40000800 	.word	0x40000800
 800d7fc:	40000c00 	.word	0x40000c00
 800d800:	40010400 	.word	0x40010400
 800d804:	40001800 	.word	0x40001800
 800d808:	40014000 	.word	0x40014000
 800d80c:	4000e000 	.word	0x4000e000
 800d810:	4000e400 	.word	0x4000e400
 800d814:	00010007 	.word	0x00010007

0800d818 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b082      	sub	sp, #8
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d101      	bne.n	800d82a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d826:	2301      	movs	r3, #1
 800d828:	e049      	b.n	800d8be <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d830:	b2db      	uxtb	r3, r3
 800d832:	2b00      	cmp	r3, #0
 800d834:	d106      	bne.n	800d844 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2200      	movs	r2, #0
 800d83a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d83e:	6878      	ldr	r0, [r7, #4]
 800d840:	f000 f841 	bl	800d8c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2202      	movs	r2, #2
 800d848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681a      	ldr	r2, [r3, #0]
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	3304      	adds	r3, #4
 800d854:	4619      	mov	r1, r3
 800d856:	4610      	mov	r0, r2
 800d858:	f000 fb7a 	bl	800df50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2201      	movs	r2, #1
 800d860:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2201      	movs	r2, #1
 800d868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	2201      	movs	r2, #1
 800d870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2201      	movs	r2, #1
 800d878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2201      	movs	r2, #1
 800d880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2201      	movs	r2, #1
 800d888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2201      	movs	r2, #1
 800d890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2201      	movs	r2, #1
 800d898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2201      	movs	r2, #1
 800d8a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2201      	movs	r2, #1
 800d8b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d8bc:	2300      	movs	r3, #0
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3708      	adds	r7, #8
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}

0800d8c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d8c6:	b480      	push	{r7}
 800d8c8:	b083      	sub	sp, #12
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d8ce:	bf00      	nop
 800d8d0:	370c      	adds	r7, #12
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d8:	4770      	bx	lr

0800d8da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d8da:	b580      	push	{r7, lr}
 800d8dc:	b084      	sub	sp, #16
 800d8de:	af00      	add	r7, sp, #0
 800d8e0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	68db      	ldr	r3, [r3, #12]
 800d8e8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	691b      	ldr	r3, [r3, #16]
 800d8f0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d8f2:	68bb      	ldr	r3, [r7, #8]
 800d8f4:	f003 0302 	and.w	r3, r3, #2
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d020      	beq.n	800d93e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	f003 0302 	and.w	r3, r3, #2
 800d902:	2b00      	cmp	r3, #0
 800d904:	d01b      	beq.n	800d93e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f06f 0202 	mvn.w	r2, #2
 800d90e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2201      	movs	r2, #1
 800d914:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	699b      	ldr	r3, [r3, #24]
 800d91c:	f003 0303 	and.w	r3, r3, #3
 800d920:	2b00      	cmp	r3, #0
 800d922:	d003      	beq.n	800d92c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f000 faf5 	bl	800df14 <HAL_TIM_IC_CaptureCallback>
 800d92a:	e005      	b.n	800d938 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f000 fae7 	bl	800df00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 faf8 	bl	800df28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2200      	movs	r2, #0
 800d93c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	f003 0304 	and.w	r3, r3, #4
 800d944:	2b00      	cmp	r3, #0
 800d946:	d020      	beq.n	800d98a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f003 0304 	and.w	r3, r3, #4
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d01b      	beq.n	800d98a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f06f 0204 	mvn.w	r2, #4
 800d95a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2202      	movs	r2, #2
 800d960:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	699b      	ldr	r3, [r3, #24]
 800d968:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d003      	beq.n	800d978 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d970:	6878      	ldr	r0, [r7, #4]
 800d972:	f000 facf 	bl	800df14 <HAL_TIM_IC_CaptureCallback>
 800d976:	e005      	b.n	800d984 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 fac1 	bl	800df00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	f000 fad2 	bl	800df28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2200      	movs	r2, #0
 800d988:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d98a:	68bb      	ldr	r3, [r7, #8]
 800d98c:	f003 0308 	and.w	r3, r3, #8
 800d990:	2b00      	cmp	r3, #0
 800d992:	d020      	beq.n	800d9d6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	f003 0308 	and.w	r3, r3, #8
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d01b      	beq.n	800d9d6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	f06f 0208 	mvn.w	r2, #8
 800d9a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2204      	movs	r2, #4
 800d9ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	69db      	ldr	r3, [r3, #28]
 800d9b4:	f003 0303 	and.w	r3, r3, #3
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d003      	beq.n	800d9c4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d9bc:	6878      	ldr	r0, [r7, #4]
 800d9be:	f000 faa9 	bl	800df14 <HAL_TIM_IC_CaptureCallback>
 800d9c2:	e005      	b.n	800d9d0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9c4:	6878      	ldr	r0, [r7, #4]
 800d9c6:	f000 fa9b 	bl	800df00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9ca:	6878      	ldr	r0, [r7, #4]
 800d9cc:	f000 faac 	bl	800df28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	f003 0310 	and.w	r3, r3, #16
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d020      	beq.n	800da22 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	f003 0310 	and.w	r3, r3, #16
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d01b      	beq.n	800da22 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f06f 0210 	mvn.w	r2, #16
 800d9f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2208      	movs	r2, #8
 800d9f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	69db      	ldr	r3, [r3, #28]
 800da00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800da04:	2b00      	cmp	r3, #0
 800da06:	d003      	beq.n	800da10 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f000 fa83 	bl	800df14 <HAL_TIM_IC_CaptureCallback>
 800da0e:	e005      	b.n	800da1c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800da10:	6878      	ldr	r0, [r7, #4]
 800da12:	f000 fa75 	bl	800df00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f000 fa86 	bl	800df28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2200      	movs	r2, #0
 800da20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800da22:	68bb      	ldr	r3, [r7, #8]
 800da24:	f003 0301 	and.w	r3, r3, #1
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00c      	beq.n	800da46 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	f003 0301 	and.w	r3, r3, #1
 800da32:	2b00      	cmp	r3, #0
 800da34:	d007      	beq.n	800da46 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	f06f 0201 	mvn.w	r2, #1
 800da3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f7f4 f811 	bl	8001a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d104      	bne.n	800da5a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800da56:	2b00      	cmp	r3, #0
 800da58:	d00c      	beq.n	800da74 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da60:	2b00      	cmp	r3, #0
 800da62:	d007      	beq.n	800da74 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800da6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f000 ffc6 	bl	800ea00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d00c      	beq.n	800da98 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da84:	2b00      	cmp	r3, #0
 800da86:	d007      	beq.n	800da98 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800da90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f000 ffbe 	bl	800ea14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d00c      	beq.n	800dabc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d007      	beq.n	800dabc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f000 fa40 	bl	800df3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	f003 0320 	and.w	r3, r3, #32
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d00c      	beq.n	800dae0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	f003 0320 	and.w	r3, r3, #32
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d007      	beq.n	800dae0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f06f 0220 	mvn.w	r2, #32
 800dad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dada:	6878      	ldr	r0, [r7, #4]
 800dadc:	f000 ff86 	bl	800e9ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dae0:	bf00      	nop
 800dae2:	3710      	adds	r7, #16
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b086      	sub	sp, #24
 800daec:	af00      	add	r7, sp, #0
 800daee:	60f8      	str	r0, [r7, #12]
 800daf0:	60b9      	str	r1, [r7, #8]
 800daf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800daf4:	2300      	movs	r3, #0
 800daf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dafe:	2b01      	cmp	r3, #1
 800db00:	d101      	bne.n	800db06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800db02:	2302      	movs	r3, #2
 800db04:	e0ff      	b.n	800dd06 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2201      	movs	r2, #1
 800db0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2b14      	cmp	r3, #20
 800db12:	f200 80f0 	bhi.w	800dcf6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800db16:	a201      	add	r2, pc, #4	@ (adr r2, 800db1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800db18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db1c:	0800db71 	.word	0x0800db71
 800db20:	0800dcf7 	.word	0x0800dcf7
 800db24:	0800dcf7 	.word	0x0800dcf7
 800db28:	0800dcf7 	.word	0x0800dcf7
 800db2c:	0800dbb1 	.word	0x0800dbb1
 800db30:	0800dcf7 	.word	0x0800dcf7
 800db34:	0800dcf7 	.word	0x0800dcf7
 800db38:	0800dcf7 	.word	0x0800dcf7
 800db3c:	0800dbf3 	.word	0x0800dbf3
 800db40:	0800dcf7 	.word	0x0800dcf7
 800db44:	0800dcf7 	.word	0x0800dcf7
 800db48:	0800dcf7 	.word	0x0800dcf7
 800db4c:	0800dc33 	.word	0x0800dc33
 800db50:	0800dcf7 	.word	0x0800dcf7
 800db54:	0800dcf7 	.word	0x0800dcf7
 800db58:	0800dcf7 	.word	0x0800dcf7
 800db5c:	0800dc75 	.word	0x0800dc75
 800db60:	0800dcf7 	.word	0x0800dcf7
 800db64:	0800dcf7 	.word	0x0800dcf7
 800db68:	0800dcf7 	.word	0x0800dcf7
 800db6c:	0800dcb5 	.word	0x0800dcb5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68b9      	ldr	r1, [r7, #8]
 800db76:	4618      	mov	r0, r3
 800db78:	f000 fa9c 	bl	800e0b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	699a      	ldr	r2, [r3, #24]
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	f042 0208 	orr.w	r2, r2, #8
 800db8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	699a      	ldr	r2, [r3, #24]
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f022 0204 	bic.w	r2, r2, #4
 800db9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	6999      	ldr	r1, [r3, #24]
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	691a      	ldr	r2, [r3, #16]
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	430a      	orrs	r2, r1
 800dbac:	619a      	str	r2, [r3, #24]
      break;
 800dbae:	e0a5      	b.n	800dcfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	68b9      	ldr	r1, [r7, #8]
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f000 fb0c 	bl	800e1d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	699a      	ldr	r2, [r3, #24]
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dbca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	699a      	ldr	r2, [r3, #24]
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dbda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	6999      	ldr	r1, [r3, #24]
 800dbe2:	68bb      	ldr	r3, [r7, #8]
 800dbe4:	691b      	ldr	r3, [r3, #16]
 800dbe6:	021a      	lsls	r2, r3, #8
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	430a      	orrs	r2, r1
 800dbee:	619a      	str	r2, [r3, #24]
      break;
 800dbf0:	e084      	b.n	800dcfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	68b9      	ldr	r1, [r7, #8]
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f000 fb75 	bl	800e2e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	69da      	ldr	r2, [r3, #28]
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	f042 0208 	orr.w	r2, r2, #8
 800dc0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	69da      	ldr	r2, [r3, #28]
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	f022 0204 	bic.w	r2, r2, #4
 800dc1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	69d9      	ldr	r1, [r3, #28]
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	691a      	ldr	r2, [r3, #16]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	430a      	orrs	r2, r1
 800dc2e:	61da      	str	r2, [r3, #28]
      break;
 800dc30:	e064      	b.n	800dcfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	68b9      	ldr	r1, [r7, #8]
 800dc38:	4618      	mov	r0, r3
 800dc3a:	f000 fbdd 	bl	800e3f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	69da      	ldr	r2, [r3, #28]
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	69da      	ldr	r2, [r3, #28]
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	69d9      	ldr	r1, [r3, #28]
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	691b      	ldr	r3, [r3, #16]
 800dc68:	021a      	lsls	r2, r3, #8
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	430a      	orrs	r2, r1
 800dc70:	61da      	str	r2, [r3, #28]
      break;
 800dc72:	e043      	b.n	800dcfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	68b9      	ldr	r1, [r7, #8]
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f000 fc26 	bl	800e4cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f042 0208 	orr.w	r2, r2, #8
 800dc8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f022 0204 	bic.w	r2, r2, #4
 800dc9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	691a      	ldr	r2, [r3, #16]
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	430a      	orrs	r2, r1
 800dcb0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dcb2:	e023      	b.n	800dcfc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	68b9      	ldr	r1, [r7, #8]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f000 fc6a 	bl	800e594 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dcce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dcde:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dce6:	68bb      	ldr	r3, [r7, #8]
 800dce8:	691b      	ldr	r3, [r3, #16]
 800dcea:	021a      	lsls	r2, r3, #8
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	430a      	orrs	r2, r1
 800dcf2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dcf4:	e002      	b.n	800dcfc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	75fb      	strb	r3, [r7, #23]
      break;
 800dcfa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	2200      	movs	r2, #0
 800dd00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dd04:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3718      	adds	r7, #24
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}
 800dd0e:	bf00      	nop

0800dd10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
 800dd18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d101      	bne.n	800dd2c <HAL_TIM_ConfigClockSource+0x1c>
 800dd28:	2302      	movs	r3, #2
 800dd2a:	e0dc      	b.n	800dee6 <HAL_TIM_ConfigClockSource+0x1d6>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2201      	movs	r2, #1
 800dd30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2202      	movs	r2, #2
 800dd38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	689b      	ldr	r3, [r3, #8]
 800dd42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dd44:	68ba      	ldr	r2, [r7, #8]
 800dd46:	4b6a      	ldr	r3, [pc, #424]	@ (800def0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800dd48:	4013      	ands	r3, r2
 800dd4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd4c:	68bb      	ldr	r3, [r7, #8]
 800dd4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	68ba      	ldr	r2, [r7, #8]
 800dd5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4a64      	ldr	r2, [pc, #400]	@ (800def4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dd62:	4293      	cmp	r3, r2
 800dd64:	f000 80a9 	beq.w	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800dd68:	4a62      	ldr	r2, [pc, #392]	@ (800def4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dd6a:	4293      	cmp	r3, r2
 800dd6c:	f200 80ae 	bhi.w	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800dd70:	4a61      	ldr	r2, [pc, #388]	@ (800def8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dd72:	4293      	cmp	r3, r2
 800dd74:	f000 80a1 	beq.w	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800dd78:	4a5f      	ldr	r2, [pc, #380]	@ (800def8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	f200 80a6 	bhi.w	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800dd80:	4a5e      	ldr	r2, [pc, #376]	@ (800defc <HAL_TIM_ConfigClockSource+0x1ec>)
 800dd82:	4293      	cmp	r3, r2
 800dd84:	f000 8099 	beq.w	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800dd88:	4a5c      	ldr	r2, [pc, #368]	@ (800defc <HAL_TIM_ConfigClockSource+0x1ec>)
 800dd8a:	4293      	cmp	r3, r2
 800dd8c:	f200 809e 	bhi.w	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800dd90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd94:	f000 8091 	beq.w	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800dd98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd9c:	f200 8096 	bhi.w	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800dda0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dda4:	f000 8089 	beq.w	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800dda8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ddac:	f200 808e 	bhi.w	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddb4:	d03e      	beq.n	800de34 <HAL_TIM_ConfigClockSource+0x124>
 800ddb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddba:	f200 8087 	bhi.w	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ddc2:	f000 8086 	beq.w	800ded2 <HAL_TIM_ConfigClockSource+0x1c2>
 800ddc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ddca:	d87f      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddcc:	2b70      	cmp	r3, #112	@ 0x70
 800ddce:	d01a      	beq.n	800de06 <HAL_TIM_ConfigClockSource+0xf6>
 800ddd0:	2b70      	cmp	r3, #112	@ 0x70
 800ddd2:	d87b      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddd4:	2b60      	cmp	r3, #96	@ 0x60
 800ddd6:	d050      	beq.n	800de7a <HAL_TIM_ConfigClockSource+0x16a>
 800ddd8:	2b60      	cmp	r3, #96	@ 0x60
 800ddda:	d877      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800dddc:	2b50      	cmp	r3, #80	@ 0x50
 800ddde:	d03c      	beq.n	800de5a <HAL_TIM_ConfigClockSource+0x14a>
 800dde0:	2b50      	cmp	r3, #80	@ 0x50
 800dde2:	d873      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800dde4:	2b40      	cmp	r3, #64	@ 0x40
 800dde6:	d058      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x18a>
 800dde8:	2b40      	cmp	r3, #64	@ 0x40
 800ddea:	d86f      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddec:	2b30      	cmp	r3, #48	@ 0x30
 800ddee:	d064      	beq.n	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800ddf0:	2b30      	cmp	r3, #48	@ 0x30
 800ddf2:	d86b      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddf4:	2b20      	cmp	r3, #32
 800ddf6:	d060      	beq.n	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800ddf8:	2b20      	cmp	r3, #32
 800ddfa:	d867      	bhi.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d05c      	beq.n	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800de00:	2b10      	cmp	r3, #16
 800de02:	d05a      	beq.n	800deba <HAL_TIM_ConfigClockSource+0x1aa>
 800de04:	e062      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de0e:	683b      	ldr	r3, [r7, #0]
 800de10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de16:	f000 fca1 	bl	800e75c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	689b      	ldr	r3, [r3, #8]
 800de20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de22:	68bb      	ldr	r3, [r7, #8]
 800de24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800de28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	68ba      	ldr	r2, [r7, #8]
 800de30:	609a      	str	r2, [r3, #8]
      break;
 800de32:	e04f      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de44:	f000 fc8a 	bl	800e75c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	689a      	ldr	r2, [r3, #8]
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800de56:	609a      	str	r2, [r3, #8]
      break;
 800de58:	e03c      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de66:	461a      	mov	r2, r3
 800de68:	f000 fbfa 	bl	800e660 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	2150      	movs	r1, #80	@ 0x50
 800de72:	4618      	mov	r0, r3
 800de74:	f000 fc54 	bl	800e720 <TIM_ITRx_SetConfig>
      break;
 800de78:	e02c      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800de86:	461a      	mov	r2, r3
 800de88:	f000 fc19 	bl	800e6be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	2160      	movs	r1, #96	@ 0x60
 800de92:	4618      	mov	r0, r3
 800de94:	f000 fc44 	bl	800e720 <TIM_ITRx_SetConfig>
      break;
 800de98:	e01c      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dea6:	461a      	mov	r2, r3
 800dea8:	f000 fbda 	bl	800e660 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	2140      	movs	r1, #64	@ 0x40
 800deb2:	4618      	mov	r0, r3
 800deb4:	f000 fc34 	bl	800e720 <TIM_ITRx_SetConfig>
      break;
 800deb8:	e00c      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681a      	ldr	r2, [r3, #0]
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	4619      	mov	r1, r3
 800dec4:	4610      	mov	r0, r2
 800dec6:	f000 fc2b 	bl	800e720 <TIM_ITRx_SetConfig>
      break;
 800deca:	e003      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800decc:	2301      	movs	r3, #1
 800dece:	73fb      	strb	r3, [r7, #15]
      break;
 800ded0:	e000      	b.n	800ded4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ded2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2201      	movs	r2, #1
 800ded8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2200      	movs	r2, #0
 800dee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dee4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3710      	adds	r7, #16
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}
 800deee:	bf00      	nop
 800def0:	ffceff88 	.word	0xffceff88
 800def4:	00100040 	.word	0x00100040
 800def8:	00100030 	.word	0x00100030
 800defc:	00100020 	.word	0x00100020

0800df00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df00:	b480      	push	{r7}
 800df02:	b083      	sub	sp, #12
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df08:	bf00      	nop
 800df0a:	370c      	adds	r7, #12
 800df0c:	46bd      	mov	sp, r7
 800df0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df12:	4770      	bx	lr

0800df14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800df14:	b480      	push	{r7}
 800df16:	b083      	sub	sp, #12
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800df1c:	bf00      	nop
 800df1e:	370c      	adds	r7, #12
 800df20:	46bd      	mov	sp, r7
 800df22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df26:	4770      	bx	lr

0800df28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df28:	b480      	push	{r7}
 800df2a:	b083      	sub	sp, #12
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df30:	bf00      	nop
 800df32:	370c      	adds	r7, #12
 800df34:	46bd      	mov	sp, r7
 800df36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3a:	4770      	bx	lr

0800df3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800df3c:	b480      	push	{r7}
 800df3e:	b083      	sub	sp, #12
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800df44:	bf00      	nop
 800df46:	370c      	adds	r7, #12
 800df48:	46bd      	mov	sp, r7
 800df4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4e:	4770      	bx	lr

0800df50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800df50:	b480      	push	{r7}
 800df52:	b085      	sub	sp, #20
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
 800df58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	4a4a      	ldr	r2, [pc, #296]	@ (800e08c <TIM_Base_SetConfig+0x13c>)
 800df64:	4293      	cmp	r3, r2
 800df66:	d013      	beq.n	800df90 <TIM_Base_SetConfig+0x40>
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df6e:	d00f      	beq.n	800df90 <TIM_Base_SetConfig+0x40>
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	4a47      	ldr	r2, [pc, #284]	@ (800e090 <TIM_Base_SetConfig+0x140>)
 800df74:	4293      	cmp	r3, r2
 800df76:	d00b      	beq.n	800df90 <TIM_Base_SetConfig+0x40>
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	4a46      	ldr	r2, [pc, #280]	@ (800e094 <TIM_Base_SetConfig+0x144>)
 800df7c:	4293      	cmp	r3, r2
 800df7e:	d007      	beq.n	800df90 <TIM_Base_SetConfig+0x40>
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	4a45      	ldr	r2, [pc, #276]	@ (800e098 <TIM_Base_SetConfig+0x148>)
 800df84:	4293      	cmp	r3, r2
 800df86:	d003      	beq.n	800df90 <TIM_Base_SetConfig+0x40>
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	4a44      	ldr	r2, [pc, #272]	@ (800e09c <TIM_Base_SetConfig+0x14c>)
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d108      	bne.n	800dfa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	685b      	ldr	r3, [r3, #4]
 800df9c:	68fa      	ldr	r2, [r7, #12]
 800df9e:	4313      	orrs	r3, r2
 800dfa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	4a39      	ldr	r2, [pc, #228]	@ (800e08c <TIM_Base_SetConfig+0x13c>)
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d027      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfb0:	d023      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	4a36      	ldr	r2, [pc, #216]	@ (800e090 <TIM_Base_SetConfig+0x140>)
 800dfb6:	4293      	cmp	r3, r2
 800dfb8:	d01f      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	4a35      	ldr	r2, [pc, #212]	@ (800e094 <TIM_Base_SetConfig+0x144>)
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d01b      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	4a34      	ldr	r2, [pc, #208]	@ (800e098 <TIM_Base_SetConfig+0x148>)
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	d017      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	4a33      	ldr	r2, [pc, #204]	@ (800e09c <TIM_Base_SetConfig+0x14c>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d013      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	4a32      	ldr	r2, [pc, #200]	@ (800e0a0 <TIM_Base_SetConfig+0x150>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d00f      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a31      	ldr	r2, [pc, #196]	@ (800e0a4 <TIM_Base_SetConfig+0x154>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d00b      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a30      	ldr	r2, [pc, #192]	@ (800e0a8 <TIM_Base_SetConfig+0x158>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d007      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4a2f      	ldr	r2, [pc, #188]	@ (800e0ac <TIM_Base_SetConfig+0x15c>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d003      	beq.n	800dffa <TIM_Base_SetConfig+0xaa>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	4a2e      	ldr	r2, [pc, #184]	@ (800e0b0 <TIM_Base_SetConfig+0x160>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d108      	bne.n	800e00c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e000:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	68db      	ldr	r3, [r3, #12]
 800e006:	68fa      	ldr	r2, [r7, #12]
 800e008:	4313      	orrs	r3, r2
 800e00a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	695b      	ldr	r3, [r3, #20]
 800e016:	4313      	orrs	r3, r2
 800e018:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	68fa      	ldr	r2, [r7, #12]
 800e01e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	689a      	ldr	r2, [r3, #8]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	681a      	ldr	r2, [r3, #0]
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	4a16      	ldr	r2, [pc, #88]	@ (800e08c <TIM_Base_SetConfig+0x13c>)
 800e034:	4293      	cmp	r3, r2
 800e036:	d00f      	beq.n	800e058 <TIM_Base_SetConfig+0x108>
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	4a18      	ldr	r2, [pc, #96]	@ (800e09c <TIM_Base_SetConfig+0x14c>)
 800e03c:	4293      	cmp	r3, r2
 800e03e:	d00b      	beq.n	800e058 <TIM_Base_SetConfig+0x108>
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	4a17      	ldr	r2, [pc, #92]	@ (800e0a0 <TIM_Base_SetConfig+0x150>)
 800e044:	4293      	cmp	r3, r2
 800e046:	d007      	beq.n	800e058 <TIM_Base_SetConfig+0x108>
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	4a16      	ldr	r2, [pc, #88]	@ (800e0a4 <TIM_Base_SetConfig+0x154>)
 800e04c:	4293      	cmp	r3, r2
 800e04e:	d003      	beq.n	800e058 <TIM_Base_SetConfig+0x108>
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	4a15      	ldr	r2, [pc, #84]	@ (800e0a8 <TIM_Base_SetConfig+0x158>)
 800e054:	4293      	cmp	r3, r2
 800e056:	d103      	bne.n	800e060 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	691a      	ldr	r2, [r3, #16]
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	2201      	movs	r2, #1
 800e064:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	691b      	ldr	r3, [r3, #16]
 800e06a:	f003 0301 	and.w	r3, r3, #1
 800e06e:	2b01      	cmp	r3, #1
 800e070:	d105      	bne.n	800e07e <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	691b      	ldr	r3, [r3, #16]
 800e076:	f023 0201 	bic.w	r2, r3, #1
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	611a      	str	r2, [r3, #16]
  }
}
 800e07e:	bf00      	nop
 800e080:	3714      	adds	r7, #20
 800e082:	46bd      	mov	sp, r7
 800e084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e088:	4770      	bx	lr
 800e08a:	bf00      	nop
 800e08c:	40010000 	.word	0x40010000
 800e090:	40000400 	.word	0x40000400
 800e094:	40000800 	.word	0x40000800
 800e098:	40000c00 	.word	0x40000c00
 800e09c:	40010400 	.word	0x40010400
 800e0a0:	40014000 	.word	0x40014000
 800e0a4:	40014400 	.word	0x40014400
 800e0a8:	40014800 	.word	0x40014800
 800e0ac:	4000e000 	.word	0x4000e000
 800e0b0:	4000e400 	.word	0x4000e400

0800e0b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b087      	sub	sp, #28
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6a1b      	ldr	r3, [r3, #32]
 800e0c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	6a1b      	ldr	r3, [r3, #32]
 800e0c8:	f023 0201 	bic.w	r2, r3, #1
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	685b      	ldr	r3, [r3, #4]
 800e0d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	699b      	ldr	r3, [r3, #24]
 800e0da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e0dc:	68fa      	ldr	r2, [r7, #12]
 800e0de:	4b37      	ldr	r3, [pc, #220]	@ (800e1bc <TIM_OC1_SetConfig+0x108>)
 800e0e0:	4013      	ands	r3, r2
 800e0e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	f023 0303 	bic.w	r3, r3, #3
 800e0ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	68fa      	ldr	r2, [r7, #12]
 800e0f2:	4313      	orrs	r3, r2
 800e0f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	f023 0302 	bic.w	r3, r3, #2
 800e0fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	689b      	ldr	r3, [r3, #8]
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	4313      	orrs	r3, r2
 800e106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	4a2d      	ldr	r2, [pc, #180]	@ (800e1c0 <TIM_OC1_SetConfig+0x10c>)
 800e10c:	4293      	cmp	r3, r2
 800e10e:	d00f      	beq.n	800e130 <TIM_OC1_SetConfig+0x7c>
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	4a2c      	ldr	r2, [pc, #176]	@ (800e1c4 <TIM_OC1_SetConfig+0x110>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d00b      	beq.n	800e130 <TIM_OC1_SetConfig+0x7c>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a2b      	ldr	r2, [pc, #172]	@ (800e1c8 <TIM_OC1_SetConfig+0x114>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d007      	beq.n	800e130 <TIM_OC1_SetConfig+0x7c>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a2a      	ldr	r2, [pc, #168]	@ (800e1cc <TIM_OC1_SetConfig+0x118>)
 800e124:	4293      	cmp	r3, r2
 800e126:	d003      	beq.n	800e130 <TIM_OC1_SetConfig+0x7c>
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	4a29      	ldr	r2, [pc, #164]	@ (800e1d0 <TIM_OC1_SetConfig+0x11c>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d10c      	bne.n	800e14a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	f023 0308 	bic.w	r3, r3, #8
 800e136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	68db      	ldr	r3, [r3, #12]
 800e13c:	697a      	ldr	r2, [r7, #20]
 800e13e:	4313      	orrs	r3, r2
 800e140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	f023 0304 	bic.w	r3, r3, #4
 800e148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	4a1c      	ldr	r2, [pc, #112]	@ (800e1c0 <TIM_OC1_SetConfig+0x10c>)
 800e14e:	4293      	cmp	r3, r2
 800e150:	d00f      	beq.n	800e172 <TIM_OC1_SetConfig+0xbe>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	4a1b      	ldr	r2, [pc, #108]	@ (800e1c4 <TIM_OC1_SetConfig+0x110>)
 800e156:	4293      	cmp	r3, r2
 800e158:	d00b      	beq.n	800e172 <TIM_OC1_SetConfig+0xbe>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	4a1a      	ldr	r2, [pc, #104]	@ (800e1c8 <TIM_OC1_SetConfig+0x114>)
 800e15e:	4293      	cmp	r3, r2
 800e160:	d007      	beq.n	800e172 <TIM_OC1_SetConfig+0xbe>
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	4a19      	ldr	r2, [pc, #100]	@ (800e1cc <TIM_OC1_SetConfig+0x118>)
 800e166:	4293      	cmp	r3, r2
 800e168:	d003      	beq.n	800e172 <TIM_OC1_SetConfig+0xbe>
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	4a18      	ldr	r2, [pc, #96]	@ (800e1d0 <TIM_OC1_SetConfig+0x11c>)
 800e16e:	4293      	cmp	r3, r2
 800e170:	d111      	bne.n	800e196 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e172:	693b      	ldr	r3, [r7, #16]
 800e174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e17a:	693b      	ldr	r3, [r7, #16]
 800e17c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	695b      	ldr	r3, [r3, #20]
 800e186:	693a      	ldr	r2, [r7, #16]
 800e188:	4313      	orrs	r3, r2
 800e18a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	699b      	ldr	r3, [r3, #24]
 800e190:	693a      	ldr	r2, [r7, #16]
 800e192:	4313      	orrs	r3, r2
 800e194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	693a      	ldr	r2, [r7, #16]
 800e19a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	68fa      	ldr	r2, [r7, #12]
 800e1a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	685a      	ldr	r2, [r3, #4]
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	697a      	ldr	r2, [r7, #20]
 800e1ae:	621a      	str	r2, [r3, #32]
}
 800e1b0:	bf00      	nop
 800e1b2:	371c      	adds	r7, #28
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ba:	4770      	bx	lr
 800e1bc:	fffeff8f 	.word	0xfffeff8f
 800e1c0:	40010000 	.word	0x40010000
 800e1c4:	40010400 	.word	0x40010400
 800e1c8:	40014000 	.word	0x40014000
 800e1cc:	40014400 	.word	0x40014400
 800e1d0:	40014800 	.word	0x40014800

0800e1d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b087      	sub	sp, #28
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
 800e1dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	6a1b      	ldr	r3, [r3, #32]
 800e1e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6a1b      	ldr	r3, [r3, #32]
 800e1e8:	f023 0210 	bic.w	r2, r3, #16
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	699b      	ldr	r3, [r3, #24]
 800e1fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e1fc:	68fa      	ldr	r2, [r7, #12]
 800e1fe:	4b34      	ldr	r3, [pc, #208]	@ (800e2d0 <TIM_OC2_SetConfig+0xfc>)
 800e200:	4013      	ands	r3, r2
 800e202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e20a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	021b      	lsls	r3, r3, #8
 800e212:	68fa      	ldr	r2, [r7, #12]
 800e214:	4313      	orrs	r3, r2
 800e216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e218:	697b      	ldr	r3, [r7, #20]
 800e21a:	f023 0320 	bic.w	r3, r3, #32
 800e21e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	689b      	ldr	r3, [r3, #8]
 800e224:	011b      	lsls	r3, r3, #4
 800e226:	697a      	ldr	r2, [r7, #20]
 800e228:	4313      	orrs	r3, r2
 800e22a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	4a29      	ldr	r2, [pc, #164]	@ (800e2d4 <TIM_OC2_SetConfig+0x100>)
 800e230:	4293      	cmp	r3, r2
 800e232:	d003      	beq.n	800e23c <TIM_OC2_SetConfig+0x68>
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	4a28      	ldr	r2, [pc, #160]	@ (800e2d8 <TIM_OC2_SetConfig+0x104>)
 800e238:	4293      	cmp	r3, r2
 800e23a:	d10d      	bne.n	800e258 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	68db      	ldr	r3, [r3, #12]
 800e248:	011b      	lsls	r3, r3, #4
 800e24a:	697a      	ldr	r2, [r7, #20]
 800e24c:	4313      	orrs	r3, r2
 800e24e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e250:	697b      	ldr	r3, [r7, #20]
 800e252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e256:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	4a1e      	ldr	r2, [pc, #120]	@ (800e2d4 <TIM_OC2_SetConfig+0x100>)
 800e25c:	4293      	cmp	r3, r2
 800e25e:	d00f      	beq.n	800e280 <TIM_OC2_SetConfig+0xac>
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	4a1d      	ldr	r2, [pc, #116]	@ (800e2d8 <TIM_OC2_SetConfig+0x104>)
 800e264:	4293      	cmp	r3, r2
 800e266:	d00b      	beq.n	800e280 <TIM_OC2_SetConfig+0xac>
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	4a1c      	ldr	r2, [pc, #112]	@ (800e2dc <TIM_OC2_SetConfig+0x108>)
 800e26c:	4293      	cmp	r3, r2
 800e26e:	d007      	beq.n	800e280 <TIM_OC2_SetConfig+0xac>
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	4a1b      	ldr	r2, [pc, #108]	@ (800e2e0 <TIM_OC2_SetConfig+0x10c>)
 800e274:	4293      	cmp	r3, r2
 800e276:	d003      	beq.n	800e280 <TIM_OC2_SetConfig+0xac>
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	4a1a      	ldr	r2, [pc, #104]	@ (800e2e4 <TIM_OC2_SetConfig+0x110>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d113      	bne.n	800e2a8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e286:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e288:	693b      	ldr	r3, [r7, #16]
 800e28a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e28e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	695b      	ldr	r3, [r3, #20]
 800e294:	009b      	lsls	r3, r3, #2
 800e296:	693a      	ldr	r2, [r7, #16]
 800e298:	4313      	orrs	r3, r2
 800e29a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	699b      	ldr	r3, [r3, #24]
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	693a      	ldr	r2, [r7, #16]
 800e2a4:	4313      	orrs	r3, r2
 800e2a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	693a      	ldr	r2, [r7, #16]
 800e2ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	68fa      	ldr	r2, [r7, #12]
 800e2b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	685a      	ldr	r2, [r3, #4]
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	697a      	ldr	r2, [r7, #20]
 800e2c0:	621a      	str	r2, [r3, #32]
}
 800e2c2:	bf00      	nop
 800e2c4:	371c      	adds	r7, #28
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2cc:	4770      	bx	lr
 800e2ce:	bf00      	nop
 800e2d0:	feff8fff 	.word	0xfeff8fff
 800e2d4:	40010000 	.word	0x40010000
 800e2d8:	40010400 	.word	0x40010400
 800e2dc:	40014000 	.word	0x40014000
 800e2e0:	40014400 	.word	0x40014400
 800e2e4:	40014800 	.word	0x40014800

0800e2e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e2e8:	b480      	push	{r7}
 800e2ea:	b087      	sub	sp, #28
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	6078      	str	r0, [r7, #4]
 800e2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6a1b      	ldr	r3, [r3, #32]
 800e2f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	6a1b      	ldr	r3, [r3, #32]
 800e2fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	69db      	ldr	r3, [r3, #28]
 800e30e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e310:	68fa      	ldr	r2, [r7, #12]
 800e312:	4b33      	ldr	r3, [pc, #204]	@ (800e3e0 <TIM_OC3_SetConfig+0xf8>)
 800e314:	4013      	ands	r3, r2
 800e316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	f023 0303 	bic.w	r3, r3, #3
 800e31e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	68fa      	ldr	r2, [r7, #12]
 800e326:	4313      	orrs	r3, r2
 800e328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e32a:	697b      	ldr	r3, [r7, #20]
 800e32c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	689b      	ldr	r3, [r3, #8]
 800e336:	021b      	lsls	r3, r3, #8
 800e338:	697a      	ldr	r2, [r7, #20]
 800e33a:	4313      	orrs	r3, r2
 800e33c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	4a28      	ldr	r2, [pc, #160]	@ (800e3e4 <TIM_OC3_SetConfig+0xfc>)
 800e342:	4293      	cmp	r3, r2
 800e344:	d003      	beq.n	800e34e <TIM_OC3_SetConfig+0x66>
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	4a27      	ldr	r2, [pc, #156]	@ (800e3e8 <TIM_OC3_SetConfig+0x100>)
 800e34a:	4293      	cmp	r3, r2
 800e34c:	d10d      	bne.n	800e36a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e354:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	68db      	ldr	r3, [r3, #12]
 800e35a:	021b      	lsls	r3, r3, #8
 800e35c:	697a      	ldr	r2, [r7, #20]
 800e35e:	4313      	orrs	r3, r2
 800e360:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e362:	697b      	ldr	r3, [r7, #20]
 800e364:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e368:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	4a1d      	ldr	r2, [pc, #116]	@ (800e3e4 <TIM_OC3_SetConfig+0xfc>)
 800e36e:	4293      	cmp	r3, r2
 800e370:	d00f      	beq.n	800e392 <TIM_OC3_SetConfig+0xaa>
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	4a1c      	ldr	r2, [pc, #112]	@ (800e3e8 <TIM_OC3_SetConfig+0x100>)
 800e376:	4293      	cmp	r3, r2
 800e378:	d00b      	beq.n	800e392 <TIM_OC3_SetConfig+0xaa>
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	4a1b      	ldr	r2, [pc, #108]	@ (800e3ec <TIM_OC3_SetConfig+0x104>)
 800e37e:	4293      	cmp	r3, r2
 800e380:	d007      	beq.n	800e392 <TIM_OC3_SetConfig+0xaa>
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	4a1a      	ldr	r2, [pc, #104]	@ (800e3f0 <TIM_OC3_SetConfig+0x108>)
 800e386:	4293      	cmp	r3, r2
 800e388:	d003      	beq.n	800e392 <TIM_OC3_SetConfig+0xaa>
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	4a19      	ldr	r2, [pc, #100]	@ (800e3f4 <TIM_OC3_SetConfig+0x10c>)
 800e38e:	4293      	cmp	r3, r2
 800e390:	d113      	bne.n	800e3ba <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e392:	693b      	ldr	r3, [r7, #16]
 800e394:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e398:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e3a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e3a2:	683b      	ldr	r3, [r7, #0]
 800e3a4:	695b      	ldr	r3, [r3, #20]
 800e3a6:	011b      	lsls	r3, r3, #4
 800e3a8:	693a      	ldr	r2, [r7, #16]
 800e3aa:	4313      	orrs	r3, r2
 800e3ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	699b      	ldr	r3, [r3, #24]
 800e3b2:	011b      	lsls	r3, r3, #4
 800e3b4:	693a      	ldr	r2, [r7, #16]
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	693a      	ldr	r2, [r7, #16]
 800e3be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	68fa      	ldr	r2, [r7, #12]
 800e3c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	685a      	ldr	r2, [r3, #4]
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	697a      	ldr	r2, [r7, #20]
 800e3d2:	621a      	str	r2, [r3, #32]
}
 800e3d4:	bf00      	nop
 800e3d6:	371c      	adds	r7, #28
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3de:	4770      	bx	lr
 800e3e0:	fffeff8f 	.word	0xfffeff8f
 800e3e4:	40010000 	.word	0x40010000
 800e3e8:	40010400 	.word	0x40010400
 800e3ec:	40014000 	.word	0x40014000
 800e3f0:	40014400 	.word	0x40014400
 800e3f4:	40014800 	.word	0x40014800

0800e3f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e3f8:	b480      	push	{r7}
 800e3fa:	b087      	sub	sp, #28
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
 800e400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6a1b      	ldr	r3, [r3, #32]
 800e406:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6a1b      	ldr	r3, [r3, #32]
 800e40c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	685b      	ldr	r3, [r3, #4]
 800e418:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	69db      	ldr	r3, [r3, #28]
 800e41e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e420:	68fa      	ldr	r2, [r7, #12]
 800e422:	4b24      	ldr	r3, [pc, #144]	@ (800e4b4 <TIM_OC4_SetConfig+0xbc>)
 800e424:	4013      	ands	r3, r2
 800e426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e42e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	021b      	lsls	r3, r3, #8
 800e436:	68fa      	ldr	r2, [r7, #12]
 800e438:	4313      	orrs	r3, r2
 800e43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e43c:	693b      	ldr	r3, [r7, #16]
 800e43e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e442:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	689b      	ldr	r3, [r3, #8]
 800e448:	031b      	lsls	r3, r3, #12
 800e44a:	693a      	ldr	r2, [r7, #16]
 800e44c:	4313      	orrs	r3, r2
 800e44e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	4a19      	ldr	r2, [pc, #100]	@ (800e4b8 <TIM_OC4_SetConfig+0xc0>)
 800e454:	4293      	cmp	r3, r2
 800e456:	d00f      	beq.n	800e478 <TIM_OC4_SetConfig+0x80>
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	4a18      	ldr	r2, [pc, #96]	@ (800e4bc <TIM_OC4_SetConfig+0xc4>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d00b      	beq.n	800e478 <TIM_OC4_SetConfig+0x80>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	4a17      	ldr	r2, [pc, #92]	@ (800e4c0 <TIM_OC4_SetConfig+0xc8>)
 800e464:	4293      	cmp	r3, r2
 800e466:	d007      	beq.n	800e478 <TIM_OC4_SetConfig+0x80>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4a16      	ldr	r2, [pc, #88]	@ (800e4c4 <TIM_OC4_SetConfig+0xcc>)
 800e46c:	4293      	cmp	r3, r2
 800e46e:	d003      	beq.n	800e478 <TIM_OC4_SetConfig+0x80>
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	4a15      	ldr	r2, [pc, #84]	@ (800e4c8 <TIM_OC4_SetConfig+0xd0>)
 800e474:	4293      	cmp	r3, r2
 800e476:	d109      	bne.n	800e48c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e47e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	695b      	ldr	r3, [r3, #20]
 800e484:	019b      	lsls	r3, r3, #6
 800e486:	697a      	ldr	r2, [r7, #20]
 800e488:	4313      	orrs	r3, r2
 800e48a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	697a      	ldr	r2, [r7, #20]
 800e490:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	68fa      	ldr	r2, [r7, #12]
 800e496:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	685a      	ldr	r2, [r3, #4]
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	693a      	ldr	r2, [r7, #16]
 800e4a4:	621a      	str	r2, [r3, #32]
}
 800e4a6:	bf00      	nop
 800e4a8:	371c      	adds	r7, #28
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b0:	4770      	bx	lr
 800e4b2:	bf00      	nop
 800e4b4:	feff8fff 	.word	0xfeff8fff
 800e4b8:	40010000 	.word	0x40010000
 800e4bc:	40010400 	.word	0x40010400
 800e4c0:	40014000 	.word	0x40014000
 800e4c4:	40014400 	.word	0x40014400
 800e4c8:	40014800 	.word	0x40014800

0800e4cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e4cc:	b480      	push	{r7}
 800e4ce:	b087      	sub	sp, #28
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
 800e4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6a1b      	ldr	r3, [r3, #32]
 800e4da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6a1b      	ldr	r3, [r3, #32]
 800e4e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	685b      	ldr	r3, [r3, #4]
 800e4ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e4f4:	68fa      	ldr	r2, [r7, #12]
 800e4f6:	4b21      	ldr	r3, [pc, #132]	@ (800e57c <TIM_OC5_SetConfig+0xb0>)
 800e4f8:	4013      	ands	r3, r2
 800e4fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	68fa      	ldr	r2, [r7, #12]
 800e502:	4313      	orrs	r3, r2
 800e504:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e506:	693b      	ldr	r3, [r7, #16]
 800e508:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e50c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	689b      	ldr	r3, [r3, #8]
 800e512:	041b      	lsls	r3, r3, #16
 800e514:	693a      	ldr	r2, [r7, #16]
 800e516:	4313      	orrs	r3, r2
 800e518:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	4a18      	ldr	r2, [pc, #96]	@ (800e580 <TIM_OC5_SetConfig+0xb4>)
 800e51e:	4293      	cmp	r3, r2
 800e520:	d00f      	beq.n	800e542 <TIM_OC5_SetConfig+0x76>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	4a17      	ldr	r2, [pc, #92]	@ (800e584 <TIM_OC5_SetConfig+0xb8>)
 800e526:	4293      	cmp	r3, r2
 800e528:	d00b      	beq.n	800e542 <TIM_OC5_SetConfig+0x76>
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	4a16      	ldr	r2, [pc, #88]	@ (800e588 <TIM_OC5_SetConfig+0xbc>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d007      	beq.n	800e542 <TIM_OC5_SetConfig+0x76>
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	4a15      	ldr	r2, [pc, #84]	@ (800e58c <TIM_OC5_SetConfig+0xc0>)
 800e536:	4293      	cmp	r3, r2
 800e538:	d003      	beq.n	800e542 <TIM_OC5_SetConfig+0x76>
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	4a14      	ldr	r2, [pc, #80]	@ (800e590 <TIM_OC5_SetConfig+0xc4>)
 800e53e:	4293      	cmp	r3, r2
 800e540:	d109      	bne.n	800e556 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e548:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	695b      	ldr	r3, [r3, #20]
 800e54e:	021b      	lsls	r3, r3, #8
 800e550:	697a      	ldr	r2, [r7, #20]
 800e552:	4313      	orrs	r3, r2
 800e554:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	697a      	ldr	r2, [r7, #20]
 800e55a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	68fa      	ldr	r2, [r7, #12]
 800e560:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	685a      	ldr	r2, [r3, #4]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	693a      	ldr	r2, [r7, #16]
 800e56e:	621a      	str	r2, [r3, #32]
}
 800e570:	bf00      	nop
 800e572:	371c      	adds	r7, #28
 800e574:	46bd      	mov	sp, r7
 800e576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57a:	4770      	bx	lr
 800e57c:	fffeff8f 	.word	0xfffeff8f
 800e580:	40010000 	.word	0x40010000
 800e584:	40010400 	.word	0x40010400
 800e588:	40014000 	.word	0x40014000
 800e58c:	40014400 	.word	0x40014400
 800e590:	40014800 	.word	0x40014800

0800e594 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e594:	b480      	push	{r7}
 800e596:	b087      	sub	sp, #28
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
 800e59c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	6a1b      	ldr	r3, [r3, #32]
 800e5a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	6a1b      	ldr	r3, [r3, #32]
 800e5a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	685b      	ldr	r3, [r3, #4]
 800e5b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e5bc:	68fa      	ldr	r2, [r7, #12]
 800e5be:	4b22      	ldr	r3, [pc, #136]	@ (800e648 <TIM_OC6_SetConfig+0xb4>)
 800e5c0:	4013      	ands	r3, r2
 800e5c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e5c4:	683b      	ldr	r3, [r7, #0]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	021b      	lsls	r3, r3, #8
 800e5ca:	68fa      	ldr	r2, [r7, #12]
 800e5cc:	4313      	orrs	r3, r2
 800e5ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e5d0:	693b      	ldr	r3, [r7, #16]
 800e5d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e5d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e5d8:	683b      	ldr	r3, [r7, #0]
 800e5da:	689b      	ldr	r3, [r3, #8]
 800e5dc:	051b      	lsls	r3, r3, #20
 800e5de:	693a      	ldr	r2, [r7, #16]
 800e5e0:	4313      	orrs	r3, r2
 800e5e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	4a19      	ldr	r2, [pc, #100]	@ (800e64c <TIM_OC6_SetConfig+0xb8>)
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	d00f      	beq.n	800e60c <TIM_OC6_SetConfig+0x78>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	4a18      	ldr	r2, [pc, #96]	@ (800e650 <TIM_OC6_SetConfig+0xbc>)
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	d00b      	beq.n	800e60c <TIM_OC6_SetConfig+0x78>
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	4a17      	ldr	r2, [pc, #92]	@ (800e654 <TIM_OC6_SetConfig+0xc0>)
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	d007      	beq.n	800e60c <TIM_OC6_SetConfig+0x78>
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	4a16      	ldr	r2, [pc, #88]	@ (800e658 <TIM_OC6_SetConfig+0xc4>)
 800e600:	4293      	cmp	r3, r2
 800e602:	d003      	beq.n	800e60c <TIM_OC6_SetConfig+0x78>
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	4a15      	ldr	r2, [pc, #84]	@ (800e65c <TIM_OC6_SetConfig+0xc8>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d109      	bne.n	800e620 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e60c:	697b      	ldr	r3, [r7, #20]
 800e60e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e612:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	695b      	ldr	r3, [r3, #20]
 800e618:	029b      	lsls	r3, r3, #10
 800e61a:	697a      	ldr	r2, [r7, #20]
 800e61c:	4313      	orrs	r3, r2
 800e61e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	697a      	ldr	r2, [r7, #20]
 800e624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	68fa      	ldr	r2, [r7, #12]
 800e62a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	685a      	ldr	r2, [r3, #4]
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	693a      	ldr	r2, [r7, #16]
 800e638:	621a      	str	r2, [r3, #32]
}
 800e63a:	bf00      	nop
 800e63c:	371c      	adds	r7, #28
 800e63e:	46bd      	mov	sp, r7
 800e640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e644:	4770      	bx	lr
 800e646:	bf00      	nop
 800e648:	feff8fff 	.word	0xfeff8fff
 800e64c:	40010000 	.word	0x40010000
 800e650:	40010400 	.word	0x40010400
 800e654:	40014000 	.word	0x40014000
 800e658:	40014400 	.word	0x40014400
 800e65c:	40014800 	.word	0x40014800

0800e660 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e660:	b480      	push	{r7}
 800e662:	b087      	sub	sp, #28
 800e664:	af00      	add	r7, sp, #0
 800e666:	60f8      	str	r0, [r7, #12]
 800e668:	60b9      	str	r1, [r7, #8]
 800e66a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	6a1b      	ldr	r3, [r3, #32]
 800e670:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	6a1b      	ldr	r3, [r3, #32]
 800e676:	f023 0201 	bic.w	r2, r3, #1
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	699b      	ldr	r3, [r3, #24]
 800e682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e68a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	011b      	lsls	r3, r3, #4
 800e690:	693a      	ldr	r2, [r7, #16]
 800e692:	4313      	orrs	r3, r2
 800e694:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e696:	697b      	ldr	r3, [r7, #20]
 800e698:	f023 030a 	bic.w	r3, r3, #10
 800e69c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e69e:	697a      	ldr	r2, [r7, #20]
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	693a      	ldr	r2, [r7, #16]
 800e6aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	697a      	ldr	r2, [r7, #20]
 800e6b0:	621a      	str	r2, [r3, #32]
}
 800e6b2:	bf00      	nop
 800e6b4:	371c      	adds	r7, #28
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6bc:	4770      	bx	lr

0800e6be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e6be:	b480      	push	{r7}
 800e6c0:	b087      	sub	sp, #28
 800e6c2:	af00      	add	r7, sp, #0
 800e6c4:	60f8      	str	r0, [r7, #12]
 800e6c6:	60b9      	str	r1, [r7, #8]
 800e6c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	6a1b      	ldr	r3, [r3, #32]
 800e6ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	6a1b      	ldr	r3, [r3, #32]
 800e6d4:	f023 0210 	bic.w	r2, r3, #16
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	699b      	ldr	r3, [r3, #24]
 800e6e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e6e2:	693b      	ldr	r3, [r7, #16]
 800e6e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e6e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	031b      	lsls	r3, r3, #12
 800e6ee:	693a      	ldr	r2, [r7, #16]
 800e6f0:	4313      	orrs	r3, r2
 800e6f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e6f4:	697b      	ldr	r3, [r7, #20]
 800e6f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e6fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e6fc:	68bb      	ldr	r3, [r7, #8]
 800e6fe:	011b      	lsls	r3, r3, #4
 800e700:	697a      	ldr	r2, [r7, #20]
 800e702:	4313      	orrs	r3, r2
 800e704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	693a      	ldr	r2, [r7, #16]
 800e70a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	697a      	ldr	r2, [r7, #20]
 800e710:	621a      	str	r2, [r3, #32]
}
 800e712:	bf00      	nop
 800e714:	371c      	adds	r7, #28
 800e716:	46bd      	mov	sp, r7
 800e718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71c:	4770      	bx	lr
	...

0800e720 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e720:	b480      	push	{r7}
 800e722:	b085      	sub	sp, #20
 800e724:	af00      	add	r7, sp, #0
 800e726:	6078      	str	r0, [r7, #4]
 800e728:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	689b      	ldr	r3, [r3, #8]
 800e72e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e730:	68fa      	ldr	r2, [r7, #12]
 800e732:	4b09      	ldr	r3, [pc, #36]	@ (800e758 <TIM_ITRx_SetConfig+0x38>)
 800e734:	4013      	ands	r3, r2
 800e736:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e738:	683a      	ldr	r2, [r7, #0]
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	4313      	orrs	r3, r2
 800e73e:	f043 0307 	orr.w	r3, r3, #7
 800e742:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	68fa      	ldr	r2, [r7, #12]
 800e748:	609a      	str	r2, [r3, #8]
}
 800e74a:	bf00      	nop
 800e74c:	3714      	adds	r7, #20
 800e74e:	46bd      	mov	sp, r7
 800e750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e754:	4770      	bx	lr
 800e756:	bf00      	nop
 800e758:	ffcfff8f 	.word	0xffcfff8f

0800e75c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e75c:	b480      	push	{r7}
 800e75e:	b087      	sub	sp, #28
 800e760:	af00      	add	r7, sp, #0
 800e762:	60f8      	str	r0, [r7, #12]
 800e764:	60b9      	str	r1, [r7, #8]
 800e766:	607a      	str	r2, [r7, #4]
 800e768:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	689b      	ldr	r3, [r3, #8]
 800e76e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e776:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	021a      	lsls	r2, r3, #8
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	431a      	orrs	r2, r3
 800e780:	68bb      	ldr	r3, [r7, #8]
 800e782:	4313      	orrs	r3, r2
 800e784:	697a      	ldr	r2, [r7, #20]
 800e786:	4313      	orrs	r3, r2
 800e788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	697a      	ldr	r2, [r7, #20]
 800e78e:	609a      	str	r2, [r3, #8]
}
 800e790:	bf00      	nop
 800e792:	371c      	adds	r7, #28
 800e794:	46bd      	mov	sp, r7
 800e796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79a:	4770      	bx	lr

0800e79c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e79c:	b480      	push	{r7}
 800e79e:	b085      	sub	sp, #20
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	6078      	str	r0, [r7, #4]
 800e7a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e7ac:	2b01      	cmp	r3, #1
 800e7ae:	d101      	bne.n	800e7b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e7b0:	2302      	movs	r3, #2
 800e7b2:	e077      	b.n	800e8a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2201      	movs	r2, #1
 800e7b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2202      	movs	r2, #2
 800e7c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	685b      	ldr	r3, [r3, #4]
 800e7ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	689b      	ldr	r3, [r3, #8]
 800e7d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	4a35      	ldr	r2, [pc, #212]	@ (800e8b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e7da:	4293      	cmp	r3, r2
 800e7dc:	d004      	beq.n	800e7e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	4a34      	ldr	r2, [pc, #208]	@ (800e8b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e7e4:	4293      	cmp	r3, r2
 800e7e6:	d108      	bne.n	800e7fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e7ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e7f0:	683b      	ldr	r3, [r7, #0]
 800e7f2:	685b      	ldr	r3, [r3, #4]
 800e7f4:	68fa      	ldr	r2, [r7, #12]
 800e7f6:	4313      	orrs	r3, r2
 800e7f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e800:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	68fa      	ldr	r2, [r7, #12]
 800e808:	4313      	orrs	r3, r2
 800e80a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	68fa      	ldr	r2, [r7, #12]
 800e812:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	4a25      	ldr	r2, [pc, #148]	@ (800e8b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e81a:	4293      	cmp	r3, r2
 800e81c:	d02c      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e826:	d027      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	4a22      	ldr	r2, [pc, #136]	@ (800e8b8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e82e:	4293      	cmp	r3, r2
 800e830:	d022      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	4a21      	ldr	r2, [pc, #132]	@ (800e8bc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e838:	4293      	cmp	r3, r2
 800e83a:	d01d      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4a1f      	ldr	r2, [pc, #124]	@ (800e8c0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e842:	4293      	cmp	r3, r2
 800e844:	d018      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	4a1a      	ldr	r2, [pc, #104]	@ (800e8b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e84c:	4293      	cmp	r3, r2
 800e84e:	d013      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	4a1b      	ldr	r2, [pc, #108]	@ (800e8c4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e856:	4293      	cmp	r3, r2
 800e858:	d00e      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	4a1a      	ldr	r2, [pc, #104]	@ (800e8c8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800e860:	4293      	cmp	r3, r2
 800e862:	d009      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	4a18      	ldr	r2, [pc, #96]	@ (800e8cc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800e86a:	4293      	cmp	r3, r2
 800e86c:	d004      	beq.n	800e878 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	4a17      	ldr	r2, [pc, #92]	@ (800e8d0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800e874:	4293      	cmp	r3, r2
 800e876:	d10c      	bne.n	800e892 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e87e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	689b      	ldr	r3, [r3, #8]
 800e884:	68ba      	ldr	r2, [r7, #8]
 800e886:	4313      	orrs	r3, r2
 800e888:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	68ba      	ldr	r2, [r7, #8]
 800e890:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	2201      	movs	r2, #1
 800e896:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	2200      	movs	r2, #0
 800e89e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e8a2:	2300      	movs	r3, #0
}
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3714      	adds	r7, #20
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ae:	4770      	bx	lr
 800e8b0:	40010000 	.word	0x40010000
 800e8b4:	40010400 	.word	0x40010400
 800e8b8:	40000400 	.word	0x40000400
 800e8bc:	40000800 	.word	0x40000800
 800e8c0:	40000c00 	.word	0x40000c00
 800e8c4:	40001800 	.word	0x40001800
 800e8c8:	40014000 	.word	0x40014000
 800e8cc:	4000e000 	.word	0x4000e000
 800e8d0:	4000e400 	.word	0x4000e400

0800e8d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e8d4:	b480      	push	{r7}
 800e8d6:	b085      	sub	sp, #20
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
 800e8dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e8de:	2300      	movs	r3, #0
 800e8e0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e8e8:	2b01      	cmp	r3, #1
 800e8ea:	d101      	bne.n	800e8f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e8ec:	2302      	movs	r3, #2
 800e8ee:	e073      	b.n	800e9d8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	68db      	ldr	r3, [r3, #12]
 800e902:	4313      	orrs	r3, r2
 800e904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	689b      	ldr	r3, [r3, #8]
 800e910:	4313      	orrs	r3, r2
 800e912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	685b      	ldr	r3, [r3, #4]
 800e91e:	4313      	orrs	r3, r2
 800e920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	4313      	orrs	r3, r2
 800e92e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	691b      	ldr	r3, [r3, #16]
 800e93a:	4313      	orrs	r3, r2
 800e93c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	695b      	ldr	r3, [r3, #20]
 800e948:	4313      	orrs	r3, r2
 800e94a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e956:	4313      	orrs	r3, r2
 800e958:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	699b      	ldr	r3, [r3, #24]
 800e964:	041b      	lsls	r3, r3, #16
 800e966:	4313      	orrs	r3, r2
 800e968:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	69db      	ldr	r3, [r3, #28]
 800e974:	4313      	orrs	r3, r2
 800e976:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	4a19      	ldr	r2, [pc, #100]	@ (800e9e4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800e97e:	4293      	cmp	r3, r2
 800e980:	d004      	beq.n	800e98c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4a18      	ldr	r2, [pc, #96]	@ (800e9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d11c      	bne.n	800e9c6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e996:	051b      	lsls	r3, r3, #20
 800e998:	4313      	orrs	r3, r2
 800e99a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	6a1b      	ldr	r3, [r3, #32]
 800e9a6:	4313      	orrs	r3, r2
 800e9a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9b4:	4313      	orrs	r3, r2
 800e9b6:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9c2:	4313      	orrs	r3, r2
 800e9c4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	68fa      	ldr	r2, [r7, #12]
 800e9cc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e9d6:	2300      	movs	r3, #0
}
 800e9d8:	4618      	mov	r0, r3
 800e9da:	3714      	adds	r7, #20
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr
 800e9e4:	40010000 	.word	0x40010000
 800e9e8:	40010400 	.word	0x40010400

0800e9ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b083      	sub	sp, #12
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e9f4:	bf00      	nop
 800e9f6:	370c      	adds	r7, #12
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fe:	4770      	bx	lr

0800ea00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ea08:	bf00      	nop
 800ea0a:	370c      	adds	r7, #12
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea12:	4770      	bx	lr

0800ea14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ea14:	b480      	push	{r7}
 800ea16:	b083      	sub	sp, #12
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ea1c:	bf00      	nop
 800ea1e:	370c      	adds	r7, #12
 800ea20:	46bd      	mov	sp, r7
 800ea22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea26:	4770      	bx	lr

0800ea28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d101      	bne.n	800ea3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ea36:	2301      	movs	r3, #1
 800ea38:	e042      	b.n	800eac0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d106      	bne.n	800ea52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	2200      	movs	r2, #0
 800ea48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	f7f3 fcfd 	bl	800244c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	2224      	movs	r2, #36	@ 0x24
 800ea56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	681a      	ldr	r2, [r3, #0]
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	f022 0201 	bic.w	r2, r2, #1
 800ea68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d002      	beq.n	800ea78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ea72:	6878      	ldr	r0, [r7, #4]
 800ea74:	f000 ff22 	bl	800f8bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ea78:	6878      	ldr	r0, [r7, #4]
 800ea7a:	f000 f8b3 	bl	800ebe4 <UART_SetConfig>
 800ea7e:	4603      	mov	r3, r0
 800ea80:	2b01      	cmp	r3, #1
 800ea82:	d101      	bne.n	800ea88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ea84:	2301      	movs	r3, #1
 800ea86:	e01b      	b.n	800eac0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	685a      	ldr	r2, [r3, #4]
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ea96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	689a      	ldr	r2, [r3, #8]
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800eaa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	681a      	ldr	r2, [r3, #0]
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	f042 0201 	orr.w	r2, r2, #1
 800eab6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eab8:	6878      	ldr	r0, [r7, #4]
 800eaba:	f000 ffa1 	bl	800fa00 <UART_CheckIdleState>
 800eabe:	4603      	mov	r3, r0
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3708      	adds	r7, #8
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd80      	pop	{r7, pc}

0800eac8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b08a      	sub	sp, #40	@ 0x28
 800eacc:	af02      	add	r7, sp, #8
 800eace:	60f8      	str	r0, [r7, #12]
 800ead0:	60b9      	str	r1, [r7, #8]
 800ead2:	603b      	str	r3, [r7, #0]
 800ead4:	4613      	mov	r3, r2
 800ead6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eade:	2b20      	cmp	r3, #32
 800eae0:	d17b      	bne.n	800ebda <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800eae2:	68bb      	ldr	r3, [r7, #8]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d002      	beq.n	800eaee <HAL_UART_Transmit+0x26>
 800eae8:	88fb      	ldrh	r3, [r7, #6]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d101      	bne.n	800eaf2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800eaee:	2301      	movs	r3, #1
 800eaf0:	e074      	b.n	800ebdc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	2221      	movs	r2, #33	@ 0x21
 800eafe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800eb02:	f7f3 ff29 	bl	8002958 <HAL_GetTick>
 800eb06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	88fa      	ldrh	r2, [r7, #6]
 800eb0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	88fa      	ldrh	r2, [r7, #6]
 800eb14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	689b      	ldr	r3, [r3, #8]
 800eb1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb20:	d108      	bne.n	800eb34 <HAL_UART_Transmit+0x6c>
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	691b      	ldr	r3, [r3, #16]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d104      	bne.n	800eb34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	61bb      	str	r3, [r7, #24]
 800eb32:	e003      	b.n	800eb3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800eb34:	68bb      	ldr	r3, [r7, #8]
 800eb36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eb38:	2300      	movs	r3, #0
 800eb3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800eb3c:	e030      	b.n	800eba0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	9300      	str	r3, [sp, #0]
 800eb42:	697b      	ldr	r3, [r7, #20]
 800eb44:	2200      	movs	r2, #0
 800eb46:	2180      	movs	r1, #128	@ 0x80
 800eb48:	68f8      	ldr	r0, [r7, #12]
 800eb4a:	f001 f803 	bl	800fb54 <UART_WaitOnFlagUntilTimeout>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d005      	beq.n	800eb60 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	2220      	movs	r2, #32
 800eb58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800eb5c:	2303      	movs	r3, #3
 800eb5e:	e03d      	b.n	800ebdc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d10b      	bne.n	800eb7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800eb66:	69bb      	ldr	r3, [r7, #24]
 800eb68:	881b      	ldrh	r3, [r3, #0]
 800eb6a:	461a      	mov	r2, r3
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eb74:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800eb76:	69bb      	ldr	r3, [r7, #24]
 800eb78:	3302      	adds	r3, #2
 800eb7a:	61bb      	str	r3, [r7, #24]
 800eb7c:	e007      	b.n	800eb8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eb7e:	69fb      	ldr	r3, [r7, #28]
 800eb80:	781a      	ldrb	r2, [r3, #0]
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800eb88:	69fb      	ldr	r3, [r7, #28]
 800eb8a:	3301      	adds	r3, #1
 800eb8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eb94:	b29b      	uxth	r3, r3
 800eb96:	3b01      	subs	r3, #1
 800eb98:	b29a      	uxth	r2, r3
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eba6:	b29b      	uxth	r3, r3
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d1c8      	bne.n	800eb3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	9300      	str	r3, [sp, #0]
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	2140      	movs	r1, #64	@ 0x40
 800ebb6:	68f8      	ldr	r0, [r7, #12]
 800ebb8:	f000 ffcc 	bl	800fb54 <UART_WaitOnFlagUntilTimeout>
 800ebbc:	4603      	mov	r3, r0
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d005      	beq.n	800ebce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	2220      	movs	r2, #32
 800ebc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ebca:	2303      	movs	r3, #3
 800ebcc:	e006      	b.n	800ebdc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	2220      	movs	r2, #32
 800ebd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	e000      	b.n	800ebdc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ebda:	2302      	movs	r3, #2
  }
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3720      	adds	r7, #32
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ebe4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ebe8:	b092      	sub	sp, #72	@ 0x48
 800ebea:	af00      	add	r7, sp, #0
 800ebec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ebf4:	697b      	ldr	r3, [r7, #20]
 800ebf6:	689a      	ldr	r2, [r3, #8]
 800ebf8:	697b      	ldr	r3, [r7, #20]
 800ebfa:	691b      	ldr	r3, [r3, #16]
 800ebfc:	431a      	orrs	r2, r3
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	695b      	ldr	r3, [r3, #20]
 800ec02:	431a      	orrs	r2, r3
 800ec04:	697b      	ldr	r3, [r7, #20]
 800ec06:	69db      	ldr	r3, [r3, #28]
 800ec08:	4313      	orrs	r3, r2
 800ec0a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ec0c:	697b      	ldr	r3, [r7, #20]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	681a      	ldr	r2, [r3, #0]
 800ec12:	4bbe      	ldr	r3, [pc, #760]	@ (800ef0c <UART_SetConfig+0x328>)
 800ec14:	4013      	ands	r3, r2
 800ec16:	697a      	ldr	r2, [r7, #20]
 800ec18:	6812      	ldr	r2, [r2, #0]
 800ec1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ec1c:	430b      	orrs	r3, r1
 800ec1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	68da      	ldr	r2, [r3, #12]
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	430a      	orrs	r2, r1
 800ec34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ec36:	697b      	ldr	r3, [r7, #20]
 800ec38:	699b      	ldr	r3, [r3, #24]
 800ec3a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ec3c:	697b      	ldr	r3, [r7, #20]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	4ab3      	ldr	r2, [pc, #716]	@ (800ef10 <UART_SetConfig+0x32c>)
 800ec42:	4293      	cmp	r3, r2
 800ec44:	d004      	beq.n	800ec50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ec46:	697b      	ldr	r3, [r7, #20]
 800ec48:	6a1b      	ldr	r3, [r3, #32]
 800ec4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ec4c:	4313      	orrs	r3, r2
 800ec4e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	689a      	ldr	r2, [r3, #8]
 800ec56:	4baf      	ldr	r3, [pc, #700]	@ (800ef14 <UART_SetConfig+0x330>)
 800ec58:	4013      	ands	r3, r2
 800ec5a:	697a      	ldr	r2, [r7, #20]
 800ec5c:	6812      	ldr	r2, [r2, #0]
 800ec5e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ec60:	430b      	orrs	r3, r1
 800ec62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ec64:	697b      	ldr	r3, [r7, #20]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec6a:	f023 010f 	bic.w	r1, r3, #15
 800ec6e:	697b      	ldr	r3, [r7, #20]
 800ec70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ec72:	697b      	ldr	r3, [r7, #20]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	430a      	orrs	r2, r1
 800ec78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ec7a:	697b      	ldr	r3, [r7, #20]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	4aa6      	ldr	r2, [pc, #664]	@ (800ef18 <UART_SetConfig+0x334>)
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d177      	bne.n	800ed74 <UART_SetConfig+0x190>
 800ec84:	4ba5      	ldr	r3, [pc, #660]	@ (800ef1c <UART_SetConfig+0x338>)
 800ec86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ec8c:	2b28      	cmp	r3, #40	@ 0x28
 800ec8e:	d86d      	bhi.n	800ed6c <UART_SetConfig+0x188>
 800ec90:	a201      	add	r2, pc, #4	@ (adr r2, 800ec98 <UART_SetConfig+0xb4>)
 800ec92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec96:	bf00      	nop
 800ec98:	0800ed3d 	.word	0x0800ed3d
 800ec9c:	0800ed6d 	.word	0x0800ed6d
 800eca0:	0800ed6d 	.word	0x0800ed6d
 800eca4:	0800ed6d 	.word	0x0800ed6d
 800eca8:	0800ed6d 	.word	0x0800ed6d
 800ecac:	0800ed6d 	.word	0x0800ed6d
 800ecb0:	0800ed6d 	.word	0x0800ed6d
 800ecb4:	0800ed6d 	.word	0x0800ed6d
 800ecb8:	0800ed45 	.word	0x0800ed45
 800ecbc:	0800ed6d 	.word	0x0800ed6d
 800ecc0:	0800ed6d 	.word	0x0800ed6d
 800ecc4:	0800ed6d 	.word	0x0800ed6d
 800ecc8:	0800ed6d 	.word	0x0800ed6d
 800eccc:	0800ed6d 	.word	0x0800ed6d
 800ecd0:	0800ed6d 	.word	0x0800ed6d
 800ecd4:	0800ed6d 	.word	0x0800ed6d
 800ecd8:	0800ed4d 	.word	0x0800ed4d
 800ecdc:	0800ed6d 	.word	0x0800ed6d
 800ece0:	0800ed6d 	.word	0x0800ed6d
 800ece4:	0800ed6d 	.word	0x0800ed6d
 800ece8:	0800ed6d 	.word	0x0800ed6d
 800ecec:	0800ed6d 	.word	0x0800ed6d
 800ecf0:	0800ed6d 	.word	0x0800ed6d
 800ecf4:	0800ed6d 	.word	0x0800ed6d
 800ecf8:	0800ed55 	.word	0x0800ed55
 800ecfc:	0800ed6d 	.word	0x0800ed6d
 800ed00:	0800ed6d 	.word	0x0800ed6d
 800ed04:	0800ed6d 	.word	0x0800ed6d
 800ed08:	0800ed6d 	.word	0x0800ed6d
 800ed0c:	0800ed6d 	.word	0x0800ed6d
 800ed10:	0800ed6d 	.word	0x0800ed6d
 800ed14:	0800ed6d 	.word	0x0800ed6d
 800ed18:	0800ed5d 	.word	0x0800ed5d
 800ed1c:	0800ed6d 	.word	0x0800ed6d
 800ed20:	0800ed6d 	.word	0x0800ed6d
 800ed24:	0800ed6d 	.word	0x0800ed6d
 800ed28:	0800ed6d 	.word	0x0800ed6d
 800ed2c:	0800ed6d 	.word	0x0800ed6d
 800ed30:	0800ed6d 	.word	0x0800ed6d
 800ed34:	0800ed6d 	.word	0x0800ed6d
 800ed38:	0800ed65 	.word	0x0800ed65
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed42:	e326      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed44:	2304      	movs	r3, #4
 800ed46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed4a:	e322      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed4c:	2308      	movs	r3, #8
 800ed4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed52:	e31e      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed54:	2310      	movs	r3, #16
 800ed56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed5a:	e31a      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed5c:	2320      	movs	r3, #32
 800ed5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed62:	e316      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed64:	2340      	movs	r3, #64	@ 0x40
 800ed66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed6a:	e312      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed6c:	2380      	movs	r3, #128	@ 0x80
 800ed6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed72:	e30e      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4a69      	ldr	r2, [pc, #420]	@ (800ef20 <UART_SetConfig+0x33c>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d130      	bne.n	800ede0 <UART_SetConfig+0x1fc>
 800ed7e:	4b67      	ldr	r3, [pc, #412]	@ (800ef1c <UART_SetConfig+0x338>)
 800ed80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed82:	f003 0307 	and.w	r3, r3, #7
 800ed86:	2b05      	cmp	r3, #5
 800ed88:	d826      	bhi.n	800edd8 <UART_SetConfig+0x1f4>
 800ed8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ed90 <UART_SetConfig+0x1ac>)
 800ed8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed90:	0800eda9 	.word	0x0800eda9
 800ed94:	0800edb1 	.word	0x0800edb1
 800ed98:	0800edb9 	.word	0x0800edb9
 800ed9c:	0800edc1 	.word	0x0800edc1
 800eda0:	0800edc9 	.word	0x0800edc9
 800eda4:	0800edd1 	.word	0x0800edd1
 800eda8:	2300      	movs	r3, #0
 800edaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edae:	e2f0      	b.n	800f392 <UART_SetConfig+0x7ae>
 800edb0:	2304      	movs	r3, #4
 800edb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edb6:	e2ec      	b.n	800f392 <UART_SetConfig+0x7ae>
 800edb8:	2308      	movs	r3, #8
 800edba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edbe:	e2e8      	b.n	800f392 <UART_SetConfig+0x7ae>
 800edc0:	2310      	movs	r3, #16
 800edc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edc6:	e2e4      	b.n	800f392 <UART_SetConfig+0x7ae>
 800edc8:	2320      	movs	r3, #32
 800edca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edce:	e2e0      	b.n	800f392 <UART_SetConfig+0x7ae>
 800edd0:	2340      	movs	r3, #64	@ 0x40
 800edd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edd6:	e2dc      	b.n	800f392 <UART_SetConfig+0x7ae>
 800edd8:	2380      	movs	r3, #128	@ 0x80
 800edda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edde:	e2d8      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ede0:	697b      	ldr	r3, [r7, #20]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	4a4f      	ldr	r2, [pc, #316]	@ (800ef24 <UART_SetConfig+0x340>)
 800ede6:	4293      	cmp	r3, r2
 800ede8:	d130      	bne.n	800ee4c <UART_SetConfig+0x268>
 800edea:	4b4c      	ldr	r3, [pc, #304]	@ (800ef1c <UART_SetConfig+0x338>)
 800edec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edee:	f003 0307 	and.w	r3, r3, #7
 800edf2:	2b05      	cmp	r3, #5
 800edf4:	d826      	bhi.n	800ee44 <UART_SetConfig+0x260>
 800edf6:	a201      	add	r2, pc, #4	@ (adr r2, 800edfc <UART_SetConfig+0x218>)
 800edf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edfc:	0800ee15 	.word	0x0800ee15
 800ee00:	0800ee1d 	.word	0x0800ee1d
 800ee04:	0800ee25 	.word	0x0800ee25
 800ee08:	0800ee2d 	.word	0x0800ee2d
 800ee0c:	0800ee35 	.word	0x0800ee35
 800ee10:	0800ee3d 	.word	0x0800ee3d
 800ee14:	2300      	movs	r3, #0
 800ee16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee1a:	e2ba      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee1c:	2304      	movs	r3, #4
 800ee1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee22:	e2b6      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee24:	2308      	movs	r3, #8
 800ee26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee2a:	e2b2      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee2c:	2310      	movs	r3, #16
 800ee2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee32:	e2ae      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee34:	2320      	movs	r3, #32
 800ee36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee3a:	e2aa      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee3c:	2340      	movs	r3, #64	@ 0x40
 800ee3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee42:	e2a6      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee44:	2380      	movs	r3, #128	@ 0x80
 800ee46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee4a:	e2a2      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee4c:	697b      	ldr	r3, [r7, #20]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	4a35      	ldr	r2, [pc, #212]	@ (800ef28 <UART_SetConfig+0x344>)
 800ee52:	4293      	cmp	r3, r2
 800ee54:	d130      	bne.n	800eeb8 <UART_SetConfig+0x2d4>
 800ee56:	4b31      	ldr	r3, [pc, #196]	@ (800ef1c <UART_SetConfig+0x338>)
 800ee58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee5a:	f003 0307 	and.w	r3, r3, #7
 800ee5e:	2b05      	cmp	r3, #5
 800ee60:	d826      	bhi.n	800eeb0 <UART_SetConfig+0x2cc>
 800ee62:	a201      	add	r2, pc, #4	@ (adr r2, 800ee68 <UART_SetConfig+0x284>)
 800ee64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee68:	0800ee81 	.word	0x0800ee81
 800ee6c:	0800ee89 	.word	0x0800ee89
 800ee70:	0800ee91 	.word	0x0800ee91
 800ee74:	0800ee99 	.word	0x0800ee99
 800ee78:	0800eea1 	.word	0x0800eea1
 800ee7c:	0800eea9 	.word	0x0800eea9
 800ee80:	2300      	movs	r3, #0
 800ee82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee86:	e284      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee88:	2304      	movs	r3, #4
 800ee8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee8e:	e280      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee90:	2308      	movs	r3, #8
 800ee92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee96:	e27c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ee98:	2310      	movs	r3, #16
 800ee9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ee9e:	e278      	b.n	800f392 <UART_SetConfig+0x7ae>
 800eea0:	2320      	movs	r3, #32
 800eea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eea6:	e274      	b.n	800f392 <UART_SetConfig+0x7ae>
 800eea8:	2340      	movs	r3, #64	@ 0x40
 800eeaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeae:	e270      	b.n	800f392 <UART_SetConfig+0x7ae>
 800eeb0:	2380      	movs	r3, #128	@ 0x80
 800eeb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eeb6:	e26c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	4a1b      	ldr	r2, [pc, #108]	@ (800ef2c <UART_SetConfig+0x348>)
 800eebe:	4293      	cmp	r3, r2
 800eec0:	d142      	bne.n	800ef48 <UART_SetConfig+0x364>
 800eec2:	4b16      	ldr	r3, [pc, #88]	@ (800ef1c <UART_SetConfig+0x338>)
 800eec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eec6:	f003 0307 	and.w	r3, r3, #7
 800eeca:	2b05      	cmp	r3, #5
 800eecc:	d838      	bhi.n	800ef40 <UART_SetConfig+0x35c>
 800eece:	a201      	add	r2, pc, #4	@ (adr r2, 800eed4 <UART_SetConfig+0x2f0>)
 800eed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eed4:	0800eeed 	.word	0x0800eeed
 800eed8:	0800eef5 	.word	0x0800eef5
 800eedc:	0800eefd 	.word	0x0800eefd
 800eee0:	0800ef05 	.word	0x0800ef05
 800eee4:	0800ef31 	.word	0x0800ef31
 800eee8:	0800ef39 	.word	0x0800ef39
 800eeec:	2300      	movs	r3, #0
 800eeee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eef2:	e24e      	b.n	800f392 <UART_SetConfig+0x7ae>
 800eef4:	2304      	movs	r3, #4
 800eef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eefa:	e24a      	b.n	800f392 <UART_SetConfig+0x7ae>
 800eefc:	2308      	movs	r3, #8
 800eefe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef02:	e246      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ef04:	2310      	movs	r3, #16
 800ef06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef0a:	e242      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ef0c:	cfff69f3 	.word	0xcfff69f3
 800ef10:	58000c00 	.word	0x58000c00
 800ef14:	11fff4ff 	.word	0x11fff4ff
 800ef18:	40011000 	.word	0x40011000
 800ef1c:	58024400 	.word	0x58024400
 800ef20:	40004400 	.word	0x40004400
 800ef24:	40004800 	.word	0x40004800
 800ef28:	40004c00 	.word	0x40004c00
 800ef2c:	40005000 	.word	0x40005000
 800ef30:	2320      	movs	r3, #32
 800ef32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef36:	e22c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ef38:	2340      	movs	r3, #64	@ 0x40
 800ef3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef3e:	e228      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ef40:	2380      	movs	r3, #128	@ 0x80
 800ef42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef46:	e224      	b.n	800f392 <UART_SetConfig+0x7ae>
 800ef48:	697b      	ldr	r3, [r7, #20]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	4ab1      	ldr	r2, [pc, #708]	@ (800f214 <UART_SetConfig+0x630>)
 800ef4e:	4293      	cmp	r3, r2
 800ef50:	d176      	bne.n	800f040 <UART_SetConfig+0x45c>
 800ef52:	4bb1      	ldr	r3, [pc, #708]	@ (800f218 <UART_SetConfig+0x634>)
 800ef54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ef5a:	2b28      	cmp	r3, #40	@ 0x28
 800ef5c:	d86c      	bhi.n	800f038 <UART_SetConfig+0x454>
 800ef5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ef64 <UART_SetConfig+0x380>)
 800ef60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef64:	0800f009 	.word	0x0800f009
 800ef68:	0800f039 	.word	0x0800f039
 800ef6c:	0800f039 	.word	0x0800f039
 800ef70:	0800f039 	.word	0x0800f039
 800ef74:	0800f039 	.word	0x0800f039
 800ef78:	0800f039 	.word	0x0800f039
 800ef7c:	0800f039 	.word	0x0800f039
 800ef80:	0800f039 	.word	0x0800f039
 800ef84:	0800f011 	.word	0x0800f011
 800ef88:	0800f039 	.word	0x0800f039
 800ef8c:	0800f039 	.word	0x0800f039
 800ef90:	0800f039 	.word	0x0800f039
 800ef94:	0800f039 	.word	0x0800f039
 800ef98:	0800f039 	.word	0x0800f039
 800ef9c:	0800f039 	.word	0x0800f039
 800efa0:	0800f039 	.word	0x0800f039
 800efa4:	0800f019 	.word	0x0800f019
 800efa8:	0800f039 	.word	0x0800f039
 800efac:	0800f039 	.word	0x0800f039
 800efb0:	0800f039 	.word	0x0800f039
 800efb4:	0800f039 	.word	0x0800f039
 800efb8:	0800f039 	.word	0x0800f039
 800efbc:	0800f039 	.word	0x0800f039
 800efc0:	0800f039 	.word	0x0800f039
 800efc4:	0800f021 	.word	0x0800f021
 800efc8:	0800f039 	.word	0x0800f039
 800efcc:	0800f039 	.word	0x0800f039
 800efd0:	0800f039 	.word	0x0800f039
 800efd4:	0800f039 	.word	0x0800f039
 800efd8:	0800f039 	.word	0x0800f039
 800efdc:	0800f039 	.word	0x0800f039
 800efe0:	0800f039 	.word	0x0800f039
 800efe4:	0800f029 	.word	0x0800f029
 800efe8:	0800f039 	.word	0x0800f039
 800efec:	0800f039 	.word	0x0800f039
 800eff0:	0800f039 	.word	0x0800f039
 800eff4:	0800f039 	.word	0x0800f039
 800eff8:	0800f039 	.word	0x0800f039
 800effc:	0800f039 	.word	0x0800f039
 800f000:	0800f039 	.word	0x0800f039
 800f004:	0800f031 	.word	0x0800f031
 800f008:	2301      	movs	r3, #1
 800f00a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f00e:	e1c0      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f010:	2304      	movs	r3, #4
 800f012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f016:	e1bc      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f018:	2308      	movs	r3, #8
 800f01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f01e:	e1b8      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f020:	2310      	movs	r3, #16
 800f022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f026:	e1b4      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f028:	2320      	movs	r3, #32
 800f02a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f02e:	e1b0      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f030:	2340      	movs	r3, #64	@ 0x40
 800f032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f036:	e1ac      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f038:	2380      	movs	r3, #128	@ 0x80
 800f03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f03e:	e1a8      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f040:	697b      	ldr	r3, [r7, #20]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	4a75      	ldr	r2, [pc, #468]	@ (800f21c <UART_SetConfig+0x638>)
 800f046:	4293      	cmp	r3, r2
 800f048:	d130      	bne.n	800f0ac <UART_SetConfig+0x4c8>
 800f04a:	4b73      	ldr	r3, [pc, #460]	@ (800f218 <UART_SetConfig+0x634>)
 800f04c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f04e:	f003 0307 	and.w	r3, r3, #7
 800f052:	2b05      	cmp	r3, #5
 800f054:	d826      	bhi.n	800f0a4 <UART_SetConfig+0x4c0>
 800f056:	a201      	add	r2, pc, #4	@ (adr r2, 800f05c <UART_SetConfig+0x478>)
 800f058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f05c:	0800f075 	.word	0x0800f075
 800f060:	0800f07d 	.word	0x0800f07d
 800f064:	0800f085 	.word	0x0800f085
 800f068:	0800f08d 	.word	0x0800f08d
 800f06c:	0800f095 	.word	0x0800f095
 800f070:	0800f09d 	.word	0x0800f09d
 800f074:	2300      	movs	r3, #0
 800f076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f07a:	e18a      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f07c:	2304      	movs	r3, #4
 800f07e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f082:	e186      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f084:	2308      	movs	r3, #8
 800f086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f08a:	e182      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f08c:	2310      	movs	r3, #16
 800f08e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f092:	e17e      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f094:	2320      	movs	r3, #32
 800f096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f09a:	e17a      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f09c:	2340      	movs	r3, #64	@ 0x40
 800f09e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0a2:	e176      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f0a4:	2380      	movs	r3, #128	@ 0x80
 800f0a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0aa:	e172      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f0ac:	697b      	ldr	r3, [r7, #20]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	4a5b      	ldr	r2, [pc, #364]	@ (800f220 <UART_SetConfig+0x63c>)
 800f0b2:	4293      	cmp	r3, r2
 800f0b4:	d130      	bne.n	800f118 <UART_SetConfig+0x534>
 800f0b6:	4b58      	ldr	r3, [pc, #352]	@ (800f218 <UART_SetConfig+0x634>)
 800f0b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0ba:	f003 0307 	and.w	r3, r3, #7
 800f0be:	2b05      	cmp	r3, #5
 800f0c0:	d826      	bhi.n	800f110 <UART_SetConfig+0x52c>
 800f0c2:	a201      	add	r2, pc, #4	@ (adr r2, 800f0c8 <UART_SetConfig+0x4e4>)
 800f0c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0c8:	0800f0e1 	.word	0x0800f0e1
 800f0cc:	0800f0e9 	.word	0x0800f0e9
 800f0d0:	0800f0f1 	.word	0x0800f0f1
 800f0d4:	0800f0f9 	.word	0x0800f0f9
 800f0d8:	0800f101 	.word	0x0800f101
 800f0dc:	0800f109 	.word	0x0800f109
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0e6:	e154      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f0e8:	2304      	movs	r3, #4
 800f0ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0ee:	e150      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f0f0:	2308      	movs	r3, #8
 800f0f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0f6:	e14c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f0f8:	2310      	movs	r3, #16
 800f0fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0fe:	e148      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f100:	2320      	movs	r3, #32
 800f102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f106:	e144      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f108:	2340      	movs	r3, #64	@ 0x40
 800f10a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f10e:	e140      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f110:	2380      	movs	r3, #128	@ 0x80
 800f112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f116:	e13c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	4a41      	ldr	r2, [pc, #260]	@ (800f224 <UART_SetConfig+0x640>)
 800f11e:	4293      	cmp	r3, r2
 800f120:	f040 8082 	bne.w	800f228 <UART_SetConfig+0x644>
 800f124:	4b3c      	ldr	r3, [pc, #240]	@ (800f218 <UART_SetConfig+0x634>)
 800f126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f128:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f12c:	2b28      	cmp	r3, #40	@ 0x28
 800f12e:	d86d      	bhi.n	800f20c <UART_SetConfig+0x628>
 800f130:	a201      	add	r2, pc, #4	@ (adr r2, 800f138 <UART_SetConfig+0x554>)
 800f132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f136:	bf00      	nop
 800f138:	0800f1dd 	.word	0x0800f1dd
 800f13c:	0800f20d 	.word	0x0800f20d
 800f140:	0800f20d 	.word	0x0800f20d
 800f144:	0800f20d 	.word	0x0800f20d
 800f148:	0800f20d 	.word	0x0800f20d
 800f14c:	0800f20d 	.word	0x0800f20d
 800f150:	0800f20d 	.word	0x0800f20d
 800f154:	0800f20d 	.word	0x0800f20d
 800f158:	0800f1e5 	.word	0x0800f1e5
 800f15c:	0800f20d 	.word	0x0800f20d
 800f160:	0800f20d 	.word	0x0800f20d
 800f164:	0800f20d 	.word	0x0800f20d
 800f168:	0800f20d 	.word	0x0800f20d
 800f16c:	0800f20d 	.word	0x0800f20d
 800f170:	0800f20d 	.word	0x0800f20d
 800f174:	0800f20d 	.word	0x0800f20d
 800f178:	0800f1ed 	.word	0x0800f1ed
 800f17c:	0800f20d 	.word	0x0800f20d
 800f180:	0800f20d 	.word	0x0800f20d
 800f184:	0800f20d 	.word	0x0800f20d
 800f188:	0800f20d 	.word	0x0800f20d
 800f18c:	0800f20d 	.word	0x0800f20d
 800f190:	0800f20d 	.word	0x0800f20d
 800f194:	0800f20d 	.word	0x0800f20d
 800f198:	0800f1f5 	.word	0x0800f1f5
 800f19c:	0800f20d 	.word	0x0800f20d
 800f1a0:	0800f20d 	.word	0x0800f20d
 800f1a4:	0800f20d 	.word	0x0800f20d
 800f1a8:	0800f20d 	.word	0x0800f20d
 800f1ac:	0800f20d 	.word	0x0800f20d
 800f1b0:	0800f20d 	.word	0x0800f20d
 800f1b4:	0800f20d 	.word	0x0800f20d
 800f1b8:	0800f1fd 	.word	0x0800f1fd
 800f1bc:	0800f20d 	.word	0x0800f20d
 800f1c0:	0800f20d 	.word	0x0800f20d
 800f1c4:	0800f20d 	.word	0x0800f20d
 800f1c8:	0800f20d 	.word	0x0800f20d
 800f1cc:	0800f20d 	.word	0x0800f20d
 800f1d0:	0800f20d 	.word	0x0800f20d
 800f1d4:	0800f20d 	.word	0x0800f20d
 800f1d8:	0800f205 	.word	0x0800f205
 800f1dc:	2301      	movs	r3, #1
 800f1de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1e2:	e0d6      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f1e4:	2304      	movs	r3, #4
 800f1e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1ea:	e0d2      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f1ec:	2308      	movs	r3, #8
 800f1ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1f2:	e0ce      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f1f4:	2310      	movs	r3, #16
 800f1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f1fa:	e0ca      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f1fc:	2320      	movs	r3, #32
 800f1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f202:	e0c6      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f204:	2340      	movs	r3, #64	@ 0x40
 800f206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f20a:	e0c2      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f20c:	2380      	movs	r3, #128	@ 0x80
 800f20e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f212:	e0be      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f214:	40011400 	.word	0x40011400
 800f218:	58024400 	.word	0x58024400
 800f21c:	40007800 	.word	0x40007800
 800f220:	40007c00 	.word	0x40007c00
 800f224:	40011800 	.word	0x40011800
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	4aad      	ldr	r2, [pc, #692]	@ (800f4e4 <UART_SetConfig+0x900>)
 800f22e:	4293      	cmp	r3, r2
 800f230:	d176      	bne.n	800f320 <UART_SetConfig+0x73c>
 800f232:	4bad      	ldr	r3, [pc, #692]	@ (800f4e8 <UART_SetConfig+0x904>)
 800f234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f236:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f23a:	2b28      	cmp	r3, #40	@ 0x28
 800f23c:	d86c      	bhi.n	800f318 <UART_SetConfig+0x734>
 800f23e:	a201      	add	r2, pc, #4	@ (adr r2, 800f244 <UART_SetConfig+0x660>)
 800f240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f244:	0800f2e9 	.word	0x0800f2e9
 800f248:	0800f319 	.word	0x0800f319
 800f24c:	0800f319 	.word	0x0800f319
 800f250:	0800f319 	.word	0x0800f319
 800f254:	0800f319 	.word	0x0800f319
 800f258:	0800f319 	.word	0x0800f319
 800f25c:	0800f319 	.word	0x0800f319
 800f260:	0800f319 	.word	0x0800f319
 800f264:	0800f2f1 	.word	0x0800f2f1
 800f268:	0800f319 	.word	0x0800f319
 800f26c:	0800f319 	.word	0x0800f319
 800f270:	0800f319 	.word	0x0800f319
 800f274:	0800f319 	.word	0x0800f319
 800f278:	0800f319 	.word	0x0800f319
 800f27c:	0800f319 	.word	0x0800f319
 800f280:	0800f319 	.word	0x0800f319
 800f284:	0800f2f9 	.word	0x0800f2f9
 800f288:	0800f319 	.word	0x0800f319
 800f28c:	0800f319 	.word	0x0800f319
 800f290:	0800f319 	.word	0x0800f319
 800f294:	0800f319 	.word	0x0800f319
 800f298:	0800f319 	.word	0x0800f319
 800f29c:	0800f319 	.word	0x0800f319
 800f2a0:	0800f319 	.word	0x0800f319
 800f2a4:	0800f301 	.word	0x0800f301
 800f2a8:	0800f319 	.word	0x0800f319
 800f2ac:	0800f319 	.word	0x0800f319
 800f2b0:	0800f319 	.word	0x0800f319
 800f2b4:	0800f319 	.word	0x0800f319
 800f2b8:	0800f319 	.word	0x0800f319
 800f2bc:	0800f319 	.word	0x0800f319
 800f2c0:	0800f319 	.word	0x0800f319
 800f2c4:	0800f309 	.word	0x0800f309
 800f2c8:	0800f319 	.word	0x0800f319
 800f2cc:	0800f319 	.word	0x0800f319
 800f2d0:	0800f319 	.word	0x0800f319
 800f2d4:	0800f319 	.word	0x0800f319
 800f2d8:	0800f319 	.word	0x0800f319
 800f2dc:	0800f319 	.word	0x0800f319
 800f2e0:	0800f319 	.word	0x0800f319
 800f2e4:	0800f311 	.word	0x0800f311
 800f2e8:	2301      	movs	r3, #1
 800f2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2ee:	e050      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f2f0:	2304      	movs	r3, #4
 800f2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2f6:	e04c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f2f8:	2308      	movs	r3, #8
 800f2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2fe:	e048      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f300:	2310      	movs	r3, #16
 800f302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f306:	e044      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f308:	2320      	movs	r3, #32
 800f30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f30e:	e040      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f310:	2340      	movs	r3, #64	@ 0x40
 800f312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f316:	e03c      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f318:	2380      	movs	r3, #128	@ 0x80
 800f31a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f31e:	e038      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f320:	697b      	ldr	r3, [r7, #20]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	4a71      	ldr	r2, [pc, #452]	@ (800f4ec <UART_SetConfig+0x908>)
 800f326:	4293      	cmp	r3, r2
 800f328:	d130      	bne.n	800f38c <UART_SetConfig+0x7a8>
 800f32a:	4b6f      	ldr	r3, [pc, #444]	@ (800f4e8 <UART_SetConfig+0x904>)
 800f32c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f32e:	f003 0307 	and.w	r3, r3, #7
 800f332:	2b05      	cmp	r3, #5
 800f334:	d826      	bhi.n	800f384 <UART_SetConfig+0x7a0>
 800f336:	a201      	add	r2, pc, #4	@ (adr r2, 800f33c <UART_SetConfig+0x758>)
 800f338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f33c:	0800f355 	.word	0x0800f355
 800f340:	0800f35d 	.word	0x0800f35d
 800f344:	0800f365 	.word	0x0800f365
 800f348:	0800f36d 	.word	0x0800f36d
 800f34c:	0800f375 	.word	0x0800f375
 800f350:	0800f37d 	.word	0x0800f37d
 800f354:	2302      	movs	r3, #2
 800f356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f35a:	e01a      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f35c:	2304      	movs	r3, #4
 800f35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f362:	e016      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f364:	2308      	movs	r3, #8
 800f366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f36a:	e012      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f36c:	2310      	movs	r3, #16
 800f36e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f372:	e00e      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f374:	2320      	movs	r3, #32
 800f376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f37a:	e00a      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f37c:	2340      	movs	r3, #64	@ 0x40
 800f37e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f382:	e006      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f384:	2380      	movs	r3, #128	@ 0x80
 800f386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f38a:	e002      	b.n	800f392 <UART_SetConfig+0x7ae>
 800f38c:	2380      	movs	r3, #128	@ 0x80
 800f38e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f392:	697b      	ldr	r3, [r7, #20]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	4a55      	ldr	r2, [pc, #340]	@ (800f4ec <UART_SetConfig+0x908>)
 800f398:	4293      	cmp	r3, r2
 800f39a:	f040 80f8 	bne.w	800f58e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f39e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f3a2:	2b20      	cmp	r3, #32
 800f3a4:	dc46      	bgt.n	800f434 <UART_SetConfig+0x850>
 800f3a6:	2b02      	cmp	r3, #2
 800f3a8:	db75      	blt.n	800f496 <UART_SetConfig+0x8b2>
 800f3aa:	3b02      	subs	r3, #2
 800f3ac:	2b1e      	cmp	r3, #30
 800f3ae:	d872      	bhi.n	800f496 <UART_SetConfig+0x8b2>
 800f3b0:	a201      	add	r2, pc, #4	@ (adr r2, 800f3b8 <UART_SetConfig+0x7d4>)
 800f3b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3b6:	bf00      	nop
 800f3b8:	0800f43b 	.word	0x0800f43b
 800f3bc:	0800f497 	.word	0x0800f497
 800f3c0:	0800f443 	.word	0x0800f443
 800f3c4:	0800f497 	.word	0x0800f497
 800f3c8:	0800f497 	.word	0x0800f497
 800f3cc:	0800f497 	.word	0x0800f497
 800f3d0:	0800f453 	.word	0x0800f453
 800f3d4:	0800f497 	.word	0x0800f497
 800f3d8:	0800f497 	.word	0x0800f497
 800f3dc:	0800f497 	.word	0x0800f497
 800f3e0:	0800f497 	.word	0x0800f497
 800f3e4:	0800f497 	.word	0x0800f497
 800f3e8:	0800f497 	.word	0x0800f497
 800f3ec:	0800f497 	.word	0x0800f497
 800f3f0:	0800f463 	.word	0x0800f463
 800f3f4:	0800f497 	.word	0x0800f497
 800f3f8:	0800f497 	.word	0x0800f497
 800f3fc:	0800f497 	.word	0x0800f497
 800f400:	0800f497 	.word	0x0800f497
 800f404:	0800f497 	.word	0x0800f497
 800f408:	0800f497 	.word	0x0800f497
 800f40c:	0800f497 	.word	0x0800f497
 800f410:	0800f497 	.word	0x0800f497
 800f414:	0800f497 	.word	0x0800f497
 800f418:	0800f497 	.word	0x0800f497
 800f41c:	0800f497 	.word	0x0800f497
 800f420:	0800f497 	.word	0x0800f497
 800f424:	0800f497 	.word	0x0800f497
 800f428:	0800f497 	.word	0x0800f497
 800f42c:	0800f497 	.word	0x0800f497
 800f430:	0800f489 	.word	0x0800f489
 800f434:	2b40      	cmp	r3, #64	@ 0x40
 800f436:	d02a      	beq.n	800f48e <UART_SetConfig+0x8aa>
 800f438:	e02d      	b.n	800f496 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f43a:	f7fb ff37 	bl	800b2ac <HAL_RCCEx_GetD3PCLK1Freq>
 800f43e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f440:	e02f      	b.n	800f4a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f446:	4618      	mov	r0, r3
 800f448:	f7fb ff46 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f44e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f450:	e027      	b.n	800f4a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f452:	f107 0318 	add.w	r3, r7, #24
 800f456:	4618      	mov	r0, r3
 800f458:	f7fc f892 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f45c:	69fb      	ldr	r3, [r7, #28]
 800f45e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f460:	e01f      	b.n	800f4a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f462:	4b21      	ldr	r3, [pc, #132]	@ (800f4e8 <UART_SetConfig+0x904>)
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f003 0320 	and.w	r3, r3, #32
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d009      	beq.n	800f482 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f46e:	4b1e      	ldr	r3, [pc, #120]	@ (800f4e8 <UART_SetConfig+0x904>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	08db      	lsrs	r3, r3, #3
 800f474:	f003 0303 	and.w	r3, r3, #3
 800f478:	4a1d      	ldr	r2, [pc, #116]	@ (800f4f0 <UART_SetConfig+0x90c>)
 800f47a:	fa22 f303 	lsr.w	r3, r2, r3
 800f47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f480:	e00f      	b.n	800f4a2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f482:	4b1b      	ldr	r3, [pc, #108]	@ (800f4f0 <UART_SetConfig+0x90c>)
 800f484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f486:	e00c      	b.n	800f4a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f488:	4b1a      	ldr	r3, [pc, #104]	@ (800f4f4 <UART_SetConfig+0x910>)
 800f48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f48c:	e009      	b.n	800f4a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f48e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f494:	e005      	b.n	800f4a2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f496:	2300      	movs	r3, #0
 800f498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f49a:	2301      	movs	r3, #1
 800f49c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f4a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	f000 81ee 	beq.w	800f886 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f4aa:	697b      	ldr	r3, [r7, #20]
 800f4ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4ae:	4a12      	ldr	r2, [pc, #72]	@ (800f4f8 <UART_SetConfig+0x914>)
 800f4b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f4b4:	461a      	mov	r2, r3
 800f4b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f4bc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	685a      	ldr	r2, [r3, #4]
 800f4c2:	4613      	mov	r3, r2
 800f4c4:	005b      	lsls	r3, r3, #1
 800f4c6:	4413      	add	r3, r2
 800f4c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4ca:	429a      	cmp	r2, r3
 800f4cc:	d305      	bcc.n	800f4da <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f4ce:	697b      	ldr	r3, [r7, #20]
 800f4d0:	685b      	ldr	r3, [r3, #4]
 800f4d2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f4d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d910      	bls.n	800f4fc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800f4da:	2301      	movs	r3, #1
 800f4dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f4e0:	e1d1      	b.n	800f886 <UART_SetConfig+0xca2>
 800f4e2:	bf00      	nop
 800f4e4:	40011c00 	.word	0x40011c00
 800f4e8:	58024400 	.word	0x58024400
 800f4ec:	58000c00 	.word	0x58000c00
 800f4f0:	03d09000 	.word	0x03d09000
 800f4f4:	003d0900 	.word	0x003d0900
 800f4f8:	08012a28 	.word	0x08012a28
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f4fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4fe:	2200      	movs	r2, #0
 800f500:	60bb      	str	r3, [r7, #8]
 800f502:	60fa      	str	r2, [r7, #12]
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f508:	4ac0      	ldr	r2, [pc, #768]	@ (800f80c <UART_SetConfig+0xc28>)
 800f50a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f50e:	b29b      	uxth	r3, r3
 800f510:	2200      	movs	r2, #0
 800f512:	603b      	str	r3, [r7, #0]
 800f514:	607a      	str	r2, [r7, #4]
 800f516:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f51a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f51e:	f7f0 ff4f 	bl	80003c0 <__aeabi_uldivmod>
 800f522:	4602      	mov	r2, r0
 800f524:	460b      	mov	r3, r1
 800f526:	4610      	mov	r0, r2
 800f528:	4619      	mov	r1, r3
 800f52a:	f04f 0200 	mov.w	r2, #0
 800f52e:	f04f 0300 	mov.w	r3, #0
 800f532:	020b      	lsls	r3, r1, #8
 800f534:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f538:	0202      	lsls	r2, r0, #8
 800f53a:	6979      	ldr	r1, [r7, #20]
 800f53c:	6849      	ldr	r1, [r1, #4]
 800f53e:	0849      	lsrs	r1, r1, #1
 800f540:	2000      	movs	r0, #0
 800f542:	460c      	mov	r4, r1
 800f544:	4605      	mov	r5, r0
 800f546:	eb12 0804 	adds.w	r8, r2, r4
 800f54a:	eb43 0905 	adc.w	r9, r3, r5
 800f54e:	697b      	ldr	r3, [r7, #20]
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	2200      	movs	r2, #0
 800f554:	469a      	mov	sl, r3
 800f556:	4693      	mov	fp, r2
 800f558:	4652      	mov	r2, sl
 800f55a:	465b      	mov	r3, fp
 800f55c:	4640      	mov	r0, r8
 800f55e:	4649      	mov	r1, r9
 800f560:	f7f0 ff2e 	bl	80003c0 <__aeabi_uldivmod>
 800f564:	4602      	mov	r2, r0
 800f566:	460b      	mov	r3, r1
 800f568:	4613      	mov	r3, r2
 800f56a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f56e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f572:	d308      	bcc.n	800f586 <UART_SetConfig+0x9a2>
 800f574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f57a:	d204      	bcs.n	800f586 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800f57c:	697b      	ldr	r3, [r7, #20]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f582:	60da      	str	r2, [r3, #12]
 800f584:	e17f      	b.n	800f886 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800f586:	2301      	movs	r3, #1
 800f588:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f58c:	e17b      	b.n	800f886 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f58e:	697b      	ldr	r3, [r7, #20]
 800f590:	69db      	ldr	r3, [r3, #28]
 800f592:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f596:	f040 80bd 	bne.w	800f714 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800f59a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f59e:	2b20      	cmp	r3, #32
 800f5a0:	dc48      	bgt.n	800f634 <UART_SetConfig+0xa50>
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	db7b      	blt.n	800f69e <UART_SetConfig+0xaba>
 800f5a6:	2b20      	cmp	r3, #32
 800f5a8:	d879      	bhi.n	800f69e <UART_SetConfig+0xaba>
 800f5aa:	a201      	add	r2, pc, #4	@ (adr r2, 800f5b0 <UART_SetConfig+0x9cc>)
 800f5ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5b0:	0800f63b 	.word	0x0800f63b
 800f5b4:	0800f643 	.word	0x0800f643
 800f5b8:	0800f69f 	.word	0x0800f69f
 800f5bc:	0800f69f 	.word	0x0800f69f
 800f5c0:	0800f64b 	.word	0x0800f64b
 800f5c4:	0800f69f 	.word	0x0800f69f
 800f5c8:	0800f69f 	.word	0x0800f69f
 800f5cc:	0800f69f 	.word	0x0800f69f
 800f5d0:	0800f65b 	.word	0x0800f65b
 800f5d4:	0800f69f 	.word	0x0800f69f
 800f5d8:	0800f69f 	.word	0x0800f69f
 800f5dc:	0800f69f 	.word	0x0800f69f
 800f5e0:	0800f69f 	.word	0x0800f69f
 800f5e4:	0800f69f 	.word	0x0800f69f
 800f5e8:	0800f69f 	.word	0x0800f69f
 800f5ec:	0800f69f 	.word	0x0800f69f
 800f5f0:	0800f66b 	.word	0x0800f66b
 800f5f4:	0800f69f 	.word	0x0800f69f
 800f5f8:	0800f69f 	.word	0x0800f69f
 800f5fc:	0800f69f 	.word	0x0800f69f
 800f600:	0800f69f 	.word	0x0800f69f
 800f604:	0800f69f 	.word	0x0800f69f
 800f608:	0800f69f 	.word	0x0800f69f
 800f60c:	0800f69f 	.word	0x0800f69f
 800f610:	0800f69f 	.word	0x0800f69f
 800f614:	0800f69f 	.word	0x0800f69f
 800f618:	0800f69f 	.word	0x0800f69f
 800f61c:	0800f69f 	.word	0x0800f69f
 800f620:	0800f69f 	.word	0x0800f69f
 800f624:	0800f69f 	.word	0x0800f69f
 800f628:	0800f69f 	.word	0x0800f69f
 800f62c:	0800f69f 	.word	0x0800f69f
 800f630:	0800f691 	.word	0x0800f691
 800f634:	2b40      	cmp	r3, #64	@ 0x40
 800f636:	d02e      	beq.n	800f696 <UART_SetConfig+0xab2>
 800f638:	e031      	b.n	800f69e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f63a:	f7f9 ff99 	bl	8009570 <HAL_RCC_GetPCLK1Freq>
 800f63e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f640:	e033      	b.n	800f6aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f642:	f7f9 ffab 	bl	800959c <HAL_RCC_GetPCLK2Freq>
 800f646:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f648:	e02f      	b.n	800f6aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f64a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f64e:	4618      	mov	r0, r3
 800f650:	f7fb fe42 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f658:	e027      	b.n	800f6aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f65a:	f107 0318 	add.w	r3, r7, #24
 800f65e:	4618      	mov	r0, r3
 800f660:	f7fb ff8e 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f664:	69fb      	ldr	r3, [r7, #28]
 800f666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f668:	e01f      	b.n	800f6aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f66a:	4b69      	ldr	r3, [pc, #420]	@ (800f810 <UART_SetConfig+0xc2c>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	f003 0320 	and.w	r3, r3, #32
 800f672:	2b00      	cmp	r3, #0
 800f674:	d009      	beq.n	800f68a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f676:	4b66      	ldr	r3, [pc, #408]	@ (800f810 <UART_SetConfig+0xc2c>)
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	08db      	lsrs	r3, r3, #3
 800f67c:	f003 0303 	and.w	r3, r3, #3
 800f680:	4a64      	ldr	r2, [pc, #400]	@ (800f814 <UART_SetConfig+0xc30>)
 800f682:	fa22 f303 	lsr.w	r3, r2, r3
 800f686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f688:	e00f      	b.n	800f6aa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800f68a:	4b62      	ldr	r3, [pc, #392]	@ (800f814 <UART_SetConfig+0xc30>)
 800f68c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f68e:	e00c      	b.n	800f6aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f690:	4b61      	ldr	r3, [pc, #388]	@ (800f818 <UART_SetConfig+0xc34>)
 800f692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f694:	e009      	b.n	800f6aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f696:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f69a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f69c:	e005      	b.n	800f6aa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800f69e:	2300      	movs	r3, #0
 800f6a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f6a2:	2301      	movs	r3, #1
 800f6a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f6a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f6aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	f000 80ea 	beq.w	800f886 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f6b2:	697b      	ldr	r3, [r7, #20]
 800f6b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6b6:	4a55      	ldr	r2, [pc, #340]	@ (800f80c <UART_SetConfig+0xc28>)
 800f6b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f6bc:	461a      	mov	r2, r3
 800f6be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f6c4:	005a      	lsls	r2, r3, #1
 800f6c6:	697b      	ldr	r3, [r7, #20]
 800f6c8:	685b      	ldr	r3, [r3, #4]
 800f6ca:	085b      	lsrs	r3, r3, #1
 800f6cc:	441a      	add	r2, r3
 800f6ce:	697b      	ldr	r3, [r7, #20]
 800f6d0:	685b      	ldr	r3, [r3, #4]
 800f6d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6da:	2b0f      	cmp	r3, #15
 800f6dc:	d916      	bls.n	800f70c <UART_SetConfig+0xb28>
 800f6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f6e4:	d212      	bcs.n	800f70c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6e8:	b29b      	uxth	r3, r3
 800f6ea:	f023 030f 	bic.w	r3, r3, #15
 800f6ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f6f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f2:	085b      	lsrs	r3, r3, #1
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	f003 0307 	and.w	r3, r3, #7
 800f6fa:	b29a      	uxth	r2, r3
 800f6fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f6fe:	4313      	orrs	r3, r2
 800f700:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f702:	697b      	ldr	r3, [r7, #20]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f708:	60da      	str	r2, [r3, #12]
 800f70a:	e0bc      	b.n	800f886 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f70c:	2301      	movs	r3, #1
 800f70e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f712:	e0b8      	b.n	800f886 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f714:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f718:	2b20      	cmp	r3, #32
 800f71a:	dc4b      	bgt.n	800f7b4 <UART_SetConfig+0xbd0>
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	f2c0 8087 	blt.w	800f830 <UART_SetConfig+0xc4c>
 800f722:	2b20      	cmp	r3, #32
 800f724:	f200 8084 	bhi.w	800f830 <UART_SetConfig+0xc4c>
 800f728:	a201      	add	r2, pc, #4	@ (adr r2, 800f730 <UART_SetConfig+0xb4c>)
 800f72a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f72e:	bf00      	nop
 800f730:	0800f7bb 	.word	0x0800f7bb
 800f734:	0800f7c3 	.word	0x0800f7c3
 800f738:	0800f831 	.word	0x0800f831
 800f73c:	0800f831 	.word	0x0800f831
 800f740:	0800f7cb 	.word	0x0800f7cb
 800f744:	0800f831 	.word	0x0800f831
 800f748:	0800f831 	.word	0x0800f831
 800f74c:	0800f831 	.word	0x0800f831
 800f750:	0800f7db 	.word	0x0800f7db
 800f754:	0800f831 	.word	0x0800f831
 800f758:	0800f831 	.word	0x0800f831
 800f75c:	0800f831 	.word	0x0800f831
 800f760:	0800f831 	.word	0x0800f831
 800f764:	0800f831 	.word	0x0800f831
 800f768:	0800f831 	.word	0x0800f831
 800f76c:	0800f831 	.word	0x0800f831
 800f770:	0800f7eb 	.word	0x0800f7eb
 800f774:	0800f831 	.word	0x0800f831
 800f778:	0800f831 	.word	0x0800f831
 800f77c:	0800f831 	.word	0x0800f831
 800f780:	0800f831 	.word	0x0800f831
 800f784:	0800f831 	.word	0x0800f831
 800f788:	0800f831 	.word	0x0800f831
 800f78c:	0800f831 	.word	0x0800f831
 800f790:	0800f831 	.word	0x0800f831
 800f794:	0800f831 	.word	0x0800f831
 800f798:	0800f831 	.word	0x0800f831
 800f79c:	0800f831 	.word	0x0800f831
 800f7a0:	0800f831 	.word	0x0800f831
 800f7a4:	0800f831 	.word	0x0800f831
 800f7a8:	0800f831 	.word	0x0800f831
 800f7ac:	0800f831 	.word	0x0800f831
 800f7b0:	0800f823 	.word	0x0800f823
 800f7b4:	2b40      	cmp	r3, #64	@ 0x40
 800f7b6:	d037      	beq.n	800f828 <UART_SetConfig+0xc44>
 800f7b8:	e03a      	b.n	800f830 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f7ba:	f7f9 fed9 	bl	8009570 <HAL_RCC_GetPCLK1Freq>
 800f7be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f7c0:	e03c      	b.n	800f83c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f7c2:	f7f9 feeb 	bl	800959c <HAL_RCC_GetPCLK2Freq>
 800f7c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f7c8:	e038      	b.n	800f83c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f7ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	f7fb fd82 	bl	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f7d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7d8:	e030      	b.n	800f83c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f7da:	f107 0318 	add.w	r3, r7, #24
 800f7de:	4618      	mov	r0, r3
 800f7e0:	f7fb fece 	bl	800b580 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f7e4:	69fb      	ldr	r3, [r7, #28]
 800f7e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7e8:	e028      	b.n	800f83c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f7ea:	4b09      	ldr	r3, [pc, #36]	@ (800f810 <UART_SetConfig+0xc2c>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	f003 0320 	and.w	r3, r3, #32
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d012      	beq.n	800f81c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f7f6:	4b06      	ldr	r3, [pc, #24]	@ (800f810 <UART_SetConfig+0xc2c>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	08db      	lsrs	r3, r3, #3
 800f7fc:	f003 0303 	and.w	r3, r3, #3
 800f800:	4a04      	ldr	r2, [pc, #16]	@ (800f814 <UART_SetConfig+0xc30>)
 800f802:	fa22 f303 	lsr.w	r3, r2, r3
 800f806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f808:	e018      	b.n	800f83c <UART_SetConfig+0xc58>
 800f80a:	bf00      	nop
 800f80c:	08012a28 	.word	0x08012a28
 800f810:	58024400 	.word	0x58024400
 800f814:	03d09000 	.word	0x03d09000
 800f818:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800f81c:	4b24      	ldr	r3, [pc, #144]	@ (800f8b0 <UART_SetConfig+0xccc>)
 800f81e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f820:	e00c      	b.n	800f83c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f822:	4b24      	ldr	r3, [pc, #144]	@ (800f8b4 <UART_SetConfig+0xcd0>)
 800f824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f826:	e009      	b.n	800f83c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f828:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f82e:	e005      	b.n	800f83c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800f830:	2300      	movs	r3, #0
 800f832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f834:	2301      	movs	r3, #1
 800f836:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f83a:	bf00      	nop
    }

    if (pclk != 0U)
 800f83c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d021      	beq.n	800f886 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f842:	697b      	ldr	r3, [r7, #20]
 800f844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f846:	4a1c      	ldr	r2, [pc, #112]	@ (800f8b8 <UART_SetConfig+0xcd4>)
 800f848:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f84c:	461a      	mov	r2, r3
 800f84e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f850:	fbb3 f2f2 	udiv	r2, r3, r2
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	685b      	ldr	r3, [r3, #4]
 800f858:	085b      	lsrs	r3, r3, #1
 800f85a:	441a      	add	r2, r3
 800f85c:	697b      	ldr	r3, [r7, #20]
 800f85e:	685b      	ldr	r3, [r3, #4]
 800f860:	fbb2 f3f3 	udiv	r3, r2, r3
 800f864:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f868:	2b0f      	cmp	r3, #15
 800f86a:	d909      	bls.n	800f880 <UART_SetConfig+0xc9c>
 800f86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f86e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f872:	d205      	bcs.n	800f880 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f876:	b29a      	uxth	r2, r3
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	60da      	str	r2, [r3, #12]
 800f87e:	e002      	b.n	800f886 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f880:	2301      	movs	r3, #1
 800f882:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	2201      	movs	r2, #1
 800f88a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f88e:	697b      	ldr	r3, [r7, #20]
 800f890:	2201      	movs	r2, #1
 800f892:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	2200      	movs	r2, #0
 800f89a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f89c:	697b      	ldr	r3, [r7, #20]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f8a2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	3748      	adds	r7, #72	@ 0x48
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f8b0:	03d09000 	.word	0x03d09000
 800f8b4:	003d0900 	.word	0x003d0900
 800f8b8:	08012a28 	.word	0x08012a28

0800f8bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f8bc:	b480      	push	{r7}
 800f8be:	b083      	sub	sp, #12
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8c8:	f003 0308 	and.w	r3, r3, #8
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d00a      	beq.n	800f8e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	685b      	ldr	r3, [r3, #4]
 800f8d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	430a      	orrs	r2, r1
 800f8e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8ea:	f003 0301 	and.w	r3, r3, #1
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d00a      	beq.n	800f908 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	685b      	ldr	r3, [r3, #4]
 800f8f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	430a      	orrs	r2, r1
 800f906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f90c:	f003 0302 	and.w	r3, r3, #2
 800f910:	2b00      	cmp	r3, #0
 800f912:	d00a      	beq.n	800f92a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	685b      	ldr	r3, [r3, #4]
 800f91a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	430a      	orrs	r2, r1
 800f928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f92e:	f003 0304 	and.w	r3, r3, #4
 800f932:	2b00      	cmp	r3, #0
 800f934:	d00a      	beq.n	800f94c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	685b      	ldr	r3, [r3, #4]
 800f93c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	430a      	orrs	r2, r1
 800f94a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f950:	f003 0310 	and.w	r3, r3, #16
 800f954:	2b00      	cmp	r3, #0
 800f956:	d00a      	beq.n	800f96e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	689b      	ldr	r3, [r3, #8]
 800f95e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	430a      	orrs	r2, r1
 800f96c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f972:	f003 0320 	and.w	r3, r3, #32
 800f976:	2b00      	cmp	r3, #0
 800f978:	d00a      	beq.n	800f990 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	689b      	ldr	r3, [r3, #8]
 800f980:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	430a      	orrs	r2, r1
 800f98e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d01a      	beq.n	800f9d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	430a      	orrs	r2, r1
 800f9b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f9ba:	d10a      	bne.n	800f9d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	685b      	ldr	r3, [r3, #4]
 800f9c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	430a      	orrs	r2, r1
 800f9d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d00a      	beq.n	800f9f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	685b      	ldr	r3, [r3, #4]
 800f9e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	430a      	orrs	r2, r1
 800f9f2:	605a      	str	r2, [r3, #4]
  }
}
 800f9f4:	bf00      	nop
 800f9f6:	370c      	adds	r7, #12
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr

0800fa00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b098      	sub	sp, #96	@ 0x60
 800fa04:	af02      	add	r7, sp, #8
 800fa06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fa10:	f7f2 ffa2 	bl	8002958 <HAL_GetTick>
 800fa14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	f003 0308 	and.w	r3, r3, #8
 800fa20:	2b08      	cmp	r3, #8
 800fa22:	d12f      	bne.n	800fa84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fa24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fa28:	9300      	str	r3, [sp, #0]
 800fa2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fa32:	6878      	ldr	r0, [r7, #4]
 800fa34:	f000 f88e 	bl	800fb54 <UART_WaitOnFlagUntilTimeout>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d022      	beq.n	800fa84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa46:	e853 3f00 	ldrex	r3, [r3]
 800fa4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fa4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fa52:	653b      	str	r3, [r7, #80]	@ 0x50
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	461a      	mov	r2, r3
 800fa5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800fa5e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fa62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa64:	e841 2300 	strex	r3, r2, [r1]
 800fa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fa6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d1e6      	bne.n	800fa3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2220      	movs	r2, #32
 800fa74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fa80:	2303      	movs	r3, #3
 800fa82:	e063      	b.n	800fb4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	f003 0304 	and.w	r3, r3, #4
 800fa8e:	2b04      	cmp	r3, #4
 800fa90:	d149      	bne.n	800fb26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fa92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fa96:	9300      	str	r3, [sp, #0]
 800fa98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fa9a:	2200      	movs	r2, #0
 800fa9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800faa0:	6878      	ldr	r0, [r7, #4]
 800faa2:	f000 f857 	bl	800fb54 <UART_WaitOnFlagUntilTimeout>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d03c      	beq.n	800fb26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fab4:	e853 3f00 	ldrex	r3, [r3]
 800fab8:	623b      	str	r3, [r7, #32]
   return(result);
 800faba:	6a3b      	ldr	r3, [r7, #32]
 800fabc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	461a      	mov	r2, r3
 800fac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faca:	633b      	str	r3, [r7, #48]	@ 0x30
 800facc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800face:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fad0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fad2:	e841 2300 	strex	r3, r2, [r1]
 800fad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d1e6      	bne.n	800faac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	3308      	adds	r3, #8
 800fae4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fae6:	693b      	ldr	r3, [r7, #16]
 800fae8:	e853 3f00 	ldrex	r3, [r3]
 800faec:	60fb      	str	r3, [r7, #12]
   return(result);
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	f023 0301 	bic.w	r3, r3, #1
 800faf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	3308      	adds	r3, #8
 800fafc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fafe:	61fa      	str	r2, [r7, #28]
 800fb00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb02:	69b9      	ldr	r1, [r7, #24]
 800fb04:	69fa      	ldr	r2, [r7, #28]
 800fb06:	e841 2300 	strex	r3, r2, [r1]
 800fb0a:	617b      	str	r3, [r7, #20]
   return(result);
 800fb0c:	697b      	ldr	r3, [r7, #20]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1e5      	bne.n	800fade <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2220      	movs	r2, #32
 800fb16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fb22:	2303      	movs	r3, #3
 800fb24:	e012      	b.n	800fb4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	2220      	movs	r2, #32
 800fb2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	2220      	movs	r2, #32
 800fb32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2200      	movs	r2, #0
 800fb3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	2200      	movs	r2, #0
 800fb40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	2200      	movs	r2, #0
 800fb46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fb4a:	2300      	movs	r3, #0
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	3758      	adds	r7, #88	@ 0x58
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}

0800fb54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b084      	sub	sp, #16
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	60f8      	str	r0, [r7, #12]
 800fb5c:	60b9      	str	r1, [r7, #8]
 800fb5e:	603b      	str	r3, [r7, #0]
 800fb60:	4613      	mov	r3, r2
 800fb62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb64:	e04f      	b.n	800fc06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fb66:	69bb      	ldr	r3, [r7, #24]
 800fb68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb6c:	d04b      	beq.n	800fc06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fb6e:	f7f2 fef3 	bl	8002958 <HAL_GetTick>
 800fb72:	4602      	mov	r2, r0
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	1ad3      	subs	r3, r2, r3
 800fb78:	69ba      	ldr	r2, [r7, #24]
 800fb7a:	429a      	cmp	r2, r3
 800fb7c:	d302      	bcc.n	800fb84 <UART_WaitOnFlagUntilTimeout+0x30>
 800fb7e:	69bb      	ldr	r3, [r7, #24]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d101      	bne.n	800fb88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fb84:	2303      	movs	r3, #3
 800fb86:	e04e      	b.n	800fc26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	f003 0304 	and.w	r3, r3, #4
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d037      	beq.n	800fc06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fb96:	68bb      	ldr	r3, [r7, #8]
 800fb98:	2b80      	cmp	r3, #128	@ 0x80
 800fb9a:	d034      	beq.n	800fc06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fb9c:	68bb      	ldr	r3, [r7, #8]
 800fb9e:	2b40      	cmp	r3, #64	@ 0x40
 800fba0:	d031      	beq.n	800fc06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	69db      	ldr	r3, [r3, #28]
 800fba8:	f003 0308 	and.w	r3, r3, #8
 800fbac:	2b08      	cmp	r3, #8
 800fbae:	d110      	bne.n	800fbd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	2208      	movs	r2, #8
 800fbb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fbb8:	68f8      	ldr	r0, [r7, #12]
 800fbba:	f000 f839 	bl	800fc30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	2208      	movs	r2, #8
 800fbc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	2200      	movs	r2, #0
 800fbca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fbce:	2301      	movs	r3, #1
 800fbd0:	e029      	b.n	800fc26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	69db      	ldr	r3, [r3, #28]
 800fbd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fbdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fbe0:	d111      	bne.n	800fc06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fbea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fbec:	68f8      	ldr	r0, [r7, #12]
 800fbee:	f000 f81f 	bl	800fc30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	2220      	movs	r2, #32
 800fbf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fc02:	2303      	movs	r3, #3
 800fc04:	e00f      	b.n	800fc26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	69da      	ldr	r2, [r3, #28]
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	4013      	ands	r3, r2
 800fc10:	68ba      	ldr	r2, [r7, #8]
 800fc12:	429a      	cmp	r2, r3
 800fc14:	bf0c      	ite	eq
 800fc16:	2301      	moveq	r3, #1
 800fc18:	2300      	movne	r3, #0
 800fc1a:	b2db      	uxtb	r3, r3
 800fc1c:	461a      	mov	r2, r3
 800fc1e:	79fb      	ldrb	r3, [r7, #7]
 800fc20:	429a      	cmp	r2, r3
 800fc22:	d0a0      	beq.n	800fb66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fc24:	2300      	movs	r3, #0
}
 800fc26:	4618      	mov	r0, r3
 800fc28:	3710      	adds	r7, #16
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd80      	pop	{r7, pc}
	...

0800fc30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fc30:	b480      	push	{r7}
 800fc32:	b095      	sub	sp, #84	@ 0x54
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc40:	e853 3f00 	ldrex	r3, [r3]
 800fc44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fc46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fc4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	461a      	mov	r2, r3
 800fc54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc56:	643b      	str	r3, [r7, #64]	@ 0x40
 800fc58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fc5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc5e:	e841 2300 	strex	r3, r2, [r1]
 800fc62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fc64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d1e6      	bne.n	800fc38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	3308      	adds	r3, #8
 800fc70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc72:	6a3b      	ldr	r3, [r7, #32]
 800fc74:	e853 3f00 	ldrex	r3, [r3]
 800fc78:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc7a:	69fa      	ldr	r2, [r7, #28]
 800fc7c:	4b1e      	ldr	r3, [pc, #120]	@ (800fcf8 <UART_EndRxTransfer+0xc8>)
 800fc7e:	4013      	ands	r3, r2
 800fc80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	3308      	adds	r3, #8
 800fc88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fc8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc92:	e841 2300 	strex	r3, r2, [r1]
 800fc96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d1e5      	bne.n	800fc6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fca2:	2b01      	cmp	r3, #1
 800fca4:	d118      	bne.n	800fcd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	e853 3f00 	ldrex	r3, [r3]
 800fcb2:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcb4:	68bb      	ldr	r3, [r7, #8]
 800fcb6:	f023 0310 	bic.w	r3, r3, #16
 800fcba:	647b      	str	r3, [r7, #68]	@ 0x44
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	461a      	mov	r2, r3
 800fcc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fcc4:	61bb      	str	r3, [r7, #24]
 800fcc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcc8:	6979      	ldr	r1, [r7, #20]
 800fcca:	69ba      	ldr	r2, [r7, #24]
 800fccc:	e841 2300 	strex	r3, r2, [r1]
 800fcd0:	613b      	str	r3, [r7, #16]
   return(result);
 800fcd2:	693b      	ldr	r3, [r7, #16]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d1e6      	bne.n	800fca6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2220      	movs	r2, #32
 800fcdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2200      	movs	r2, #0
 800fce4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	2200      	movs	r2, #0
 800fcea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fcec:	bf00      	nop
 800fcee:	3754      	adds	r7, #84	@ 0x54
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf6:	4770      	bx	lr
 800fcf8:	effffffe 	.word	0xeffffffe

0800fcfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fcfc:	b480      	push	{r7}
 800fcfe:	b085      	sub	sp, #20
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd0a:	2b01      	cmp	r3, #1
 800fd0c:	d101      	bne.n	800fd12 <HAL_UARTEx_DisableFifoMode+0x16>
 800fd0e:	2302      	movs	r3, #2
 800fd10:	e027      	b.n	800fd62 <HAL_UARTEx_DisableFifoMode+0x66>
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2201      	movs	r2, #1
 800fd16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	2224      	movs	r2, #36	@ 0x24
 800fd1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	681a      	ldr	r2, [r3, #0]
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	f022 0201 	bic.w	r2, r2, #1
 800fd38:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fd40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	2200      	movs	r2, #0
 800fd46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	68fa      	ldr	r2, [r7, #12]
 800fd4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	2220      	movs	r2, #32
 800fd54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd60:	2300      	movs	r3, #0
}
 800fd62:	4618      	mov	r0, r3
 800fd64:	3714      	adds	r7, #20
 800fd66:	46bd      	mov	sp, r7
 800fd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6c:	4770      	bx	lr

0800fd6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fd6e:	b580      	push	{r7, lr}
 800fd70:	b084      	sub	sp, #16
 800fd72:	af00      	add	r7, sp, #0
 800fd74:	6078      	str	r0, [r7, #4]
 800fd76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd7e:	2b01      	cmp	r3, #1
 800fd80:	d101      	bne.n	800fd86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fd82:	2302      	movs	r3, #2
 800fd84:	e02d      	b.n	800fde2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	2201      	movs	r2, #1
 800fd8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	2224      	movs	r2, #36	@ 0x24
 800fd92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	681a      	ldr	r2, [r3, #0]
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	f022 0201 	bic.w	r2, r2, #1
 800fdac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	689b      	ldr	r3, [r3, #8]
 800fdb4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	683a      	ldr	r2, [r7, #0]
 800fdbe:	430a      	orrs	r2, r1
 800fdc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fdc2:	6878      	ldr	r0, [r7, #4]
 800fdc4:	f000 f850 	bl	800fe68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	68fa      	ldr	r2, [r7, #12]
 800fdce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	2220      	movs	r2, #32
 800fdd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	2200      	movs	r2, #0
 800fddc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fde0:	2300      	movs	r3, #0
}
 800fde2:	4618      	mov	r0, r3
 800fde4:	3710      	adds	r7, #16
 800fde6:	46bd      	mov	sp, r7
 800fde8:	bd80      	pop	{r7, pc}

0800fdea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fdea:	b580      	push	{r7, lr}
 800fdec:	b084      	sub	sp, #16
 800fdee:	af00      	add	r7, sp, #0
 800fdf0:	6078      	str	r0, [r7, #4]
 800fdf2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fdfa:	2b01      	cmp	r3, #1
 800fdfc:	d101      	bne.n	800fe02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fdfe:	2302      	movs	r3, #2
 800fe00:	e02d      	b.n	800fe5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2201      	movs	r2, #1
 800fe06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2224      	movs	r2, #36	@ 0x24
 800fe0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	681a      	ldr	r2, [r3, #0]
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	f022 0201 	bic.w	r2, r2, #1
 800fe28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	689b      	ldr	r3, [r3, #8]
 800fe30:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	683a      	ldr	r2, [r7, #0]
 800fe3a:	430a      	orrs	r2, r1
 800fe3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	f000 f812 	bl	800fe68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	68fa      	ldr	r2, [r7, #12]
 800fe4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	2220      	movs	r2, #32
 800fe50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2200      	movs	r2, #0
 800fe58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fe5c:	2300      	movs	r3, #0
}
 800fe5e:	4618      	mov	r0, r3
 800fe60:	3710      	adds	r7, #16
 800fe62:	46bd      	mov	sp, r7
 800fe64:	bd80      	pop	{r7, pc}
	...

0800fe68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fe68:	b480      	push	{r7}
 800fe6a:	b085      	sub	sp, #20
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d108      	bne.n	800fe8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	2201      	movs	r2, #1
 800fe7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2201      	movs	r2, #1
 800fe84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fe88:	e031      	b.n	800feee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fe8a:	2310      	movs	r3, #16
 800fe8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fe8e:	2310      	movs	r3, #16
 800fe90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	689b      	ldr	r3, [r3, #8]
 800fe98:	0e5b      	lsrs	r3, r3, #25
 800fe9a:	b2db      	uxtb	r3, r3
 800fe9c:	f003 0307 	and.w	r3, r3, #7
 800fea0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	689b      	ldr	r3, [r3, #8]
 800fea8:	0f5b      	lsrs	r3, r3, #29
 800feaa:	b2db      	uxtb	r3, r3
 800feac:	f003 0307 	and.w	r3, r3, #7
 800feb0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800feb2:	7bbb      	ldrb	r3, [r7, #14]
 800feb4:	7b3a      	ldrb	r2, [r7, #12]
 800feb6:	4911      	ldr	r1, [pc, #68]	@ (800fefc <UARTEx_SetNbDataToProcess+0x94>)
 800feb8:	5c8a      	ldrb	r2, [r1, r2]
 800feba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800febe:	7b3a      	ldrb	r2, [r7, #12]
 800fec0:	490f      	ldr	r1, [pc, #60]	@ (800ff00 <UARTEx_SetNbDataToProcess+0x98>)
 800fec2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fec4:	fb93 f3f2 	sdiv	r3, r3, r2
 800fec8:	b29a      	uxth	r2, r3
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fed0:	7bfb      	ldrb	r3, [r7, #15]
 800fed2:	7b7a      	ldrb	r2, [r7, #13]
 800fed4:	4909      	ldr	r1, [pc, #36]	@ (800fefc <UARTEx_SetNbDataToProcess+0x94>)
 800fed6:	5c8a      	ldrb	r2, [r1, r2]
 800fed8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fedc:	7b7a      	ldrb	r2, [r7, #13]
 800fede:	4908      	ldr	r1, [pc, #32]	@ (800ff00 <UARTEx_SetNbDataToProcess+0x98>)
 800fee0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fee2:	fb93 f3f2 	sdiv	r3, r3, r2
 800fee6:	b29a      	uxth	r2, r3
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800feee:	bf00      	nop
 800fef0:	3714      	adds	r7, #20
 800fef2:	46bd      	mov	sp, r7
 800fef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef8:	4770      	bx	lr
 800fefa:	bf00      	nop
 800fefc:	08012a40 	.word	0x08012a40
 800ff00:	08012a48 	.word	0x08012a48

0800ff04 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ff04:	b084      	sub	sp, #16
 800ff06:	b480      	push	{r7}
 800ff08:	b085      	sub	sp, #20
 800ff0a:	af00      	add	r7, sp, #0
 800ff0c:	6078      	str	r0, [r7, #4]
 800ff0e:	f107 001c 	add.w	r0, r7, #28
 800ff12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ff16:	2300      	movs	r3, #0
 800ff18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800ff1a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800ff1c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800ff1e:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800ff20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800ff22:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800ff24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800ff26:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ff28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800ff2a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800ff2c:	68fa      	ldr	r2, [r7, #12]
 800ff2e:	4313      	orrs	r3, r2
 800ff30:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	685a      	ldr	r2, [r3, #4]
 800ff36:	4b07      	ldr	r3, [pc, #28]	@ (800ff54 <SDMMC_Init+0x50>)
 800ff38:	4013      	ands	r3, r2
 800ff3a:	68fa      	ldr	r2, [r7, #12]
 800ff3c:	431a      	orrs	r2, r3
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ff42:	2300      	movs	r3, #0
}
 800ff44:	4618      	mov	r0, r3
 800ff46:	3714      	adds	r7, #20
 800ff48:	46bd      	mov	sp, r7
 800ff4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4e:	b004      	add	sp, #16
 800ff50:	4770      	bx	lr
 800ff52:	bf00      	nop
 800ff54:	ffc02c00 	.word	0xffc02c00

0800ff58 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800ff58:	b480      	push	{r7}
 800ff5a:	b083      	sub	sp, #12
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800ff66:	4618      	mov	r0, r3
 800ff68:	370c      	adds	r7, #12
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff70:	4770      	bx	lr

0800ff72 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800ff72:	b480      	push	{r7}
 800ff74:	b083      	sub	sp, #12
 800ff76:	af00      	add	r7, sp, #0
 800ff78:	6078      	str	r0, [r7, #4]
 800ff7a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	681a      	ldr	r2, [r3, #0]
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800ff86:	2300      	movs	r3, #0
}
 800ff88:	4618      	mov	r0, r3
 800ff8a:	370c      	adds	r7, #12
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff92:	4770      	bx	lr

0800ff94 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800ff94:	b480      	push	{r7}
 800ff96:	b083      	sub	sp, #12
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	f043 0203 	orr.w	r2, r3, #3
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800ffa8:	2300      	movs	r3, #0
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	370c      	adds	r7, #12
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb4:	4770      	bx	lr

0800ffb6 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800ffb6:	b480      	push	{r7}
 800ffb8:	b083      	sub	sp, #12
 800ffba:	af00      	add	r7, sp, #0
 800ffbc:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	f003 0303 	and.w	r3, r3, #3
}
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	370c      	adds	r7, #12
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd0:	4770      	bx	lr
	...

0800ffd4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800ffd4:	b480      	push	{r7}
 800ffd6:	b085      	sub	sp, #20
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
 800ffdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ffde:	2300      	movs	r3, #0
 800ffe0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	681a      	ldr	r2, [r3, #0]
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800fff2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800fff8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800fffe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8010000:	68fa      	ldr	r2, [r7, #12]
 8010002:	4313      	orrs	r3, r2
 8010004:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	68da      	ldr	r2, [r3, #12]
 801000a:	4b06      	ldr	r3, [pc, #24]	@ (8010024 <SDMMC_SendCommand+0x50>)
 801000c:	4013      	ands	r3, r2
 801000e:	68fa      	ldr	r2, [r7, #12]
 8010010:	431a      	orrs	r2, r3
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010016:	2300      	movs	r3, #0
}
 8010018:	4618      	mov	r0, r3
 801001a:	3714      	adds	r7, #20
 801001c:	46bd      	mov	sp, r7
 801001e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010022:	4770      	bx	lr
 8010024:	fffee0c0 	.word	0xfffee0c0

08010028 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	691b      	ldr	r3, [r3, #16]
 8010034:	b2db      	uxtb	r3, r3
}
 8010036:	4618      	mov	r0, r3
 8010038:	370c      	adds	r7, #12
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr

08010042 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010042:	b480      	push	{r7}
 8010044:	b085      	sub	sp, #20
 8010046:	af00      	add	r7, sp, #0
 8010048:	6078      	str	r0, [r7, #4]
 801004a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	3314      	adds	r3, #20
 8010050:	461a      	mov	r2, r3
 8010052:	683b      	ldr	r3, [r7, #0]
 8010054:	4413      	add	r3, r2
 8010056:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681b      	ldr	r3, [r3, #0]
}
 801005c:	4618      	mov	r0, r3
 801005e:	3714      	adds	r7, #20
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr

08010068 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8010068:	b480      	push	{r7}
 801006a:	b085      	sub	sp, #20
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010072:	2300      	movs	r3, #0
 8010074:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801007e:	683b      	ldr	r3, [r7, #0]
 8010080:	685a      	ldr	r2, [r3, #4]
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8010086:	683b      	ldr	r3, [r7, #0]
 8010088:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801008e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8010094:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010096:	683b      	ldr	r3, [r7, #0]
 8010098:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801009a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801009c:	68fa      	ldr	r2, [r7, #12]
 801009e:	4313      	orrs	r3, r2
 80100a0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	431a      	orrs	r2, r3
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80100b2:	2300      	movs	r3, #0

}
 80100b4:	4618      	mov	r0, r3
 80100b6:	3714      	adds	r7, #20
 80100b8:	46bd      	mov	sp, r7
 80100ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100be:	4770      	bx	lr

080100c0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80100c0:	b580      	push	{r7, lr}
 80100c2:	b088      	sub	sp, #32
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	6078      	str	r0, [r7, #4]
 80100c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80100ce:	2310      	movs	r3, #16
 80100d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80100d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80100d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80100d8:	2300      	movs	r3, #0
 80100da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80100dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80100e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80100e2:	f107 0308 	add.w	r3, r7, #8
 80100e6:	4619      	mov	r1, r3
 80100e8:	6878      	ldr	r0, [r7, #4]
 80100ea:	f7ff ff73 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80100ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80100f2:	2110      	movs	r1, #16
 80100f4:	6878      	ldr	r0, [r7, #4]
 80100f6:	f000 fa5f 	bl	80105b8 <SDMMC_GetCmdResp1>
 80100fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80100fc:	69fb      	ldr	r3, [r7, #28]
}
 80100fe:	4618      	mov	r0, r3
 8010100:	3720      	adds	r7, #32
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}

08010106 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010106:	b580      	push	{r7, lr}
 8010108:	b088      	sub	sp, #32
 801010a:	af00      	add	r7, sp, #0
 801010c:	6078      	str	r0, [r7, #4]
 801010e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010110:	683b      	ldr	r3, [r7, #0]
 8010112:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010114:	2311      	movs	r3, #17
 8010116:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010118:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801011c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801011e:	2300      	movs	r3, #0
 8010120:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010122:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010126:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010128:	f107 0308 	add.w	r3, r7, #8
 801012c:	4619      	mov	r1, r3
 801012e:	6878      	ldr	r0, [r7, #4]
 8010130:	f7ff ff50 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010138:	2111      	movs	r1, #17
 801013a:	6878      	ldr	r0, [r7, #4]
 801013c:	f000 fa3c 	bl	80105b8 <SDMMC_GetCmdResp1>
 8010140:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010142:	69fb      	ldr	r3, [r7, #28]
}
 8010144:	4618      	mov	r0, r3
 8010146:	3720      	adds	r7, #32
 8010148:	46bd      	mov	sp, r7
 801014a:	bd80      	pop	{r7, pc}

0801014c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801014c:	b580      	push	{r7, lr}
 801014e:	b088      	sub	sp, #32
 8010150:	af00      	add	r7, sp, #0
 8010152:	6078      	str	r0, [r7, #4]
 8010154:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801015a:	2312      	movs	r3, #18
 801015c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801015e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010162:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010164:	2300      	movs	r3, #0
 8010166:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801016c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801016e:	f107 0308 	add.w	r3, r7, #8
 8010172:	4619      	mov	r1, r3
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f7ff ff2d 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801017a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801017e:	2112      	movs	r1, #18
 8010180:	6878      	ldr	r0, [r7, #4]
 8010182:	f000 fa19 	bl	80105b8 <SDMMC_GetCmdResp1>
 8010186:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010188:	69fb      	ldr	r3, [r7, #28]
}
 801018a:	4618      	mov	r0, r3
 801018c:	3720      	adds	r7, #32
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}

08010192 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010192:	b580      	push	{r7, lr}
 8010194:	b088      	sub	sp, #32
 8010196:	af00      	add	r7, sp, #0
 8010198:	6078      	str	r0, [r7, #4]
 801019a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801019c:	683b      	ldr	r3, [r7, #0]
 801019e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80101a0:	2318      	movs	r3, #24
 80101a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80101a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80101a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80101aa:	2300      	movs	r3, #0
 80101ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80101ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80101b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80101b4:	f107 0308 	add.w	r3, r7, #8
 80101b8:	4619      	mov	r1, r3
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	f7ff ff0a 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80101c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80101c4:	2118      	movs	r1, #24
 80101c6:	6878      	ldr	r0, [r7, #4]
 80101c8:	f000 f9f6 	bl	80105b8 <SDMMC_GetCmdResp1>
 80101cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80101ce:	69fb      	ldr	r3, [r7, #28]
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	3720      	adds	r7, #32
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}

080101d8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b088      	sub	sp, #32
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
 80101e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80101e2:	683b      	ldr	r3, [r7, #0]
 80101e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80101e6:	2319      	movs	r3, #25
 80101e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80101ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80101ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80101f0:	2300      	movs	r3, #0
 80101f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80101f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80101f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80101fa:	f107 0308 	add.w	r3, r7, #8
 80101fe:	4619      	mov	r1, r3
 8010200:	6878      	ldr	r0, [r7, #4]
 8010202:	f7ff fee7 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010206:	f241 3288 	movw	r2, #5000	@ 0x1388
 801020a:	2119      	movs	r1, #25
 801020c:	6878      	ldr	r0, [r7, #4]
 801020e:	f000 f9d3 	bl	80105b8 <SDMMC_GetCmdResp1>
 8010212:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010214:	69fb      	ldr	r3, [r7, #28]
}
 8010216:	4618      	mov	r0, r3
 8010218:	3720      	adds	r7, #32
 801021a:	46bd      	mov	sp, r7
 801021c:	bd80      	pop	{r7, pc}
	...

08010220 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b088      	sub	sp, #32
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010228:	2300      	movs	r3, #0
 801022a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801022c:	230c      	movs	r3, #12
 801022e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010230:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010234:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010236:	2300      	movs	r3, #0
 8010238:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801023a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801023e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	68db      	ldr	r3, [r3, #12]
 8010244:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	68db      	ldr	r3, [r3, #12]
 8010250:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010258:	f107 0308 	add.w	r3, r7, #8
 801025c:	4619      	mov	r1, r3
 801025e:	6878      	ldr	r0, [r7, #4]
 8010260:	f7ff feb8 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010264:	4a0b      	ldr	r2, [pc, #44]	@ (8010294 <SDMMC_CmdStopTransfer+0x74>)
 8010266:	210c      	movs	r1, #12
 8010268:	6878      	ldr	r0, [r7, #4]
 801026a:	f000 f9a5 	bl	80105b8 <SDMMC_GetCmdResp1>
 801026e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	68db      	ldr	r3, [r3, #12]
 8010274:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 801027c:	69fb      	ldr	r3, [r7, #28]
 801027e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010282:	d101      	bne.n	8010288 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8010284:	2300      	movs	r3, #0
 8010286:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8010288:	69fb      	ldr	r3, [r7, #28]
}
 801028a:	4618      	mov	r0, r3
 801028c:	3720      	adds	r7, #32
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
 8010292:	bf00      	nop
 8010294:	05f5e100 	.word	0x05f5e100

08010298 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b088      	sub	sp, #32
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
 80102a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80102a6:	2307      	movs	r3, #7
 80102a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80102aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80102ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80102b0:	2300      	movs	r3, #0
 80102b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80102b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80102b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80102ba:	f107 0308 	add.w	r3, r7, #8
 80102be:	4619      	mov	r1, r3
 80102c0:	6878      	ldr	r0, [r7, #4]
 80102c2:	f7ff fe87 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80102c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80102ca:	2107      	movs	r1, #7
 80102cc:	6878      	ldr	r0, [r7, #4]
 80102ce:	f000 f973 	bl	80105b8 <SDMMC_GetCmdResp1>
 80102d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80102d4:	69fb      	ldr	r3, [r7, #28]
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	3720      	adds	r7, #32
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}

080102de <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80102de:	b580      	push	{r7, lr}
 80102e0:	b088      	sub	sp, #32
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80102e6:	2300      	movs	r3, #0
 80102e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80102ea:	2300      	movs	r3, #0
 80102ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80102ee:	2300      	movs	r3, #0
 80102f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80102f2:	2300      	movs	r3, #0
 80102f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80102f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80102fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80102fc:	f107 0308 	add.w	r3, r7, #8
 8010300:	4619      	mov	r1, r3
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f7ff fe66 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010308:	6878      	ldr	r0, [r7, #4]
 801030a:	f000 fb97 	bl	8010a3c <SDMMC_GetCmdError>
 801030e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010310:	69fb      	ldr	r3, [r7, #28]
}
 8010312:	4618      	mov	r0, r3
 8010314:	3720      	adds	r7, #32
 8010316:	46bd      	mov	sp, r7
 8010318:	bd80      	pop	{r7, pc}

0801031a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801031a:	b580      	push	{r7, lr}
 801031c:	b088      	sub	sp, #32
 801031e:	af00      	add	r7, sp, #0
 8010320:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010322:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010326:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010328:	2308      	movs	r3, #8
 801032a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801032c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010330:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010332:	2300      	movs	r3, #0
 8010334:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010336:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801033a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801033c:	f107 0308 	add.w	r3, r7, #8
 8010340:	4619      	mov	r1, r3
 8010342:	6878      	ldr	r0, [r7, #4]
 8010344:	f7ff fe46 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010348:	6878      	ldr	r0, [r7, #4]
 801034a:	f000 fb29 	bl	80109a0 <SDMMC_GetCmdResp7>
 801034e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010350:	69fb      	ldr	r3, [r7, #28]
}
 8010352:	4618      	mov	r0, r3
 8010354:	3720      	adds	r7, #32
 8010356:	46bd      	mov	sp, r7
 8010358:	bd80      	pop	{r7, pc}

0801035a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801035a:	b580      	push	{r7, lr}
 801035c:	b088      	sub	sp, #32
 801035e:	af00      	add	r7, sp, #0
 8010360:	6078      	str	r0, [r7, #4]
 8010362:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010368:	2337      	movs	r3, #55	@ 0x37
 801036a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801036c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010370:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010372:	2300      	movs	r3, #0
 8010374:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010376:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801037a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801037c:	f107 0308 	add.w	r3, r7, #8
 8010380:	4619      	mov	r1, r3
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f7ff fe26 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010388:	f241 3288 	movw	r2, #5000	@ 0x1388
 801038c:	2137      	movs	r1, #55	@ 0x37
 801038e:	6878      	ldr	r0, [r7, #4]
 8010390:	f000 f912 	bl	80105b8 <SDMMC_GetCmdResp1>
 8010394:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010396:	69fb      	ldr	r3, [r7, #28]
}
 8010398:	4618      	mov	r0, r3
 801039a:	3720      	adds	r7, #32
 801039c:	46bd      	mov	sp, r7
 801039e:	bd80      	pop	{r7, pc}

080103a0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b088      	sub	sp, #32
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
 80103a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80103ae:	2329      	movs	r3, #41	@ 0x29
 80103b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80103b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80103b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80103b8:	2300      	movs	r3, #0
 80103ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80103bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80103c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80103c2:	f107 0308 	add.w	r3, r7, #8
 80103c6:	4619      	mov	r1, r3
 80103c8:	6878      	ldr	r0, [r7, #4]
 80103ca:	f7ff fe03 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f000 fa2e 	bl	8010830 <SDMMC_GetCmdResp3>
 80103d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80103d6:	69fb      	ldr	r3, [r7, #28]
}
 80103d8:	4618      	mov	r0, r3
 80103da:	3720      	adds	r7, #32
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}

080103e0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	b088      	sub	sp, #32
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
 80103e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80103ee:	2306      	movs	r3, #6
 80103f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80103f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80103f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80103f8:	2300      	movs	r3, #0
 80103fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80103fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010400:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010402:	f107 0308 	add.w	r3, r7, #8
 8010406:	4619      	mov	r1, r3
 8010408:	6878      	ldr	r0, [r7, #4]
 801040a:	f7ff fde3 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801040e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010412:	2106      	movs	r1, #6
 8010414:	6878      	ldr	r0, [r7, #4]
 8010416:	f000 f8cf 	bl	80105b8 <SDMMC_GetCmdResp1>
 801041a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801041c:	69fb      	ldr	r3, [r7, #28]
}
 801041e:	4618      	mov	r0, r3
 8010420:	3720      	adds	r7, #32
 8010422:	46bd      	mov	sp, r7
 8010424:	bd80      	pop	{r7, pc}

08010426 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010426:	b580      	push	{r7, lr}
 8010428:	b088      	sub	sp, #32
 801042a:	af00      	add	r7, sp, #0
 801042c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801042e:	2300      	movs	r3, #0
 8010430:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010432:	2333      	movs	r3, #51	@ 0x33
 8010434:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010436:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801043a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801043c:	2300      	movs	r3, #0
 801043e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010440:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010444:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010446:	f107 0308 	add.w	r3, r7, #8
 801044a:	4619      	mov	r1, r3
 801044c:	6878      	ldr	r0, [r7, #4]
 801044e:	f7ff fdc1 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010456:	2133      	movs	r1, #51	@ 0x33
 8010458:	6878      	ldr	r0, [r7, #4]
 801045a:	f000 f8ad 	bl	80105b8 <SDMMC_GetCmdResp1>
 801045e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010460:	69fb      	ldr	r3, [r7, #28]
}
 8010462:	4618      	mov	r0, r3
 8010464:	3720      	adds	r7, #32
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}

0801046a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801046a:	b580      	push	{r7, lr}
 801046c:	b088      	sub	sp, #32
 801046e:	af00      	add	r7, sp, #0
 8010470:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010472:	2300      	movs	r3, #0
 8010474:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010476:	2302      	movs	r3, #2
 8010478:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801047a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801047e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010480:	2300      	movs	r3, #0
 8010482:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010484:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010488:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801048a:	f107 0308 	add.w	r3, r7, #8
 801048e:	4619      	mov	r1, r3
 8010490:	6878      	ldr	r0, [r7, #4]
 8010492:	f7ff fd9f 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010496:	6878      	ldr	r0, [r7, #4]
 8010498:	f000 f980 	bl	801079c <SDMMC_GetCmdResp2>
 801049c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801049e:	69fb      	ldr	r3, [r7, #28]
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	3720      	adds	r7, #32
 80104a4:	46bd      	mov	sp, r7
 80104a6:	bd80      	pop	{r7, pc}

080104a8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	b088      	sub	sp, #32
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
 80104b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80104b6:	2309      	movs	r3, #9
 80104b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80104ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80104be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80104c0:	2300      	movs	r3, #0
 80104c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80104c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80104c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80104ca:	f107 0308 	add.w	r3, r7, #8
 80104ce:	4619      	mov	r1, r3
 80104d0:	6878      	ldr	r0, [r7, #4]
 80104d2:	f7ff fd7f 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80104d6:	6878      	ldr	r0, [r7, #4]
 80104d8:	f000 f960 	bl	801079c <SDMMC_GetCmdResp2>
 80104dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104de:	69fb      	ldr	r3, [r7, #28]
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3720      	adds	r7, #32
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}

080104e8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b088      	sub	sp, #32
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
 80104f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80104f2:	2300      	movs	r3, #0
 80104f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80104f6:	2303      	movs	r3, #3
 80104f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80104fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80104fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010500:	2300      	movs	r3, #0
 8010502:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010504:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010508:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801050a:	f107 0308 	add.w	r3, r7, #8
 801050e:	4619      	mov	r1, r3
 8010510:	6878      	ldr	r0, [r7, #4]
 8010512:	f7ff fd5f 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010516:	683a      	ldr	r2, [r7, #0]
 8010518:	2103      	movs	r1, #3
 801051a:	6878      	ldr	r0, [r7, #4]
 801051c:	f000 f9c8 	bl	80108b0 <SDMMC_GetCmdResp6>
 8010520:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010522:	69fb      	ldr	r3, [r7, #28]
}
 8010524:	4618      	mov	r0, r3
 8010526:	3720      	adds	r7, #32
 8010528:	46bd      	mov	sp, r7
 801052a:	bd80      	pop	{r7, pc}

0801052c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b088      	sub	sp, #32
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
 8010534:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801053a:	230d      	movs	r3, #13
 801053c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801053e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010542:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010544:	2300      	movs	r3, #0
 8010546:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010548:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801054c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801054e:	f107 0308 	add.w	r3, r7, #8
 8010552:	4619      	mov	r1, r3
 8010554:	6878      	ldr	r0, [r7, #4]
 8010556:	f7ff fd3d 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801055a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801055e:	210d      	movs	r1, #13
 8010560:	6878      	ldr	r0, [r7, #4]
 8010562:	f000 f829 	bl	80105b8 <SDMMC_GetCmdResp1>
 8010566:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010568:	69fb      	ldr	r3, [r7, #28]
}
 801056a:	4618      	mov	r0, r3
 801056c:	3720      	adds	r7, #32
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}

08010572 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8010572:	b580      	push	{r7, lr}
 8010574:	b088      	sub	sp, #32
 8010576:	af00      	add	r7, sp, #0
 8010578:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801057a:	2300      	movs	r3, #0
 801057c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801057e:	230d      	movs	r3, #13
 8010580:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010582:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010586:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010588:	2300      	movs	r3, #0
 801058a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801058c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010590:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010592:	f107 0308 	add.w	r3, r7, #8
 8010596:	4619      	mov	r1, r3
 8010598:	6878      	ldr	r0, [r7, #4]
 801059a:	f7ff fd1b 	bl	800ffd4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801059e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80105a2:	210d      	movs	r1, #13
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f000 f807 	bl	80105b8 <SDMMC_GetCmdResp1>
 80105aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105ac:	69fb      	ldr	r3, [r7, #28]
}
 80105ae:	4618      	mov	r0, r3
 80105b0:	3720      	adds	r7, #32
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}
	...

080105b8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b088      	sub	sp, #32
 80105bc:	af00      	add	r7, sp, #0
 80105be:	60f8      	str	r0, [r7, #12]
 80105c0:	460b      	mov	r3, r1
 80105c2:	607a      	str	r2, [r7, #4]
 80105c4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80105c6:	4b70      	ldr	r3, [pc, #448]	@ (8010788 <SDMMC_GetCmdResp1+0x1d0>)
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	4a70      	ldr	r2, [pc, #448]	@ (801078c <SDMMC_GetCmdResp1+0x1d4>)
 80105cc:	fba2 2303 	umull	r2, r3, r2, r3
 80105d0:	0a5a      	lsrs	r2, r3, #9
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	fb02 f303 	mul.w	r3, r2, r3
 80105d8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80105da:	69fb      	ldr	r3, [r7, #28]
 80105dc:	1e5a      	subs	r2, r3, #1
 80105de:	61fa      	str	r2, [r7, #28]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d102      	bne.n	80105ea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80105e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80105e8:	e0c9      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80105ee:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80105f0:	69ba      	ldr	r2, [r7, #24]
 80105f2:	4b67      	ldr	r3, [pc, #412]	@ (8010790 <SDMMC_GetCmdResp1+0x1d8>)
 80105f4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d0ef      	beq.n	80105da <SDMMC_GetCmdResp1+0x22>
 80105fa:	69bb      	ldr	r3, [r7, #24]
 80105fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010600:	2b00      	cmp	r3, #0
 8010602:	d1ea      	bne.n	80105da <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010608:	f003 0304 	and.w	r3, r3, #4
 801060c:	2b00      	cmp	r3, #0
 801060e:	d004      	beq.n	801061a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	2204      	movs	r2, #4
 8010614:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010616:	2304      	movs	r3, #4
 8010618:	e0b1      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801061e:	f003 0301 	and.w	r3, r3, #1
 8010622:	2b00      	cmp	r3, #0
 8010624:	d004      	beq.n	8010630 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	2201      	movs	r2, #1
 801062a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801062c:	2301      	movs	r3, #1
 801062e:	e0a6      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	4a58      	ldr	r2, [pc, #352]	@ (8010794 <SDMMC_GetCmdResp1+0x1dc>)
 8010634:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010636:	68f8      	ldr	r0, [r7, #12]
 8010638:	f7ff fcf6 	bl	8010028 <SDMMC_GetCommandResponse>
 801063c:	4603      	mov	r3, r0
 801063e:	461a      	mov	r2, r3
 8010640:	7afb      	ldrb	r3, [r7, #11]
 8010642:	4293      	cmp	r3, r2
 8010644:	d001      	beq.n	801064a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010646:	2301      	movs	r3, #1
 8010648:	e099      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801064a:	2100      	movs	r1, #0
 801064c:	68f8      	ldr	r0, [r7, #12]
 801064e:	f7ff fcf8 	bl	8010042 <SDMMC_GetResponse>
 8010652:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010654:	697a      	ldr	r2, [r7, #20]
 8010656:	4b50      	ldr	r3, [pc, #320]	@ (8010798 <SDMMC_GetCmdResp1+0x1e0>)
 8010658:	4013      	ands	r3, r2
 801065a:	2b00      	cmp	r3, #0
 801065c:	d101      	bne.n	8010662 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801065e:	2300      	movs	r3, #0
 8010660:	e08d      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010662:	697b      	ldr	r3, [r7, #20]
 8010664:	2b00      	cmp	r3, #0
 8010666:	da02      	bge.n	801066e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010668:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801066c:	e087      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801066e:	697b      	ldr	r3, [r7, #20]
 8010670:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010674:	2b00      	cmp	r3, #0
 8010676:	d001      	beq.n	801067c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010678:	2340      	movs	r3, #64	@ 0x40
 801067a:	e080      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010682:	2b00      	cmp	r3, #0
 8010684:	d001      	beq.n	801068a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010686:	2380      	movs	r3, #128	@ 0x80
 8010688:	e079      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801068a:	697b      	ldr	r3, [r7, #20]
 801068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010690:	2b00      	cmp	r3, #0
 8010692:	d002      	beq.n	801069a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010694:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010698:	e071      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801069a:	697b      	ldr	r3, [r7, #20]
 801069c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d002      	beq.n	80106aa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80106a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80106a8:	e069      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80106aa:	697b      	ldr	r3, [r7, #20]
 80106ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d002      	beq.n	80106ba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80106b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80106b8:	e061      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80106ba:	697b      	ldr	r3, [r7, #20]
 80106bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d002      	beq.n	80106ca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80106c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80106c8:	e059      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80106ca:	697b      	ldr	r3, [r7, #20]
 80106cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d002      	beq.n	80106da <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80106d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80106d8:	e051      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80106da:	697b      	ldr	r3, [r7, #20]
 80106dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d002      	beq.n	80106ea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80106e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80106e8:	e049      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d002      	beq.n	80106fa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80106f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80106f8:	e041      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80106fa:	697b      	ldr	r3, [r7, #20]
 80106fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010700:	2b00      	cmp	r3, #0
 8010702:	d002      	beq.n	801070a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010704:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010708:	e039      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801070a:	697b      	ldr	r3, [r7, #20]
 801070c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010710:	2b00      	cmp	r3, #0
 8010712:	d002      	beq.n	801071a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010714:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010718:	e031      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010720:	2b00      	cmp	r3, #0
 8010722:	d002      	beq.n	801072a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010724:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010728:	e029      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010730:	2b00      	cmp	r3, #0
 8010732:	d002      	beq.n	801073a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010734:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010738:	e021      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801073a:	697b      	ldr	r3, [r7, #20]
 801073c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010740:	2b00      	cmp	r3, #0
 8010742:	d002      	beq.n	801074a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010744:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010748:	e019      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010750:	2b00      	cmp	r3, #0
 8010752:	d002      	beq.n	801075a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010754:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010758:	e011      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010760:	2b00      	cmp	r3, #0
 8010762:	d002      	beq.n	801076a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010764:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010768:	e009      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801076a:	697b      	ldr	r3, [r7, #20]
 801076c:	f003 0308 	and.w	r3, r3, #8
 8010770:	2b00      	cmp	r3, #0
 8010772:	d002      	beq.n	801077a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010774:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010778:	e001      	b.n	801077e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801077a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801077e:	4618      	mov	r0, r3
 8010780:	3720      	adds	r7, #32
 8010782:	46bd      	mov	sp, r7
 8010784:	bd80      	pop	{r7, pc}
 8010786:	bf00      	nop
 8010788:	2400000c 	.word	0x2400000c
 801078c:	10624dd3 	.word	0x10624dd3
 8010790:	00200045 	.word	0x00200045
 8010794:	002000c5 	.word	0x002000c5
 8010798:	fdffe008 	.word	0xfdffe008

0801079c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 801079c:	b480      	push	{r7}
 801079e:	b085      	sub	sp, #20
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80107a4:	4b1f      	ldr	r3, [pc, #124]	@ (8010824 <SDMMC_GetCmdResp2+0x88>)
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	4a1f      	ldr	r2, [pc, #124]	@ (8010828 <SDMMC_GetCmdResp2+0x8c>)
 80107aa:	fba2 2303 	umull	r2, r3, r2, r3
 80107ae:	0a5b      	lsrs	r3, r3, #9
 80107b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80107b4:	fb02 f303 	mul.w	r3, r2, r3
 80107b8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	1e5a      	subs	r2, r3, #1
 80107be:	60fa      	str	r2, [r7, #12]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d102      	bne.n	80107ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80107c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80107c8:	e026      	b.n	8010818 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80107ce:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d0ef      	beq.n	80107ba <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80107da:	68bb      	ldr	r3, [r7, #8]
 80107dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d1ea      	bne.n	80107ba <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80107e8:	f003 0304 	and.w	r3, r3, #4
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d004      	beq.n	80107fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	2204      	movs	r2, #4
 80107f4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80107f6:	2304      	movs	r3, #4
 80107f8:	e00e      	b.n	8010818 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80107fe:	f003 0301 	and.w	r3, r3, #1
 8010802:	2b00      	cmp	r3, #0
 8010804:	d004      	beq.n	8010810 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	2201      	movs	r2, #1
 801080a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801080c:	2301      	movs	r3, #1
 801080e:	e003      	b.n	8010818 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	4a06      	ldr	r2, [pc, #24]	@ (801082c <SDMMC_GetCmdResp2+0x90>)
 8010814:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010816:	2300      	movs	r3, #0
}
 8010818:	4618      	mov	r0, r3
 801081a:	3714      	adds	r7, #20
 801081c:	46bd      	mov	sp, r7
 801081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010822:	4770      	bx	lr
 8010824:	2400000c 	.word	0x2400000c
 8010828:	10624dd3 	.word	0x10624dd3
 801082c:	002000c5 	.word	0x002000c5

08010830 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010830:	b480      	push	{r7}
 8010832:	b085      	sub	sp, #20
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010838:	4b1a      	ldr	r3, [pc, #104]	@ (80108a4 <SDMMC_GetCmdResp3+0x74>)
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	4a1a      	ldr	r2, [pc, #104]	@ (80108a8 <SDMMC_GetCmdResp3+0x78>)
 801083e:	fba2 2303 	umull	r2, r3, r2, r3
 8010842:	0a5b      	lsrs	r3, r3, #9
 8010844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010848:	fb02 f303 	mul.w	r3, r2, r3
 801084c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	1e5a      	subs	r2, r3, #1
 8010852:	60fa      	str	r2, [r7, #12]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d102      	bne.n	801085e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010858:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801085c:	e01b      	b.n	8010896 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010862:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010864:	68bb      	ldr	r3, [r7, #8]
 8010866:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801086a:	2b00      	cmp	r3, #0
 801086c:	d0ef      	beq.n	801084e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010874:	2b00      	cmp	r3, #0
 8010876:	d1ea      	bne.n	801084e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801087c:	f003 0304 	and.w	r3, r3, #4
 8010880:	2b00      	cmp	r3, #0
 8010882:	d004      	beq.n	801088e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2204      	movs	r2, #4
 8010888:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801088a:	2304      	movs	r3, #4
 801088c:	e003      	b.n	8010896 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	4a06      	ldr	r2, [pc, #24]	@ (80108ac <SDMMC_GetCmdResp3+0x7c>)
 8010892:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010894:	2300      	movs	r3, #0
}
 8010896:	4618      	mov	r0, r3
 8010898:	3714      	adds	r7, #20
 801089a:	46bd      	mov	sp, r7
 801089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a0:	4770      	bx	lr
 80108a2:	bf00      	nop
 80108a4:	2400000c 	.word	0x2400000c
 80108a8:	10624dd3 	.word	0x10624dd3
 80108ac:	002000c5 	.word	0x002000c5

080108b0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b088      	sub	sp, #32
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	60f8      	str	r0, [r7, #12]
 80108b8:	460b      	mov	r3, r1
 80108ba:	607a      	str	r2, [r7, #4]
 80108bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80108be:	4b35      	ldr	r3, [pc, #212]	@ (8010994 <SDMMC_GetCmdResp6+0xe4>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	4a35      	ldr	r2, [pc, #212]	@ (8010998 <SDMMC_GetCmdResp6+0xe8>)
 80108c4:	fba2 2303 	umull	r2, r3, r2, r3
 80108c8:	0a5b      	lsrs	r3, r3, #9
 80108ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80108ce:	fb02 f303 	mul.w	r3, r2, r3
 80108d2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80108d4:	69fb      	ldr	r3, [r7, #28]
 80108d6:	1e5a      	subs	r2, r3, #1
 80108d8:	61fa      	str	r2, [r7, #28]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d102      	bne.n	80108e4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80108de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80108e2:	e052      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80108e8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80108ea:	69bb      	ldr	r3, [r7, #24]
 80108ec:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d0ef      	beq.n	80108d4 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80108f4:	69bb      	ldr	r3, [r7, #24]
 80108f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d1ea      	bne.n	80108d4 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010902:	f003 0304 	and.w	r3, r3, #4
 8010906:	2b00      	cmp	r3, #0
 8010908:	d004      	beq.n	8010914 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	2204      	movs	r2, #4
 801090e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010910:	2304      	movs	r3, #4
 8010912:	e03a      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010918:	f003 0301 	and.w	r3, r3, #1
 801091c:	2b00      	cmp	r3, #0
 801091e:	d004      	beq.n	801092a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	2201      	movs	r2, #1
 8010924:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010926:	2301      	movs	r3, #1
 8010928:	e02f      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801092a:	68f8      	ldr	r0, [r7, #12]
 801092c:	f7ff fb7c 	bl	8010028 <SDMMC_GetCommandResponse>
 8010930:	4603      	mov	r3, r0
 8010932:	461a      	mov	r2, r3
 8010934:	7afb      	ldrb	r3, [r7, #11]
 8010936:	4293      	cmp	r3, r2
 8010938:	d001      	beq.n	801093e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801093a:	2301      	movs	r3, #1
 801093c:	e025      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	4a16      	ldr	r2, [pc, #88]	@ (801099c <SDMMC_GetCmdResp6+0xec>)
 8010942:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010944:	2100      	movs	r1, #0
 8010946:	68f8      	ldr	r0, [r7, #12]
 8010948:	f7ff fb7b 	bl	8010042 <SDMMC_GetResponse>
 801094c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801094e:	697b      	ldr	r3, [r7, #20]
 8010950:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8010954:	2b00      	cmp	r3, #0
 8010956:	d106      	bne.n	8010966 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8010958:	697b      	ldr	r3, [r7, #20]
 801095a:	0c1b      	lsrs	r3, r3, #16
 801095c:	b29a      	uxth	r2, r3
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8010962:	2300      	movs	r3, #0
 8010964:	e011      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010966:	697b      	ldr	r3, [r7, #20]
 8010968:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801096c:	2b00      	cmp	r3, #0
 801096e:	d002      	beq.n	8010976 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010970:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010974:	e009      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801097c:	2b00      	cmp	r3, #0
 801097e:	d002      	beq.n	8010986 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010980:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010984:	e001      	b.n	801098a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010986:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801098a:	4618      	mov	r0, r3
 801098c:	3720      	adds	r7, #32
 801098e:	46bd      	mov	sp, r7
 8010990:	bd80      	pop	{r7, pc}
 8010992:	bf00      	nop
 8010994:	2400000c 	.word	0x2400000c
 8010998:	10624dd3 	.word	0x10624dd3
 801099c:	002000c5 	.word	0x002000c5

080109a0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80109a0:	b480      	push	{r7}
 80109a2:	b085      	sub	sp, #20
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80109a8:	4b22      	ldr	r3, [pc, #136]	@ (8010a34 <SDMMC_GetCmdResp7+0x94>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	4a22      	ldr	r2, [pc, #136]	@ (8010a38 <SDMMC_GetCmdResp7+0x98>)
 80109ae:	fba2 2303 	umull	r2, r3, r2, r3
 80109b2:	0a5b      	lsrs	r3, r3, #9
 80109b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80109b8:	fb02 f303 	mul.w	r3, r2, r3
 80109bc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	1e5a      	subs	r2, r3, #1
 80109c2:	60fa      	str	r2, [r7, #12]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d102      	bne.n	80109ce <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80109c8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80109cc:	e02c      	b.n	8010a28 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109d2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80109d4:	68bb      	ldr	r3, [r7, #8]
 80109d6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d0ef      	beq.n	80109be <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80109de:	68bb      	ldr	r3, [r7, #8]
 80109e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d1ea      	bne.n	80109be <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109ec:	f003 0304 	and.w	r3, r3, #4
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d004      	beq.n	80109fe <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	2204      	movs	r2, #4
 80109f8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80109fa:	2304      	movs	r3, #4
 80109fc:	e014      	b.n	8010a28 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a02:	f003 0301 	and.w	r3, r3, #1
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d004      	beq.n	8010a14 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	2201      	movs	r2, #1
 8010a0e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a10:	2301      	movs	r3, #1
 8010a12:	e009      	b.n	8010a28 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d002      	beq.n	8010a26 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	2240      	movs	r2, #64	@ 0x40
 8010a24:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010a26:	2300      	movs	r3, #0

}
 8010a28:	4618      	mov	r0, r3
 8010a2a:	3714      	adds	r7, #20
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a32:	4770      	bx	lr
 8010a34:	2400000c 	.word	0x2400000c
 8010a38:	10624dd3 	.word	0x10624dd3

08010a3c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8010a3c:	b480      	push	{r7}
 8010a3e:	b085      	sub	sp, #20
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010a44:	4b11      	ldr	r3, [pc, #68]	@ (8010a8c <SDMMC_GetCmdError+0x50>)
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	4a11      	ldr	r2, [pc, #68]	@ (8010a90 <SDMMC_GetCmdError+0x54>)
 8010a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8010a4e:	0a5b      	lsrs	r3, r3, #9
 8010a50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a54:	fb02 f303 	mul.w	r3, r2, r3
 8010a58:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	1e5a      	subs	r2, r3, #1
 8010a5e:	60fa      	str	r2, [r7, #12]
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d102      	bne.n	8010a6a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010a68:	e009      	b.n	8010a7e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d0f1      	beq.n	8010a5a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	4a06      	ldr	r2, [pc, #24]	@ (8010a94 <SDMMC_GetCmdError+0x58>)
 8010a7a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8010a7c:	2300      	movs	r3, #0
}
 8010a7e:	4618      	mov	r0, r3
 8010a80:	3714      	adds	r7, #20
 8010a82:	46bd      	mov	sp, r7
 8010a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a88:	4770      	bx	lr
 8010a8a:	bf00      	nop
 8010a8c:	2400000c 	.word	0x2400000c
 8010a90:	10624dd3 	.word	0x10624dd3
 8010a94:	002000c5 	.word	0x002000c5

08010a98 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010a9c:	4904      	ldr	r1, [pc, #16]	@ (8010ab0 <MX_FATFS_Init+0x18>)
 8010a9e:	4805      	ldr	r0, [pc, #20]	@ (8010ab4 <MX_FATFS_Init+0x1c>)
 8010aa0:	f001 f908 	bl	8011cb4 <FATFS_LinkDriver>
 8010aa4:	4603      	mov	r3, r0
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	4b03      	ldr	r3, [pc, #12]	@ (8010ab8 <MX_FATFS_Init+0x20>)
 8010aaa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010aac:	bf00      	nop
 8010aae:	bd80      	pop	{r7, pc}
 8010ab0:	24001824 	.word	0x24001824
 8010ab4:	08012a50 	.word	0x08012a50
 8010ab8:	24001820 	.word	0x24001820

08010abc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010abc:	b580      	push	{r7, lr}
 8010abe:	b082      	sub	sp, #8
 8010ac0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010ac6:	f000 f885 	bl	8010bd4 <BSP_SD_IsDetected>
 8010aca:	4603      	mov	r3, r0
 8010acc:	2b01      	cmp	r3, #1
 8010ace:	d001      	beq.n	8010ad4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8010ad0:	2302      	movs	r3, #2
 8010ad2:	e012      	b.n	8010afa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8010ad4:	480b      	ldr	r0, [pc, #44]	@ (8010b04 <BSP_SD_Init+0x48>)
 8010ad6:	f7fb f95d 	bl	800bd94 <HAL_SD_Init>
 8010ada:	4603      	mov	r3, r0
 8010adc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010ade:	79fb      	ldrb	r3, [r7, #7]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d109      	bne.n	8010af8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8010ae4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8010ae8:	4806      	ldr	r0, [pc, #24]	@ (8010b04 <BSP_SD_Init+0x48>)
 8010aea:	f7fc f813 	bl	800cb14 <HAL_SD_ConfigWideBusOperation>
 8010aee:	4603      	mov	r3, r0
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d001      	beq.n	8010af8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010af4:	2301      	movs	r3, #1
 8010af6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010af8:	79fb      	ldrb	r3, [r7, #7]
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3708      	adds	r7, #8
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}
 8010b02:	bf00      	nop
 8010b04:	2400032c 	.word	0x2400032c

08010b08 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b086      	sub	sp, #24
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	60f8      	str	r0, [r7, #12]
 8010b10:	60b9      	str	r1, [r7, #8]
 8010b12:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010b14:	2300      	movs	r3, #0
 8010b16:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	68ba      	ldr	r2, [r7, #8]
 8010b1c:	68f9      	ldr	r1, [r7, #12]
 8010b1e:	4806      	ldr	r0, [pc, #24]	@ (8010b38 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010b20:	f7fb fa58 	bl	800bfd4 <HAL_SD_ReadBlocks_DMA>
 8010b24:	4603      	mov	r3, r0
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d001      	beq.n	8010b2e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3718      	adds	r7, #24
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}
 8010b38:	2400032c 	.word	0x2400032c

08010b3c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b086      	sub	sp, #24
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	60f8      	str	r0, [r7, #12]
 8010b44:	60b9      	str	r1, [r7, #8]
 8010b46:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010b48:	2300      	movs	r3, #0
 8010b4a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	68ba      	ldr	r2, [r7, #8]
 8010b50:	68f9      	ldr	r1, [r7, #12]
 8010b52:	4806      	ldr	r0, [pc, #24]	@ (8010b6c <BSP_SD_WriteBlocks_DMA+0x30>)
 8010b54:	f7fb fae6 	bl	800c124 <HAL_SD_WriteBlocks_DMA>
 8010b58:	4603      	mov	r3, r0
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d001      	beq.n	8010b62 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010b5e:	2301      	movs	r3, #1
 8010b60:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	3718      	adds	r7, #24
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}
 8010b6c:	2400032c 	.word	0x2400032c

08010b70 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010b74:	4805      	ldr	r0, [pc, #20]	@ (8010b8c <BSP_SD_GetCardState+0x1c>)
 8010b76:	f7fc f8df 	bl	800cd38 <HAL_SD_GetCardState>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	2b04      	cmp	r3, #4
 8010b7e:	bf14      	ite	ne
 8010b80:	2301      	movne	r3, #1
 8010b82:	2300      	moveq	r3, #0
 8010b84:	b2db      	uxtb	r3, r3
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	bd80      	pop	{r7, pc}
 8010b8a:	bf00      	nop
 8010b8c:	2400032c 	.word	0x2400032c

08010b90 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b082      	sub	sp, #8
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010b98:	6879      	ldr	r1, [r7, #4]
 8010b9a:	4803      	ldr	r0, [pc, #12]	@ (8010ba8 <BSP_SD_GetCardInfo+0x18>)
 8010b9c:	f7fb ff8e 	bl	800cabc <HAL_SD_GetCardInfo>
}
 8010ba0:	bf00      	nop
 8010ba2:	3708      	adds	r7, #8
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}
 8010ba8:	2400032c 	.word	0x2400032c

08010bac <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b082      	sub	sp, #8
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010bb4:	f000 f9a0 	bl	8010ef8 <BSP_SD_WriteCpltCallback>
}
 8010bb8:	bf00      	nop
 8010bba:	3708      	adds	r7, #8
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}

08010bc0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b082      	sub	sp, #8
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010bc8:	f000 f9a2 	bl	8010f10 <BSP_SD_ReadCpltCallback>
}
 8010bcc:	bf00      	nop
 8010bce:	3708      	adds	r7, #8
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}

08010bd4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b082      	sub	sp, #8
 8010bd8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010bda:	2301      	movs	r3, #1
 8010bdc:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010bde:	f000 f80b 	bl	8010bf8 <BSP_PlatformIsDetected>
 8010be2:	4603      	mov	r3, r0
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d101      	bne.n	8010bec <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010be8:	2300      	movs	r3, #0
 8010bea:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010bec:	79fb      	ldrb	r3, [r7, #7]
 8010bee:	b2db      	uxtb	r3, r3
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	3708      	adds	r7, #8
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd80      	pop	{r7, pc}

08010bf8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b082      	sub	sp, #8
 8010bfc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010bfe:	2301      	movs	r3, #1
 8010c00:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010c02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8010c06:	4806      	ldr	r0, [pc, #24]	@ (8010c20 <BSP_PlatformIsDetected+0x28>)
 8010c08:	f7f7 fd0c 	bl	8008624 <HAL_GPIO_ReadPin>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d001      	beq.n	8010c16 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010c12:	2300      	movs	r3, #0
 8010c14:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010c16:	79fb      	ldrb	r3, [r7, #7]
}
 8010c18:	4618      	mov	r0, r3
 8010c1a:	3708      	adds	r7, #8
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	58021400 	.word	0x58021400

08010c24 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010c2c:	f7f1 fe94 	bl	8002958 <HAL_GetTick>
 8010c30:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010c32:	e006      	b.n	8010c42 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010c34:	f7ff ff9c 	bl	8010b70 <BSP_SD_GetCardState>
 8010c38:	4603      	mov	r3, r0
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d101      	bne.n	8010c42 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010c3e:	2300      	movs	r3, #0
 8010c40:	e009      	b.n	8010c56 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010c42:	f7f1 fe89 	bl	8002958 <HAL_GetTick>
 8010c46:	4602      	mov	r2, r0
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	1ad3      	subs	r3, r2, r3
 8010c4c:	687a      	ldr	r2, [r7, #4]
 8010c4e:	429a      	cmp	r2, r3
 8010c50:	d8f0      	bhi.n	8010c34 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010c52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010c56:	4618      	mov	r0, r3
 8010c58:	3710      	adds	r7, #16
 8010c5a:	46bd      	mov	sp, r7
 8010c5c:	bd80      	pop	{r7, pc}
	...

08010c60 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b082      	sub	sp, #8
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	4603      	mov	r3, r0
 8010c68:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8010c98 <SD_CheckStatus+0x38>)
 8010c6c:	2201      	movs	r2, #1
 8010c6e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010c70:	f7ff ff7e 	bl	8010b70 <BSP_SD_GetCardState>
 8010c74:	4603      	mov	r3, r0
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d107      	bne.n	8010c8a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010c7a:	4b07      	ldr	r3, [pc, #28]	@ (8010c98 <SD_CheckStatus+0x38>)
 8010c7c:	781b      	ldrb	r3, [r3, #0]
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	f023 0301 	bic.w	r3, r3, #1
 8010c84:	b2da      	uxtb	r2, r3
 8010c86:	4b04      	ldr	r3, [pc, #16]	@ (8010c98 <SD_CheckStatus+0x38>)
 8010c88:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010c8a:	4b03      	ldr	r3, [pc, #12]	@ (8010c98 <SD_CheckStatus+0x38>)
 8010c8c:	781b      	ldrb	r3, [r3, #0]
 8010c8e:	b2db      	uxtb	r3, r3
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	3708      	adds	r7, #8
 8010c94:	46bd      	mov	sp, r7
 8010c96:	bd80      	pop	{r7, pc}
 8010c98:	24000019 	.word	0x24000019

08010c9c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b082      	sub	sp, #8
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010ca6:	f7ff ff09 	bl	8010abc <BSP_SD_Init>
 8010caa:	4603      	mov	r3, r0
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d107      	bne.n	8010cc0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010cb0:	79fb      	ldrb	r3, [r7, #7]
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	f7ff ffd4 	bl	8010c60 <SD_CheckStatus>
 8010cb8:	4603      	mov	r3, r0
 8010cba:	461a      	mov	r2, r3
 8010cbc:	4b04      	ldr	r3, [pc, #16]	@ (8010cd0 <SD_initialize+0x34>)
 8010cbe:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010cc0:	4b03      	ldr	r3, [pc, #12]	@ (8010cd0 <SD_initialize+0x34>)
 8010cc2:	781b      	ldrb	r3, [r3, #0]
 8010cc4:	b2db      	uxtb	r3, r3
}
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	3708      	adds	r7, #8
 8010cca:	46bd      	mov	sp, r7
 8010ccc:	bd80      	pop	{r7, pc}
 8010cce:	bf00      	nop
 8010cd0:	24000019 	.word	0x24000019

08010cd4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b082      	sub	sp, #8
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	4603      	mov	r3, r0
 8010cdc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010cde:	79fb      	ldrb	r3, [r7, #7]
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	f7ff ffbd 	bl	8010c60 <SD_CheckStatus>
 8010ce6:	4603      	mov	r3, r0
}
 8010ce8:	4618      	mov	r0, r3
 8010cea:	3708      	adds	r7, #8
 8010cec:	46bd      	mov	sp, r7
 8010cee:	bd80      	pop	{r7, pc}

08010cf0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b086      	sub	sp, #24
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	60b9      	str	r1, [r7, #8]
 8010cf8:	607a      	str	r2, [r7, #4]
 8010cfa:	603b      	str	r3, [r7, #0]
 8010cfc:	4603      	mov	r3, r0
 8010cfe:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010d00:	2301      	movs	r3, #1
 8010d02:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010d04:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010d08:	f7ff ff8c 	bl	8010c24 <SD_CheckStatusWithTimeout>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	da01      	bge.n	8010d16 <SD_read+0x26>
  {
    return res;
 8010d12:	7dfb      	ldrb	r3, [r7, #23]
 8010d14:	e03b      	b.n	8010d8e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010d16:	683a      	ldr	r2, [r7, #0]
 8010d18:	6879      	ldr	r1, [r7, #4]
 8010d1a:	68b8      	ldr	r0, [r7, #8]
 8010d1c:	f7ff fef4 	bl	8010b08 <BSP_SD_ReadBlocks_DMA>
 8010d20:	4603      	mov	r3, r0
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d132      	bne.n	8010d8c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8010d26:	4b1c      	ldr	r3, [pc, #112]	@ (8010d98 <SD_read+0xa8>)
 8010d28:	2200      	movs	r2, #0
 8010d2a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8010d2c:	f7f1 fe14 	bl	8002958 <HAL_GetTick>
 8010d30:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010d32:	bf00      	nop
 8010d34:	4b18      	ldr	r3, [pc, #96]	@ (8010d98 <SD_read+0xa8>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d108      	bne.n	8010d4e <SD_read+0x5e>
 8010d3c:	f7f1 fe0c 	bl	8002958 <HAL_GetTick>
 8010d40:	4602      	mov	r2, r0
 8010d42:	693b      	ldr	r3, [r7, #16]
 8010d44:	1ad3      	subs	r3, r2, r3
 8010d46:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	d9f2      	bls.n	8010d34 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8010d4e:	4b12      	ldr	r3, [pc, #72]	@ (8010d98 <SD_read+0xa8>)
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d102      	bne.n	8010d5c <SD_read+0x6c>
      {
        res = RES_ERROR;
 8010d56:	2301      	movs	r3, #1
 8010d58:	75fb      	strb	r3, [r7, #23]
 8010d5a:	e017      	b.n	8010d8c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8010d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8010d98 <SD_read+0xa8>)
 8010d5e:	2200      	movs	r2, #0
 8010d60:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010d62:	f7f1 fdf9 	bl	8002958 <HAL_GetTick>
 8010d66:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010d68:	e007      	b.n	8010d7a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010d6a:	f7ff ff01 	bl	8010b70 <BSP_SD_GetCardState>
 8010d6e:	4603      	mov	r3, r0
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d102      	bne.n	8010d7a <SD_read+0x8a>
          {
            res = RES_OK;
 8010d74:	2300      	movs	r3, #0
 8010d76:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8010d78:	e008      	b.n	8010d8c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010d7a:	f7f1 fded 	bl	8002958 <HAL_GetTick>
 8010d7e:	4602      	mov	r2, r0
 8010d80:	693b      	ldr	r3, [r7, #16]
 8010d82:	1ad3      	subs	r3, r2, r3
 8010d84:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010d88:	4293      	cmp	r3, r2
 8010d8a:	d9ee      	bls.n	8010d6a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d8e:	4618      	mov	r0, r3
 8010d90:	3718      	adds	r7, #24
 8010d92:	46bd      	mov	sp, r7
 8010d94:	bd80      	pop	{r7, pc}
 8010d96:	bf00      	nop
 8010d98:	24001830 	.word	0x24001830

08010d9c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	b086      	sub	sp, #24
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	60b9      	str	r1, [r7, #8]
 8010da4:	607a      	str	r2, [r7, #4]
 8010da6:	603b      	str	r3, [r7, #0]
 8010da8:	4603      	mov	r3, r0
 8010daa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010dac:	2301      	movs	r3, #1
 8010dae:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010db0:	4b24      	ldr	r3, [pc, #144]	@ (8010e44 <SD_write+0xa8>)
 8010db2:	2200      	movs	r2, #0
 8010db4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010db6:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010dba:	f7ff ff33 	bl	8010c24 <SD_CheckStatusWithTimeout>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	da01      	bge.n	8010dc8 <SD_write+0x2c>
  {
    return res;
 8010dc4:	7dfb      	ldrb	r3, [r7, #23]
 8010dc6:	e038      	b.n	8010e3a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010dc8:	683a      	ldr	r2, [r7, #0]
 8010dca:	6879      	ldr	r1, [r7, #4]
 8010dcc:	68b8      	ldr	r0, [r7, #8]
 8010dce:	f7ff feb5 	bl	8010b3c <BSP_SD_WriteBlocks_DMA>
 8010dd2:	4603      	mov	r3, r0
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d12f      	bne.n	8010e38 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8010dd8:	f7f1 fdbe 	bl	8002958 <HAL_GetTick>
 8010ddc:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010dde:	bf00      	nop
 8010de0:	4b18      	ldr	r3, [pc, #96]	@ (8010e44 <SD_write+0xa8>)
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d108      	bne.n	8010dfa <SD_write+0x5e>
 8010de8:	f7f1 fdb6 	bl	8002958 <HAL_GetTick>
 8010dec:	4602      	mov	r2, r0
 8010dee:	693b      	ldr	r3, [r7, #16]
 8010df0:	1ad3      	subs	r3, r2, r3
 8010df2:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010df6:	4293      	cmp	r3, r2
 8010df8:	d9f2      	bls.n	8010de0 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8010dfa:	4b12      	ldr	r3, [pc, #72]	@ (8010e44 <SD_write+0xa8>)
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d102      	bne.n	8010e08 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8010e02:	2301      	movs	r3, #1
 8010e04:	75fb      	strb	r3, [r7, #23]
 8010e06:	e017      	b.n	8010e38 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8010e08:	4b0e      	ldr	r3, [pc, #56]	@ (8010e44 <SD_write+0xa8>)
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010e0e:	f7f1 fda3 	bl	8002958 <HAL_GetTick>
 8010e12:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010e14:	e007      	b.n	8010e26 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010e16:	f7ff feab 	bl	8010b70 <BSP_SD_GetCardState>
 8010e1a:	4603      	mov	r3, r0
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d102      	bne.n	8010e26 <SD_write+0x8a>
          {
            res = RES_OK;
 8010e20:	2300      	movs	r3, #0
 8010e22:	75fb      	strb	r3, [r7, #23]
            break;
 8010e24:	e008      	b.n	8010e38 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010e26:	f7f1 fd97 	bl	8002958 <HAL_GetTick>
 8010e2a:	4602      	mov	r2, r0
 8010e2c:	693b      	ldr	r3, [r7, #16]
 8010e2e:	1ad3      	subs	r3, r2, r3
 8010e30:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010e34:	4293      	cmp	r3, r2
 8010e36:	d9ee      	bls.n	8010e16 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8010e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	3718      	adds	r7, #24
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
 8010e42:	bf00      	nop
 8010e44:	2400182c 	.word	0x2400182c

08010e48 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b08c      	sub	sp, #48	@ 0x30
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	4603      	mov	r3, r0
 8010e50:	603a      	str	r2, [r7, #0]
 8010e52:	71fb      	strb	r3, [r7, #7]
 8010e54:	460b      	mov	r3, r1
 8010e56:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010e58:	2301      	movs	r3, #1
 8010e5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010e5e:	4b25      	ldr	r3, [pc, #148]	@ (8010ef4 <SD_ioctl+0xac>)
 8010e60:	781b      	ldrb	r3, [r3, #0]
 8010e62:	b2db      	uxtb	r3, r3
 8010e64:	f003 0301 	and.w	r3, r3, #1
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d001      	beq.n	8010e70 <SD_ioctl+0x28>
 8010e6c:	2303      	movs	r3, #3
 8010e6e:	e03c      	b.n	8010eea <SD_ioctl+0xa2>

  switch (cmd)
 8010e70:	79bb      	ldrb	r3, [r7, #6]
 8010e72:	2b03      	cmp	r3, #3
 8010e74:	d834      	bhi.n	8010ee0 <SD_ioctl+0x98>
 8010e76:	a201      	add	r2, pc, #4	@ (adr r2, 8010e7c <SD_ioctl+0x34>)
 8010e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e7c:	08010e8d 	.word	0x08010e8d
 8010e80:	08010e95 	.word	0x08010e95
 8010e84:	08010ead 	.word	0x08010ead
 8010e88:	08010ec7 	.word	0x08010ec7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010e92:	e028      	b.n	8010ee6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010e94:	f107 0308 	add.w	r3, r7, #8
 8010e98:	4618      	mov	r0, r3
 8010e9a:	f7ff fe79 	bl	8010b90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010e9e:	6a3a      	ldr	r2, [r7, #32]
 8010ea0:	683b      	ldr	r3, [r7, #0]
 8010ea2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010eaa:	e01c      	b.n	8010ee6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010eac:	f107 0308 	add.w	r3, r7, #8
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f7ff fe6d 	bl	8010b90 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eb8:	b29a      	uxth	r2, r3
 8010eba:	683b      	ldr	r3, [r7, #0]
 8010ebc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010ec4:	e00f      	b.n	8010ee6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010ec6:	f107 0308 	add.w	r3, r7, #8
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f7ff fe60 	bl	8010b90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed2:	0a5a      	lsrs	r2, r3, #9
 8010ed4:	683b      	ldr	r3, [r7, #0]
 8010ed6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010ed8:	2300      	movs	r3, #0
 8010eda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010ede:	e002      	b.n	8010ee6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010ee0:	2304      	movs	r3, #4
 8010ee2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8010ee6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3730      	adds	r7, #48	@ 0x30
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}
 8010ef2:	bf00      	nop
 8010ef4:	24000019 	.word	0x24000019

08010ef8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8010ef8:	b480      	push	{r7}
 8010efa:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8010efc:	4b03      	ldr	r3, [pc, #12]	@ (8010f0c <BSP_SD_WriteCpltCallback+0x14>)
 8010efe:	2201      	movs	r2, #1
 8010f00:	601a      	str	r2, [r3, #0]
}
 8010f02:	bf00      	nop
 8010f04:	46bd      	mov	sp, r7
 8010f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0a:	4770      	bx	lr
 8010f0c:	2400182c 	.word	0x2400182c

08010f10 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8010f10:	b480      	push	{r7}
 8010f12:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8010f14:	4b03      	ldr	r3, [pc, #12]	@ (8010f24 <BSP_SD_ReadCpltCallback+0x14>)
 8010f16:	2201      	movs	r2, #1
 8010f18:	601a      	str	r2, [r3, #0]
}
 8010f1a:	bf00      	nop
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f22:	4770      	bx	lr
 8010f24:	24001830 	.word	0x24001830

08010f28 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b084      	sub	sp, #16
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	4603      	mov	r3, r0
 8010f30:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8010f32:	79fb      	ldrb	r3, [r7, #7]
 8010f34:	4a08      	ldr	r2, [pc, #32]	@ (8010f58 <disk_status+0x30>)
 8010f36:	009b      	lsls	r3, r3, #2
 8010f38:	4413      	add	r3, r2
 8010f3a:	685b      	ldr	r3, [r3, #4]
 8010f3c:	685b      	ldr	r3, [r3, #4]
 8010f3e:	79fa      	ldrb	r2, [r7, #7]
 8010f40:	4905      	ldr	r1, [pc, #20]	@ (8010f58 <disk_status+0x30>)
 8010f42:	440a      	add	r2, r1
 8010f44:	7a12      	ldrb	r2, [r2, #8]
 8010f46:	4610      	mov	r0, r2
 8010f48:	4798      	blx	r3
 8010f4a:	4603      	mov	r3, r0
 8010f4c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8010f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	3710      	adds	r7, #16
 8010f54:	46bd      	mov	sp, r7
 8010f56:	bd80      	pop	{r7, pc}
 8010f58:	24001a5c 	.word	0x24001a5c

08010f5c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b084      	sub	sp, #16
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	4603      	mov	r3, r0
 8010f64:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8010f66:	2300      	movs	r3, #0
 8010f68:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010f6a:	79fb      	ldrb	r3, [r7, #7]
 8010f6c:	4a0e      	ldr	r2, [pc, #56]	@ (8010fa8 <disk_initialize+0x4c>)
 8010f6e:	5cd3      	ldrb	r3, [r2, r3]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d114      	bne.n	8010f9e <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8010f74:	79fb      	ldrb	r3, [r7, #7]
 8010f76:	4a0c      	ldr	r2, [pc, #48]	@ (8010fa8 <disk_initialize+0x4c>)
 8010f78:	009b      	lsls	r3, r3, #2
 8010f7a:	4413      	add	r3, r2
 8010f7c:	685b      	ldr	r3, [r3, #4]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	79fa      	ldrb	r2, [r7, #7]
 8010f82:	4909      	ldr	r1, [pc, #36]	@ (8010fa8 <disk_initialize+0x4c>)
 8010f84:	440a      	add	r2, r1
 8010f86:	7a12      	ldrb	r2, [r2, #8]
 8010f88:	4610      	mov	r0, r2
 8010f8a:	4798      	blx	r3
 8010f8c:	4603      	mov	r3, r0
 8010f8e:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8010f90:	7bfb      	ldrb	r3, [r7, #15]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d103      	bne.n	8010f9e <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8010f96:	79fb      	ldrb	r3, [r7, #7]
 8010f98:	4a03      	ldr	r2, [pc, #12]	@ (8010fa8 <disk_initialize+0x4c>)
 8010f9a:	2101      	movs	r1, #1
 8010f9c:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8010f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	3710      	adds	r7, #16
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd80      	pop	{r7, pc}
 8010fa8:	24001a5c 	.word	0x24001a5c

08010fac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8010fac:	b590      	push	{r4, r7, lr}
 8010fae:	b087      	sub	sp, #28
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	60b9      	str	r1, [r7, #8]
 8010fb4:	607a      	str	r2, [r7, #4]
 8010fb6:	603b      	str	r3, [r7, #0]
 8010fb8:	4603      	mov	r3, r0
 8010fba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8010fbc:	7bfb      	ldrb	r3, [r7, #15]
 8010fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8010fe8 <disk_read+0x3c>)
 8010fc0:	009b      	lsls	r3, r3, #2
 8010fc2:	4413      	add	r3, r2
 8010fc4:	685b      	ldr	r3, [r3, #4]
 8010fc6:	689c      	ldr	r4, [r3, #8]
 8010fc8:	7bfb      	ldrb	r3, [r7, #15]
 8010fca:	4a07      	ldr	r2, [pc, #28]	@ (8010fe8 <disk_read+0x3c>)
 8010fcc:	4413      	add	r3, r2
 8010fce:	7a18      	ldrb	r0, [r3, #8]
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	687a      	ldr	r2, [r7, #4]
 8010fd4:	68b9      	ldr	r1, [r7, #8]
 8010fd6:	47a0      	blx	r4
 8010fd8:	4603      	mov	r3, r0
 8010fda:	75fb      	strb	r3, [r7, #23]
  return res;
 8010fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fde:	4618      	mov	r0, r3
 8010fe0:	371c      	adds	r7, #28
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd90      	pop	{r4, r7, pc}
 8010fe6:	bf00      	nop
 8010fe8:	24001a5c 	.word	0x24001a5c

08010fec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8010fec:	b590      	push	{r4, r7, lr}
 8010fee:	b087      	sub	sp, #28
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	60b9      	str	r1, [r7, #8]
 8010ff4:	607a      	str	r2, [r7, #4]
 8010ff6:	603b      	str	r3, [r7, #0]
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8010ffc:	7bfb      	ldrb	r3, [r7, #15]
 8010ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8011028 <disk_write+0x3c>)
 8011000:	009b      	lsls	r3, r3, #2
 8011002:	4413      	add	r3, r2
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	68dc      	ldr	r4, [r3, #12]
 8011008:	7bfb      	ldrb	r3, [r7, #15]
 801100a:	4a07      	ldr	r2, [pc, #28]	@ (8011028 <disk_write+0x3c>)
 801100c:	4413      	add	r3, r2
 801100e:	7a18      	ldrb	r0, [r3, #8]
 8011010:	683b      	ldr	r3, [r7, #0]
 8011012:	687a      	ldr	r2, [r7, #4]
 8011014:	68b9      	ldr	r1, [r7, #8]
 8011016:	47a0      	blx	r4
 8011018:	4603      	mov	r3, r0
 801101a:	75fb      	strb	r3, [r7, #23]
  return res;
 801101c:	7dfb      	ldrb	r3, [r7, #23]
}
 801101e:	4618      	mov	r0, r3
 8011020:	371c      	adds	r7, #28
 8011022:	46bd      	mov	sp, r7
 8011024:	bd90      	pop	{r4, r7, pc}
 8011026:	bf00      	nop
 8011028:	24001a5c 	.word	0x24001a5c

0801102c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801102c:	b580      	push	{r7, lr}
 801102e:	b084      	sub	sp, #16
 8011030:	af00      	add	r7, sp, #0
 8011032:	4603      	mov	r3, r0
 8011034:	603a      	str	r2, [r7, #0]
 8011036:	71fb      	strb	r3, [r7, #7]
 8011038:	460b      	mov	r3, r1
 801103a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801103c:	79fb      	ldrb	r3, [r7, #7]
 801103e:	4a09      	ldr	r2, [pc, #36]	@ (8011064 <disk_ioctl+0x38>)
 8011040:	009b      	lsls	r3, r3, #2
 8011042:	4413      	add	r3, r2
 8011044:	685b      	ldr	r3, [r3, #4]
 8011046:	691b      	ldr	r3, [r3, #16]
 8011048:	79fa      	ldrb	r2, [r7, #7]
 801104a:	4906      	ldr	r1, [pc, #24]	@ (8011064 <disk_ioctl+0x38>)
 801104c:	440a      	add	r2, r1
 801104e:	7a10      	ldrb	r0, [r2, #8]
 8011050:	79b9      	ldrb	r1, [r7, #6]
 8011052:	683a      	ldr	r2, [r7, #0]
 8011054:	4798      	blx	r3
 8011056:	4603      	mov	r3, r0
 8011058:	73fb      	strb	r3, [r7, #15]
  return res;
 801105a:	7bfb      	ldrb	r3, [r7, #15]
}
 801105c:	4618      	mov	r0, r3
 801105e:	3710      	adds	r7, #16
 8011060:	46bd      	mov	sp, r7
 8011062:	bd80      	pop	{r7, pc}
 8011064:	24001a5c 	.word	0x24001a5c

08011068 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011068:	b480      	push	{r7}
 801106a:	b085      	sub	sp, #20
 801106c:	af00      	add	r7, sp, #0
 801106e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	3301      	adds	r3, #1
 8011074:	781b      	ldrb	r3, [r3, #0]
 8011076:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011078:	89fb      	ldrh	r3, [r7, #14]
 801107a:	021b      	lsls	r3, r3, #8
 801107c:	b21a      	sxth	r2, r3
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	781b      	ldrb	r3, [r3, #0]
 8011082:	b21b      	sxth	r3, r3
 8011084:	4313      	orrs	r3, r2
 8011086:	b21b      	sxth	r3, r3
 8011088:	81fb      	strh	r3, [r7, #14]
	return rv;
 801108a:	89fb      	ldrh	r3, [r7, #14]
}
 801108c:	4618      	mov	r0, r3
 801108e:	3714      	adds	r7, #20
 8011090:	46bd      	mov	sp, r7
 8011092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011096:	4770      	bx	lr

08011098 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011098:	b480      	push	{r7}
 801109a:	b085      	sub	sp, #20
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	3303      	adds	r3, #3
 80110a4:	781b      	ldrb	r3, [r3, #0]
 80110a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	021b      	lsls	r3, r3, #8
 80110ac:	687a      	ldr	r2, [r7, #4]
 80110ae:	3202      	adds	r2, #2
 80110b0:	7812      	ldrb	r2, [r2, #0]
 80110b2:	4313      	orrs	r3, r2
 80110b4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	021b      	lsls	r3, r3, #8
 80110ba:	687a      	ldr	r2, [r7, #4]
 80110bc:	3201      	adds	r2, #1
 80110be:	7812      	ldrb	r2, [r2, #0]
 80110c0:	4313      	orrs	r3, r2
 80110c2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	021b      	lsls	r3, r3, #8
 80110c8:	687a      	ldr	r2, [r7, #4]
 80110ca:	7812      	ldrb	r2, [r2, #0]
 80110cc:	4313      	orrs	r3, r2
 80110ce:	60fb      	str	r3, [r7, #12]
	return rv;
 80110d0:	68fb      	ldr	r3, [r7, #12]
}
 80110d2:	4618      	mov	r0, r3
 80110d4:	3714      	adds	r7, #20
 80110d6:	46bd      	mov	sp, r7
 80110d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110dc:	4770      	bx	lr
	...

080110e0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80110e0:	b480      	push	{r7}
 80110e2:	b085      	sub	sp, #20
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80110e8:	2300      	movs	r3, #0
 80110ea:	60fb      	str	r3, [r7, #12]
 80110ec:	e010      	b.n	8011110 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80110ee:	4a0d      	ldr	r2, [pc, #52]	@ (8011124 <clear_lock+0x44>)
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	011b      	lsls	r3, r3, #4
 80110f4:	4413      	add	r3, r2
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	687a      	ldr	r2, [r7, #4]
 80110fa:	429a      	cmp	r2, r3
 80110fc:	d105      	bne.n	801110a <clear_lock+0x2a>
 80110fe:	4a09      	ldr	r2, [pc, #36]	@ (8011124 <clear_lock+0x44>)
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	011b      	lsls	r3, r3, #4
 8011104:	4413      	add	r3, r2
 8011106:	2200      	movs	r2, #0
 8011108:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	3301      	adds	r3, #1
 801110e:	60fb      	str	r3, [r7, #12]
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	2b01      	cmp	r3, #1
 8011114:	d9eb      	bls.n	80110ee <clear_lock+0xe>
	}
}
 8011116:	bf00      	nop
 8011118:	bf00      	nop
 801111a:	3714      	adds	r7, #20
 801111c:	46bd      	mov	sp, r7
 801111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011122:	4770      	bx	lr
 8011124:	2400183c 	.word	0x2400183c

08011128 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011128:	b580      	push	{r7, lr}
 801112a:	b086      	sub	sp, #24
 801112c:	af00      	add	r7, sp, #0
 801112e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011130:	2300      	movs	r3, #0
 8011132:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	78db      	ldrb	r3, [r3, #3]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d034      	beq.n	80111a6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011140:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	7858      	ldrb	r0, [r3, #1]
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801114c:	2301      	movs	r3, #1
 801114e:	697a      	ldr	r2, [r7, #20]
 8011150:	f7ff ff4c 	bl	8010fec <disk_write>
 8011154:	4603      	mov	r3, r0
 8011156:	2b00      	cmp	r3, #0
 8011158:	d002      	beq.n	8011160 <sync_window+0x38>
			res = FR_DISK_ERR;
 801115a:	2301      	movs	r3, #1
 801115c:	73fb      	strb	r3, [r7, #15]
 801115e:	e022      	b.n	80111a6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	2200      	movs	r2, #0
 8011164:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801116a:	697a      	ldr	r2, [r7, #20]
 801116c:	1ad2      	subs	r2, r2, r3
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6a1b      	ldr	r3, [r3, #32]
 8011172:	429a      	cmp	r2, r3
 8011174:	d217      	bcs.n	80111a6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	789b      	ldrb	r3, [r3, #2]
 801117a:	613b      	str	r3, [r7, #16]
 801117c:	e010      	b.n	80111a0 <sync_window+0x78>
					wsect += fs->fsize;
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6a1b      	ldr	r3, [r3, #32]
 8011182:	697a      	ldr	r2, [r7, #20]
 8011184:	4413      	add	r3, r2
 8011186:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	7858      	ldrb	r0, [r3, #1]
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011192:	2301      	movs	r3, #1
 8011194:	697a      	ldr	r2, [r7, #20]
 8011196:	f7ff ff29 	bl	8010fec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801119a:	693b      	ldr	r3, [r7, #16]
 801119c:	3b01      	subs	r3, #1
 801119e:	613b      	str	r3, [r7, #16]
 80111a0:	693b      	ldr	r3, [r7, #16]
 80111a2:	2b01      	cmp	r3, #1
 80111a4:	d8eb      	bhi.n	801117e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80111a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80111a8:	4618      	mov	r0, r3
 80111aa:	3718      	adds	r7, #24
 80111ac:	46bd      	mov	sp, r7
 80111ae:	bd80      	pop	{r7, pc}

080111b0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b084      	sub	sp, #16
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
 80111b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80111ba:	2300      	movs	r3, #0
 80111bc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111c2:	683a      	ldr	r2, [r7, #0]
 80111c4:	429a      	cmp	r2, r3
 80111c6:	d01b      	beq.n	8011200 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80111c8:	6878      	ldr	r0, [r7, #4]
 80111ca:	f7ff ffad 	bl	8011128 <sync_window>
 80111ce:	4603      	mov	r3, r0
 80111d0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80111d2:	7bfb      	ldrb	r3, [r7, #15]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d113      	bne.n	8011200 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	7858      	ldrb	r0, [r3, #1]
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80111e2:	2301      	movs	r3, #1
 80111e4:	683a      	ldr	r2, [r7, #0]
 80111e6:	f7ff fee1 	bl	8010fac <disk_read>
 80111ea:	4603      	mov	r3, r0
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d004      	beq.n	80111fa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80111f0:	f04f 33ff 	mov.w	r3, #4294967295
 80111f4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80111f6:	2301      	movs	r3, #1
 80111f8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	683a      	ldr	r2, [r7, #0]
 80111fe:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8011200:	7bfb      	ldrb	r3, [r7, #15]
}
 8011202:	4618      	mov	r0, r3
 8011204:	3710      	adds	r7, #16
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}

0801120a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801120a:	b580      	push	{r7, lr}
 801120c:	b086      	sub	sp, #24
 801120e:	af00      	add	r7, sp, #0
 8011210:	6078      	str	r0, [r7, #4]
 8011212:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	2b01      	cmp	r3, #1
 801121e:	d904      	bls.n	801122a <get_fat+0x20>
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	69db      	ldr	r3, [r3, #28]
 8011224:	683a      	ldr	r2, [r7, #0]
 8011226:	429a      	cmp	r2, r3
 8011228:	d302      	bcc.n	8011230 <get_fat+0x26>
		val = 1;	/* Internal error */
 801122a:	2301      	movs	r3, #1
 801122c:	617b      	str	r3, [r7, #20]
 801122e:	e0ba      	b.n	80113a6 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011230:	f04f 33ff 	mov.w	r3, #4294967295
 8011234:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011236:	693b      	ldr	r3, [r7, #16]
 8011238:	781b      	ldrb	r3, [r3, #0]
 801123a:	2b03      	cmp	r3, #3
 801123c:	f000 8082 	beq.w	8011344 <get_fat+0x13a>
 8011240:	2b03      	cmp	r3, #3
 8011242:	f300 80a6 	bgt.w	8011392 <get_fat+0x188>
 8011246:	2b01      	cmp	r3, #1
 8011248:	d002      	beq.n	8011250 <get_fat+0x46>
 801124a:	2b02      	cmp	r3, #2
 801124c:	d055      	beq.n	80112fa <get_fat+0xf0>
 801124e:	e0a0      	b.n	8011392 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011250:	683b      	ldr	r3, [r7, #0]
 8011252:	60fb      	str	r3, [r7, #12]
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	085b      	lsrs	r3, r3, #1
 8011258:	68fa      	ldr	r2, [r7, #12]
 801125a:	4413      	add	r3, r2
 801125c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011262:	693b      	ldr	r3, [r7, #16]
 8011264:	899b      	ldrh	r3, [r3, #12]
 8011266:	4619      	mov	r1, r3
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	fbb3 f3f1 	udiv	r3, r3, r1
 801126e:	4413      	add	r3, r2
 8011270:	4619      	mov	r1, r3
 8011272:	6938      	ldr	r0, [r7, #16]
 8011274:	f7ff ff9c 	bl	80111b0 <move_window>
 8011278:	4603      	mov	r3, r0
 801127a:	2b00      	cmp	r3, #0
 801127c:	f040 808c 	bne.w	8011398 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	1c5a      	adds	r2, r3, #1
 8011284:	60fa      	str	r2, [r7, #12]
 8011286:	693a      	ldr	r2, [r7, #16]
 8011288:	8992      	ldrh	r2, [r2, #12]
 801128a:	fbb3 f1f2 	udiv	r1, r3, r2
 801128e:	fb01 f202 	mul.w	r2, r1, r2
 8011292:	1a9b      	subs	r3, r3, r2
 8011294:	693a      	ldr	r2, [r7, #16]
 8011296:	4413      	add	r3, r2
 8011298:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801129c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801129e:	693b      	ldr	r3, [r7, #16]
 80112a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80112a2:	693b      	ldr	r3, [r7, #16]
 80112a4:	899b      	ldrh	r3, [r3, #12]
 80112a6:	4619      	mov	r1, r3
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80112ae:	4413      	add	r3, r2
 80112b0:	4619      	mov	r1, r3
 80112b2:	6938      	ldr	r0, [r7, #16]
 80112b4:	f7ff ff7c 	bl	80111b0 <move_window>
 80112b8:	4603      	mov	r3, r0
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d16e      	bne.n	801139c <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 80112be:	693b      	ldr	r3, [r7, #16]
 80112c0:	899b      	ldrh	r3, [r3, #12]
 80112c2:	461a      	mov	r2, r3
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80112ca:	fb01 f202 	mul.w	r2, r1, r2
 80112ce:	1a9b      	subs	r3, r3, r2
 80112d0:	693a      	ldr	r2, [r7, #16]
 80112d2:	4413      	add	r3, r2
 80112d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80112d8:	021b      	lsls	r3, r3, #8
 80112da:	68ba      	ldr	r2, [r7, #8]
 80112dc:	4313      	orrs	r3, r2
 80112de:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80112e0:	683b      	ldr	r3, [r7, #0]
 80112e2:	f003 0301 	and.w	r3, r3, #1
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d002      	beq.n	80112f0 <get_fat+0xe6>
 80112ea:	68bb      	ldr	r3, [r7, #8]
 80112ec:	091b      	lsrs	r3, r3, #4
 80112ee:	e002      	b.n	80112f6 <get_fat+0xec>
 80112f0:	68bb      	ldr	r3, [r7, #8]
 80112f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80112f6:	617b      	str	r3, [r7, #20]
			break;
 80112f8:	e055      	b.n	80113a6 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80112fa:	693b      	ldr	r3, [r7, #16]
 80112fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80112fe:	693b      	ldr	r3, [r7, #16]
 8011300:	899b      	ldrh	r3, [r3, #12]
 8011302:	085b      	lsrs	r3, r3, #1
 8011304:	b29b      	uxth	r3, r3
 8011306:	4619      	mov	r1, r3
 8011308:	683b      	ldr	r3, [r7, #0]
 801130a:	fbb3 f3f1 	udiv	r3, r3, r1
 801130e:	4413      	add	r3, r2
 8011310:	4619      	mov	r1, r3
 8011312:	6938      	ldr	r0, [r7, #16]
 8011314:	f7ff ff4c 	bl	80111b0 <move_window>
 8011318:	4603      	mov	r3, r0
 801131a:	2b00      	cmp	r3, #0
 801131c:	d140      	bne.n	80113a0 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801131e:	693b      	ldr	r3, [r7, #16]
 8011320:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	005b      	lsls	r3, r3, #1
 8011328:	693a      	ldr	r2, [r7, #16]
 801132a:	8992      	ldrh	r2, [r2, #12]
 801132c:	fbb3 f0f2 	udiv	r0, r3, r2
 8011330:	fb00 f202 	mul.w	r2, r0, r2
 8011334:	1a9b      	subs	r3, r3, r2
 8011336:	440b      	add	r3, r1
 8011338:	4618      	mov	r0, r3
 801133a:	f7ff fe95 	bl	8011068 <ld_word>
 801133e:	4603      	mov	r3, r0
 8011340:	617b      	str	r3, [r7, #20]
			break;
 8011342:	e030      	b.n	80113a6 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011344:	693b      	ldr	r3, [r7, #16]
 8011346:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011348:	693b      	ldr	r3, [r7, #16]
 801134a:	899b      	ldrh	r3, [r3, #12]
 801134c:	089b      	lsrs	r3, r3, #2
 801134e:	b29b      	uxth	r3, r3
 8011350:	4619      	mov	r1, r3
 8011352:	683b      	ldr	r3, [r7, #0]
 8011354:	fbb3 f3f1 	udiv	r3, r3, r1
 8011358:	4413      	add	r3, r2
 801135a:	4619      	mov	r1, r3
 801135c:	6938      	ldr	r0, [r7, #16]
 801135e:	f7ff ff27 	bl	80111b0 <move_window>
 8011362:	4603      	mov	r3, r0
 8011364:	2b00      	cmp	r3, #0
 8011366:	d11d      	bne.n	80113a4 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011368:	693b      	ldr	r3, [r7, #16]
 801136a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	009b      	lsls	r3, r3, #2
 8011372:	693a      	ldr	r2, [r7, #16]
 8011374:	8992      	ldrh	r2, [r2, #12]
 8011376:	fbb3 f0f2 	udiv	r0, r3, r2
 801137a:	fb00 f202 	mul.w	r2, r0, r2
 801137e:	1a9b      	subs	r3, r3, r2
 8011380:	440b      	add	r3, r1
 8011382:	4618      	mov	r0, r3
 8011384:	f7ff fe88 	bl	8011098 <ld_dword>
 8011388:	4603      	mov	r3, r0
 801138a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801138e:	617b      	str	r3, [r7, #20]
			break;
 8011390:	e009      	b.n	80113a6 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011392:	2301      	movs	r3, #1
 8011394:	617b      	str	r3, [r7, #20]
 8011396:	e006      	b.n	80113a6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011398:	bf00      	nop
 801139a:	e004      	b.n	80113a6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801139c:	bf00      	nop
 801139e:	e002      	b.n	80113a6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80113a0:	bf00      	nop
 80113a2:	e000      	b.n	80113a6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80113a4:	bf00      	nop
		}
	}

	return val;
 80113a6:	697b      	ldr	r3, [r7, #20]
}
 80113a8:	4618      	mov	r0, r3
 80113aa:	3718      	adds	r7, #24
 80113ac:	46bd      	mov	sp, r7
 80113ae:	bd80      	pop	{r7, pc}

080113b0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b087      	sub	sp, #28
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80113b8:	f04f 33ff 	mov.w	r3, #4294967295
 80113bc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d031      	beq.n	801142a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	617b      	str	r3, [r7, #20]
 80113cc:	e002      	b.n	80113d4 <get_ldnumber+0x24>
 80113ce:	697b      	ldr	r3, [r7, #20]
 80113d0:	3301      	adds	r3, #1
 80113d2:	617b      	str	r3, [r7, #20]
 80113d4:	697b      	ldr	r3, [r7, #20]
 80113d6:	781b      	ldrb	r3, [r3, #0]
 80113d8:	2b1f      	cmp	r3, #31
 80113da:	d903      	bls.n	80113e4 <get_ldnumber+0x34>
 80113dc:	697b      	ldr	r3, [r7, #20]
 80113de:	781b      	ldrb	r3, [r3, #0]
 80113e0:	2b3a      	cmp	r3, #58	@ 0x3a
 80113e2:	d1f4      	bne.n	80113ce <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80113e4:	697b      	ldr	r3, [r7, #20]
 80113e6:	781b      	ldrb	r3, [r3, #0]
 80113e8:	2b3a      	cmp	r3, #58	@ 0x3a
 80113ea:	d11c      	bne.n	8011426 <get_ldnumber+0x76>
			tp = *path;
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	1c5a      	adds	r2, r3, #1
 80113f6:	60fa      	str	r2, [r7, #12]
 80113f8:	781b      	ldrb	r3, [r3, #0]
 80113fa:	3b30      	subs	r3, #48	@ 0x30
 80113fc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80113fe:	68bb      	ldr	r3, [r7, #8]
 8011400:	2b09      	cmp	r3, #9
 8011402:	d80e      	bhi.n	8011422 <get_ldnumber+0x72>
 8011404:	68fa      	ldr	r2, [r7, #12]
 8011406:	697b      	ldr	r3, [r7, #20]
 8011408:	429a      	cmp	r2, r3
 801140a:	d10a      	bne.n	8011422 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801140c:	68bb      	ldr	r3, [r7, #8]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d107      	bne.n	8011422 <get_ldnumber+0x72>
					vol = (int)i;
 8011412:	68bb      	ldr	r3, [r7, #8]
 8011414:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011416:	697b      	ldr	r3, [r7, #20]
 8011418:	3301      	adds	r3, #1
 801141a:	617b      	str	r3, [r7, #20]
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	697a      	ldr	r2, [r7, #20]
 8011420:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	e002      	b.n	801142c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011426:	2300      	movs	r3, #0
 8011428:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801142a:	693b      	ldr	r3, [r7, #16]
}
 801142c:	4618      	mov	r0, r3
 801142e:	371c      	adds	r7, #28
 8011430:	46bd      	mov	sp, r7
 8011432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011436:	4770      	bx	lr

08011438 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
 8011440:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2200      	movs	r2, #0
 8011446:	70da      	strb	r2, [r3, #3]
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	f04f 32ff 	mov.w	r2, #4294967295
 801144e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011450:	6839      	ldr	r1, [r7, #0]
 8011452:	6878      	ldr	r0, [r7, #4]
 8011454:	f7ff feac 	bl	80111b0 <move_window>
 8011458:	4603      	mov	r3, r0
 801145a:	2b00      	cmp	r3, #0
 801145c:	d001      	beq.n	8011462 <check_fs+0x2a>
 801145e:	2304      	movs	r3, #4
 8011460:	e038      	b.n	80114d4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	3338      	adds	r3, #56	@ 0x38
 8011466:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801146a:	4618      	mov	r0, r3
 801146c:	f7ff fdfc 	bl	8011068 <ld_word>
 8011470:	4603      	mov	r3, r0
 8011472:	461a      	mov	r2, r3
 8011474:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011478:	429a      	cmp	r2, r3
 801147a:	d001      	beq.n	8011480 <check_fs+0x48>
 801147c:	2303      	movs	r3, #3
 801147e:	e029      	b.n	80114d4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011486:	2be9      	cmp	r3, #233	@ 0xe9
 8011488:	d009      	beq.n	801149e <check_fs+0x66>
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011490:	2beb      	cmp	r3, #235	@ 0xeb
 8011492:	d11e      	bne.n	80114d2 <check_fs+0x9a>
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801149a:	2b90      	cmp	r3, #144	@ 0x90
 801149c:	d119      	bne.n	80114d2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	3338      	adds	r3, #56	@ 0x38
 80114a2:	3336      	adds	r3, #54	@ 0x36
 80114a4:	4618      	mov	r0, r3
 80114a6:	f7ff fdf7 	bl	8011098 <ld_dword>
 80114aa:	4603      	mov	r3, r0
 80114ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80114b0:	4a0a      	ldr	r2, [pc, #40]	@ (80114dc <check_fs+0xa4>)
 80114b2:	4293      	cmp	r3, r2
 80114b4:	d101      	bne.n	80114ba <check_fs+0x82>
 80114b6:	2300      	movs	r3, #0
 80114b8:	e00c      	b.n	80114d4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	3338      	adds	r3, #56	@ 0x38
 80114be:	3352      	adds	r3, #82	@ 0x52
 80114c0:	4618      	mov	r0, r3
 80114c2:	f7ff fde9 	bl	8011098 <ld_dword>
 80114c6:	4603      	mov	r3, r0
 80114c8:	4a05      	ldr	r2, [pc, #20]	@ (80114e0 <check_fs+0xa8>)
 80114ca:	4293      	cmp	r3, r2
 80114cc:	d101      	bne.n	80114d2 <check_fs+0x9a>
 80114ce:	2300      	movs	r3, #0
 80114d0:	e000      	b.n	80114d4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80114d2:	2302      	movs	r3, #2
}
 80114d4:	4618      	mov	r0, r3
 80114d6:	3708      	adds	r7, #8
 80114d8:	46bd      	mov	sp, r7
 80114da:	bd80      	pop	{r7, pc}
 80114dc:	00544146 	.word	0x00544146
 80114e0:	33544146 	.word	0x33544146

080114e4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b096      	sub	sp, #88	@ 0x58
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	60f8      	str	r0, [r7, #12]
 80114ec:	60b9      	str	r1, [r7, #8]
 80114ee:	4613      	mov	r3, r2
 80114f0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80114f2:	68bb      	ldr	r3, [r7, #8]
 80114f4:	2200      	movs	r2, #0
 80114f6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80114f8:	68f8      	ldr	r0, [r7, #12]
 80114fa:	f7ff ff59 	bl	80113b0 <get_ldnumber>
 80114fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011502:	2b00      	cmp	r3, #0
 8011504:	da01      	bge.n	801150a <find_volume+0x26>
 8011506:	230b      	movs	r3, #11
 8011508:	e27f      	b.n	8011a0a <find_volume+0x526>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801150a:	4a9e      	ldr	r2, [pc, #632]	@ (8011784 <find_volume+0x2a0>)
 801150c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801150e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011512:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011516:	2b00      	cmp	r3, #0
 8011518:	d101      	bne.n	801151e <find_volume+0x3a>
 801151a:	230c      	movs	r3, #12
 801151c:	e275      	b.n	8011a0a <find_volume+0x526>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801151e:	68bb      	ldr	r3, [r7, #8]
 8011520:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011522:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011524:	79fb      	ldrb	r3, [r7, #7]
 8011526:	f023 0301 	bic.w	r3, r3, #1
 801152a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801152c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801152e:	781b      	ldrb	r3, [r3, #0]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d01a      	beq.n	801156a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011536:	785b      	ldrb	r3, [r3, #1]
 8011538:	4618      	mov	r0, r3
 801153a:	f7ff fcf5 	bl	8010f28 <disk_status>
 801153e:	4603      	mov	r3, r0
 8011540:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011544:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011548:	f003 0301 	and.w	r3, r3, #1
 801154c:	2b00      	cmp	r3, #0
 801154e:	d10c      	bne.n	801156a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011550:	79fb      	ldrb	r3, [r7, #7]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d007      	beq.n	8011566 <find_volume+0x82>
 8011556:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801155a:	f003 0304 	and.w	r3, r3, #4
 801155e:	2b00      	cmp	r3, #0
 8011560:	d001      	beq.n	8011566 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011562:	230a      	movs	r3, #10
 8011564:	e251      	b.n	8011a0a <find_volume+0x526>
			}
			return FR_OK;				/* The file system object is valid */
 8011566:	2300      	movs	r3, #0
 8011568:	e24f      	b.n	8011a0a <find_volume+0x526>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801156a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801156c:	2200      	movs	r2, #0
 801156e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011570:	4a85      	ldr	r2, [pc, #532]	@ (8011788 <find_volume+0x2a4>)
 8011572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011574:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8011578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801157a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801157c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801157e:	785b      	ldrb	r3, [r3, #1]
 8011580:	4618      	mov	r0, r3
 8011582:	f7ff fceb 	bl	8010f5c <disk_initialize>
 8011586:	4603      	mov	r3, r0
 8011588:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801158c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011590:	f003 0301 	and.w	r3, r3, #1
 8011594:	2b00      	cmp	r3, #0
 8011596:	d001      	beq.n	801159c <find_volume+0xb8>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011598:	2303      	movs	r3, #3
 801159a:	e236      	b.n	8011a0a <find_volume+0x526>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801159c:	79fb      	ldrb	r3, [r7, #7]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d007      	beq.n	80115b2 <find_volume+0xce>
 80115a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80115a6:	f003 0304 	and.w	r3, r3, #4
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d001      	beq.n	80115b2 <find_volume+0xce>
		return FR_WRITE_PROTECTED;
 80115ae:	230a      	movs	r3, #10
 80115b0:	e22b      	b.n	8011a0a <find_volume+0x526>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80115b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115b4:	7858      	ldrb	r0, [r3, #1]
 80115b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115b8:	330c      	adds	r3, #12
 80115ba:	461a      	mov	r2, r3
 80115bc:	2102      	movs	r1, #2
 80115be:	f7ff fd35 	bl	801102c <disk_ioctl>
 80115c2:	4603      	mov	r3, r0
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d001      	beq.n	80115cc <find_volume+0xe8>
 80115c8:	2301      	movs	r3, #1
 80115ca:	e21e      	b.n	8011a0a <find_volume+0x526>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80115cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115ce:	899b      	ldrh	r3, [r3, #12]
 80115d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80115d4:	d80d      	bhi.n	80115f2 <find_volume+0x10e>
 80115d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115d8:	899b      	ldrh	r3, [r3, #12]
 80115da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80115de:	d308      	bcc.n	80115f2 <find_volume+0x10e>
 80115e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115e2:	899b      	ldrh	r3, [r3, #12]
 80115e4:	461a      	mov	r2, r3
 80115e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115e8:	899b      	ldrh	r3, [r3, #12]
 80115ea:	3b01      	subs	r3, #1
 80115ec:	4013      	ands	r3, r2
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d001      	beq.n	80115f6 <find_volume+0x112>
 80115f2:	2301      	movs	r3, #1
 80115f4:	e209      	b.n	8011a0a <find_volume+0x526>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80115f6:	2300      	movs	r3, #0
 80115f8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80115fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80115fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80115fe:	f7ff ff1b 	bl	8011438 <check_fs>
 8011602:	4603      	mov	r3, r0
 8011604:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011608:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801160c:	2b02      	cmp	r3, #2
 801160e:	d00a      	beq.n	8011626 <find_volume+0x142>
 8011610:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011614:	2b01      	cmp	r3, #1
 8011616:	d85b      	bhi.n	80116d0 <find_volume+0x1ec>
 8011618:	4a5b      	ldr	r2, [pc, #364]	@ (8011788 <find_volume+0x2a4>)
 801161a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801161c:	005b      	lsls	r3, r3, #1
 801161e:	4413      	add	r3, r2
 8011620:	785b      	ldrb	r3, [r3, #1]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d054      	beq.n	80116d0 <find_volume+0x1ec>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011626:	2300      	movs	r3, #0
 8011628:	643b      	str	r3, [r7, #64]	@ 0x40
 801162a:	e01e      	b.n	801166a <find_volume+0x186>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801162c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801162e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8011632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011634:	011b      	lsls	r3, r3, #4
 8011636:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801163a:	4413      	add	r3, r2
 801163c:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801163e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011640:	3304      	adds	r3, #4
 8011642:	781b      	ldrb	r3, [r3, #0]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d006      	beq.n	8011656 <find_volume+0x172>
 8011648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801164a:	3308      	adds	r3, #8
 801164c:	4618      	mov	r0, r3
 801164e:	f7ff fd23 	bl	8011098 <ld_dword>
 8011652:	4602      	mov	r2, r0
 8011654:	e000      	b.n	8011658 <find_volume+0x174>
 8011656:	2200      	movs	r2, #0
 8011658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801165a:	009b      	lsls	r3, r3, #2
 801165c:	3358      	adds	r3, #88	@ 0x58
 801165e:	443b      	add	r3, r7
 8011660:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011666:	3301      	adds	r3, #1
 8011668:	643b      	str	r3, [r7, #64]	@ 0x40
 801166a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801166c:	2b03      	cmp	r3, #3
 801166e:	d9dd      	bls.n	801162c <find_volume+0x148>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011670:	4a45      	ldr	r2, [pc, #276]	@ (8011788 <find_volume+0x2a4>)
 8011672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011674:	005b      	lsls	r3, r3, #1
 8011676:	4413      	add	r3, r2
 8011678:	785b      	ldrb	r3, [r3, #1]
 801167a:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801167c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801167e:	2b00      	cmp	r3, #0
 8011680:	d002      	beq.n	8011688 <find_volume+0x1a4>
 8011682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011684:	3b01      	subs	r3, #1
 8011686:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	3358      	adds	r3, #88	@ 0x58
 801168e:	443b      	add	r3, r7
 8011690:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011694:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011696:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011698:	2b00      	cmp	r3, #0
 801169a:	d005      	beq.n	80116a8 <find_volume+0x1c4>
 801169c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801169e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80116a0:	f7ff feca 	bl	8011438 <check_fs>
 80116a4:	4603      	mov	r3, r0
 80116a6:	e000      	b.n	80116aa <find_volume+0x1c6>
 80116a8:	2303      	movs	r3, #3
 80116aa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80116ae:	4a36      	ldr	r2, [pc, #216]	@ (8011788 <find_volume+0x2a4>)
 80116b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116b2:	005b      	lsls	r3, r3, #1
 80116b4:	4413      	add	r3, r2
 80116b6:	785b      	ldrb	r3, [r3, #1]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d109      	bne.n	80116d0 <find_volume+0x1ec>
 80116bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116c0:	2b01      	cmp	r3, #1
 80116c2:	d905      	bls.n	80116d0 <find_volume+0x1ec>
 80116c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80116c6:	3301      	adds	r3, #1
 80116c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80116ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80116cc:	2b03      	cmp	r3, #3
 80116ce:	d9db      	bls.n	8011688 <find_volume+0x1a4>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80116d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116d4:	2b04      	cmp	r3, #4
 80116d6:	d101      	bne.n	80116dc <find_volume+0x1f8>
 80116d8:	2301      	movs	r3, #1
 80116da:	e196      	b.n	8011a0a <find_volume+0x526>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80116dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116e0:	2b01      	cmp	r3, #1
 80116e2:	d901      	bls.n	80116e8 <find_volume+0x204>
 80116e4:	230d      	movs	r3, #13
 80116e6:	e190      	b.n	8011a0a <find_volume+0x526>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80116e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ea:	3338      	adds	r3, #56	@ 0x38
 80116ec:	330b      	adds	r3, #11
 80116ee:	4618      	mov	r0, r3
 80116f0:	f7ff fcba 	bl	8011068 <ld_word>
 80116f4:	4603      	mov	r3, r0
 80116f6:	461a      	mov	r2, r3
 80116f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116fa:	899b      	ldrh	r3, [r3, #12]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	d001      	beq.n	8011704 <find_volume+0x220>
 8011700:	230d      	movs	r3, #13
 8011702:	e182      	b.n	8011a0a <find_volume+0x526>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011706:	3338      	adds	r3, #56	@ 0x38
 8011708:	3316      	adds	r3, #22
 801170a:	4618      	mov	r0, r3
 801170c:	f7ff fcac 	bl	8011068 <ld_word>
 8011710:	4603      	mov	r3, r0
 8011712:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011714:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011716:	2b00      	cmp	r3, #0
 8011718:	d106      	bne.n	8011728 <find_volume+0x244>
 801171a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801171c:	3338      	adds	r3, #56	@ 0x38
 801171e:	3324      	adds	r3, #36	@ 0x24
 8011720:	4618      	mov	r0, r3
 8011722:	f7ff fcb9 	bl	8011098 <ld_dword>
 8011726:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8011728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801172a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801172c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801172e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011730:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8011734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011736:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801173a:	789b      	ldrb	r3, [r3, #2]
 801173c:	2b01      	cmp	r3, #1
 801173e:	d005      	beq.n	801174c <find_volume+0x268>
 8011740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011742:	789b      	ldrb	r3, [r3, #2]
 8011744:	2b02      	cmp	r3, #2
 8011746:	d001      	beq.n	801174c <find_volume+0x268>
 8011748:	230d      	movs	r3, #13
 801174a:	e15e      	b.n	8011a0a <find_volume+0x526>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801174c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801174e:	789b      	ldrb	r3, [r3, #2]
 8011750:	461a      	mov	r2, r3
 8011752:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011754:	fb02 f303 	mul.w	r3, r2, r3
 8011758:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801175a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801175c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011760:	461a      	mov	r2, r3
 8011762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011764:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8011766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011768:	895b      	ldrh	r3, [r3, #10]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d008      	beq.n	8011780 <find_volume+0x29c>
 801176e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011770:	895b      	ldrh	r3, [r3, #10]
 8011772:	461a      	mov	r2, r3
 8011774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011776:	895b      	ldrh	r3, [r3, #10]
 8011778:	3b01      	subs	r3, #1
 801177a:	4013      	ands	r3, r2
 801177c:	2b00      	cmp	r3, #0
 801177e:	d005      	beq.n	801178c <find_volume+0x2a8>
 8011780:	230d      	movs	r3, #13
 8011782:	e142      	b.n	8011a0a <find_volume+0x526>
 8011784:	24001834 	.word	0x24001834
 8011788:	24001828 	.word	0x24001828

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801178c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801178e:	3338      	adds	r3, #56	@ 0x38
 8011790:	3311      	adds	r3, #17
 8011792:	4618      	mov	r0, r3
 8011794:	f7ff fc68 	bl	8011068 <ld_word>
 8011798:	4603      	mov	r3, r0
 801179a:	461a      	mov	r2, r3
 801179c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801179e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80117a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117a2:	891b      	ldrh	r3, [r3, #8]
 80117a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80117a6:	8992      	ldrh	r2, [r2, #12]
 80117a8:	0952      	lsrs	r2, r2, #5
 80117aa:	b292      	uxth	r2, r2
 80117ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80117b0:	fb01 f202 	mul.w	r2, r1, r2
 80117b4:	1a9b      	subs	r3, r3, r2
 80117b6:	b29b      	uxth	r3, r3
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d001      	beq.n	80117c0 <find_volume+0x2dc>
 80117bc:	230d      	movs	r3, #13
 80117be:	e124      	b.n	8011a0a <find_volume+0x526>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80117c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117c2:	3338      	adds	r3, #56	@ 0x38
 80117c4:	3313      	adds	r3, #19
 80117c6:	4618      	mov	r0, r3
 80117c8:	f7ff fc4e 	bl	8011068 <ld_word>
 80117cc:	4603      	mov	r3, r0
 80117ce:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80117d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d106      	bne.n	80117e4 <find_volume+0x300>
 80117d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117d8:	3338      	adds	r3, #56	@ 0x38
 80117da:	3320      	adds	r3, #32
 80117dc:	4618      	mov	r0, r3
 80117de:	f7ff fc5b 	bl	8011098 <ld_dword>
 80117e2:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80117e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117e6:	3338      	adds	r3, #56	@ 0x38
 80117e8:	330e      	adds	r3, #14
 80117ea:	4618      	mov	r0, r3
 80117ec:	f7ff fc3c 	bl	8011068 <ld_word>
 80117f0:	4603      	mov	r3, r0
 80117f2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80117f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d101      	bne.n	80117fe <find_volume+0x31a>
 80117fa:	230d      	movs	r3, #13
 80117fc:	e105      	b.n	8011a0a <find_volume+0x526>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80117fe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011800:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011802:	4413      	add	r3, r2
 8011804:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011806:	8911      	ldrh	r1, [r2, #8]
 8011808:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801180a:	8992      	ldrh	r2, [r2, #12]
 801180c:	0952      	lsrs	r2, r2, #5
 801180e:	b292      	uxth	r2, r2
 8011810:	fbb1 f2f2 	udiv	r2, r1, r2
 8011814:	b292      	uxth	r2, r2
 8011816:	4413      	add	r3, r2
 8011818:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801181a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801181c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801181e:	429a      	cmp	r2, r3
 8011820:	d201      	bcs.n	8011826 <find_volume+0x342>
 8011822:	230d      	movs	r3, #13
 8011824:	e0f1      	b.n	8011a0a <find_volume+0x526>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011826:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801182a:	1ad3      	subs	r3, r2, r3
 801182c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801182e:	8952      	ldrh	r2, [r2, #10]
 8011830:	fbb3 f3f2 	udiv	r3, r3, r2
 8011834:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011838:	2b00      	cmp	r3, #0
 801183a:	d101      	bne.n	8011840 <find_volume+0x35c>
 801183c:	230d      	movs	r3, #13
 801183e:	e0e4      	b.n	8011a0a <find_volume+0x526>
		fmt = FS_FAT32;
 8011840:	2303      	movs	r3, #3
 8011842:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011848:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801184c:	4293      	cmp	r3, r2
 801184e:	d802      	bhi.n	8011856 <find_volume+0x372>
 8011850:	2302      	movs	r3, #2
 8011852:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011858:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801185c:	4293      	cmp	r3, r2
 801185e:	d802      	bhi.n	8011866 <find_volume+0x382>
 8011860:	2301      	movs	r3, #1
 8011862:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8011866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011868:	1c9a      	adds	r2, r3, #2
 801186a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801186c:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 801186e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011870:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011872:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8011874:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011876:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011878:	441a      	add	r2, r3
 801187a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801187c:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801187e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011882:	441a      	add	r2, r3
 8011884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011886:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8011888:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801188c:	2b03      	cmp	r3, #3
 801188e:	d11e      	bne.n	80118ce <find_volume+0x3ea>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011892:	3338      	adds	r3, #56	@ 0x38
 8011894:	332a      	adds	r3, #42	@ 0x2a
 8011896:	4618      	mov	r0, r3
 8011898:	f7ff fbe6 	bl	8011068 <ld_word>
 801189c:	4603      	mov	r3, r0
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d001      	beq.n	80118a6 <find_volume+0x3c2>
 80118a2:	230d      	movs	r3, #13
 80118a4:	e0b1      	b.n	8011a0a <find_volume+0x526>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80118a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118a8:	891b      	ldrh	r3, [r3, #8]
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d001      	beq.n	80118b2 <find_volume+0x3ce>
 80118ae:	230d      	movs	r3, #13
 80118b0:	e0ab      	b.n	8011a0a <find_volume+0x526>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80118b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b4:	3338      	adds	r3, #56	@ 0x38
 80118b6:	332c      	adds	r3, #44	@ 0x2c
 80118b8:	4618      	mov	r0, r3
 80118ba:	f7ff fbed 	bl	8011098 <ld_dword>
 80118be:	4602      	mov	r2, r0
 80118c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118c2:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80118c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118c6:	69db      	ldr	r3, [r3, #28]
 80118c8:	009b      	lsls	r3, r3, #2
 80118ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80118cc:	e01f      	b.n	801190e <find_volume+0x42a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80118ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118d0:	891b      	ldrh	r3, [r3, #8]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d101      	bne.n	80118da <find_volume+0x3f6>
 80118d6:	230d      	movs	r3, #13
 80118d8:	e097      	b.n	8011a0a <find_volume+0x526>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80118da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80118de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118e0:	441a      	add	r2, r3
 80118e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e4:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80118e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80118ea:	2b02      	cmp	r3, #2
 80118ec:	d103      	bne.n	80118f6 <find_volume+0x412>
 80118ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f0:	69db      	ldr	r3, [r3, #28]
 80118f2:	005b      	lsls	r3, r3, #1
 80118f4:	e00a      	b.n	801190c <find_volume+0x428>
 80118f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f8:	69da      	ldr	r2, [r3, #28]
 80118fa:	4613      	mov	r3, r2
 80118fc:	005b      	lsls	r3, r3, #1
 80118fe:	4413      	add	r3, r2
 8011900:	085a      	lsrs	r2, r3, #1
 8011902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011904:	69db      	ldr	r3, [r3, #28]
 8011906:	f003 0301 	and.w	r3, r3, #1
 801190a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801190c:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801190e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011910:	6a1a      	ldr	r2, [r3, #32]
 8011912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011914:	899b      	ldrh	r3, [r3, #12]
 8011916:	4619      	mov	r1, r3
 8011918:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801191a:	440b      	add	r3, r1
 801191c:	3b01      	subs	r3, #1
 801191e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011920:	8989      	ldrh	r1, [r1, #12]
 8011922:	fbb3 f3f1 	udiv	r3, r3, r1
 8011926:	429a      	cmp	r2, r3
 8011928:	d201      	bcs.n	801192e <find_volume+0x44a>
 801192a:	230d      	movs	r3, #13
 801192c:	e06d      	b.n	8011a0a <find_volume+0x526>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801192e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011930:	f04f 32ff 	mov.w	r2, #4294967295
 8011934:	619a      	str	r2, [r3, #24]
 8011936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011938:	699a      	ldr	r2, [r3, #24]
 801193a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801193c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801193e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011940:	2280      	movs	r2, #128	@ 0x80
 8011942:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8011944:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011948:	2b03      	cmp	r3, #3
 801194a:	d149      	bne.n	80119e0 <find_volume+0x4fc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801194c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801194e:	3338      	adds	r3, #56	@ 0x38
 8011950:	3330      	adds	r3, #48	@ 0x30
 8011952:	4618      	mov	r0, r3
 8011954:	f7ff fb88 	bl	8011068 <ld_word>
 8011958:	4603      	mov	r3, r0
 801195a:	2b01      	cmp	r3, #1
 801195c:	d140      	bne.n	80119e0 <find_volume+0x4fc>
			&& move_window(fs, bsect + 1) == FR_OK)
 801195e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011960:	3301      	adds	r3, #1
 8011962:	4619      	mov	r1, r3
 8011964:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011966:	f7ff fc23 	bl	80111b0 <move_window>
 801196a:	4603      	mov	r3, r0
 801196c:	2b00      	cmp	r3, #0
 801196e:	d137      	bne.n	80119e0 <find_volume+0x4fc>
		{
			fs->fsi_flag = 0;
 8011970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011972:	2200      	movs	r2, #0
 8011974:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8011976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011978:	3338      	adds	r3, #56	@ 0x38
 801197a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801197e:	4618      	mov	r0, r3
 8011980:	f7ff fb72 	bl	8011068 <ld_word>
 8011984:	4603      	mov	r3, r0
 8011986:	461a      	mov	r2, r3
 8011988:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801198c:	429a      	cmp	r2, r3
 801198e:	d127      	bne.n	80119e0 <find_volume+0x4fc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011992:	3338      	adds	r3, #56	@ 0x38
 8011994:	4618      	mov	r0, r3
 8011996:	f7ff fb7f 	bl	8011098 <ld_dword>
 801199a:	4603      	mov	r3, r0
 801199c:	4a1d      	ldr	r2, [pc, #116]	@ (8011a14 <find_volume+0x530>)
 801199e:	4293      	cmp	r3, r2
 80119a0:	d11e      	bne.n	80119e0 <find_volume+0x4fc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80119a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119a4:	3338      	adds	r3, #56	@ 0x38
 80119a6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80119aa:	4618      	mov	r0, r3
 80119ac:	f7ff fb74 	bl	8011098 <ld_dword>
 80119b0:	4603      	mov	r3, r0
 80119b2:	4a19      	ldr	r2, [pc, #100]	@ (8011a18 <find_volume+0x534>)
 80119b4:	4293      	cmp	r3, r2
 80119b6:	d113      	bne.n	80119e0 <find_volume+0x4fc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80119b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119ba:	3338      	adds	r3, #56	@ 0x38
 80119bc:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80119c0:	4618      	mov	r0, r3
 80119c2:	f7ff fb69 	bl	8011098 <ld_dword>
 80119c6:	4602      	mov	r2, r0
 80119c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119ca:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80119cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119ce:	3338      	adds	r3, #56	@ 0x38
 80119d0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80119d4:	4618      	mov	r0, r3
 80119d6:	f7ff fb5f 	bl	8011098 <ld_dword>
 80119da:	4602      	mov	r2, r0
 80119dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119de:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80119e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119e2:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80119e6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80119e8:	4b0c      	ldr	r3, [pc, #48]	@ (8011a1c <find_volume+0x538>)
 80119ea:	881b      	ldrh	r3, [r3, #0]
 80119ec:	3301      	adds	r3, #1
 80119ee:	b29a      	uxth	r2, r3
 80119f0:	4b0a      	ldr	r3, [pc, #40]	@ (8011a1c <find_volume+0x538>)
 80119f2:	801a      	strh	r2, [r3, #0]
 80119f4:	4b09      	ldr	r3, [pc, #36]	@ (8011a1c <find_volume+0x538>)
 80119f6:	881a      	ldrh	r2, [r3, #0]
 80119f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119fa:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80119fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119fe:	4a08      	ldr	r2, [pc, #32]	@ (8011a20 <find_volume+0x53c>)
 8011a00:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8011a02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011a04:	f7ff fb6c 	bl	80110e0 <clear_lock>
#endif
	return FR_OK;
 8011a08:	2300      	movs	r3, #0
}
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	3758      	adds	r7, #88	@ 0x58
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}
 8011a12:	bf00      	nop
 8011a14:	41615252 	.word	0x41615252
 8011a18:	61417272 	.word	0x61417272
 8011a1c:	24001838 	.word	0x24001838
 8011a20:	2400185c 	.word	0x2400185c

08011a24 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b088      	sub	sp, #32
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	60f8      	str	r0, [r7, #12]
 8011a2c:	60b9      	str	r1, [r7, #8]
 8011a2e:	4613      	mov	r3, r2
 8011a30:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011a32:	68bb      	ldr	r3, [r7, #8]
 8011a34:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8011a36:	f107 0310 	add.w	r3, r7, #16
 8011a3a:	4618      	mov	r0, r3
 8011a3c:	f7ff fcb8 	bl	80113b0 <get_ldnumber>
 8011a40:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011a42:	69fb      	ldr	r3, [r7, #28]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	da01      	bge.n	8011a4c <f_mount+0x28>
 8011a48:	230b      	movs	r3, #11
 8011a4a:	e02b      	b.n	8011aa4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011a4c:	4a17      	ldr	r2, [pc, #92]	@ (8011aac <f_mount+0x88>)
 8011a4e:	69fb      	ldr	r3, [r7, #28]
 8011a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011a54:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011a56:	69bb      	ldr	r3, [r7, #24]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d005      	beq.n	8011a68 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011a5c:	69b8      	ldr	r0, [r7, #24]
 8011a5e:	f7ff fb3f 	bl	80110e0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011a62:	69bb      	ldr	r3, [r7, #24]
 8011a64:	2200      	movs	r2, #0
 8011a66:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d002      	beq.n	8011a74 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	2200      	movs	r2, #0
 8011a72:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011a74:	68fa      	ldr	r2, [r7, #12]
 8011a76:	490d      	ldr	r1, [pc, #52]	@ (8011aac <f_mount+0x88>)
 8011a78:	69fb      	ldr	r3, [r7, #28]
 8011a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d002      	beq.n	8011a8a <f_mount+0x66>
 8011a84:	79fb      	ldrb	r3, [r7, #7]
 8011a86:	2b01      	cmp	r3, #1
 8011a88:	d001      	beq.n	8011a8e <f_mount+0x6a>
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	e00a      	b.n	8011aa4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011a8e:	f107 010c 	add.w	r1, r7, #12
 8011a92:	f107 0308 	add.w	r3, r7, #8
 8011a96:	2200      	movs	r2, #0
 8011a98:	4618      	mov	r0, r3
 8011a9a:	f7ff fd23 	bl	80114e4 <find_volume>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3720      	adds	r7, #32
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}
 8011aac:	24001834 	.word	0x24001834

08011ab0 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b092      	sub	sp, #72	@ 0x48
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	60f8      	str	r0, [r7, #12]
 8011ab8:	60b9      	str	r1, [r7, #8]
 8011aba:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8011abc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8011ac0:	f107 030c 	add.w	r3, r7, #12
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	f7ff fd0c 	bl	80114e4 <find_volume>
 8011acc:	4603      	mov	r3, r0
 8011ace:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8011ad2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	f040 8099 	bne.w	8011c0e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8011adc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8011ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ae4:	699a      	ldr	r2, [r3, #24]
 8011ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ae8:	69db      	ldr	r3, [r3, #28]
 8011aea:	3b02      	subs	r3, #2
 8011aec:	429a      	cmp	r2, r3
 8011aee:	d804      	bhi.n	8011afa <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8011af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011af2:	699a      	ldr	r2, [r3, #24]
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	601a      	str	r2, [r3, #0]
 8011af8:	e089      	b.n	8011c0e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8011afa:	2300      	movs	r3, #0
 8011afc:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8011afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b00:	781b      	ldrb	r3, [r3, #0]
 8011b02:	2b01      	cmp	r3, #1
 8011b04:	d128      	bne.n	8011b58 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8011b06:	2302      	movs	r3, #2
 8011b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b0c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8011b0e:	f107 0314 	add.w	r3, r7, #20
 8011b12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011b14:	4618      	mov	r0, r3
 8011b16:	f7ff fb78 	bl	801120a <get_fat>
 8011b1a:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8011b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b22:	d103      	bne.n	8011b2c <f_getfree+0x7c>
 8011b24:	2301      	movs	r3, #1
 8011b26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8011b2a:	e063      	b.n	8011bf4 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8011b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b2e:	2b01      	cmp	r3, #1
 8011b30:	d103      	bne.n	8011b3a <f_getfree+0x8a>
 8011b32:	2302      	movs	r3, #2
 8011b34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8011b38:	e05c      	b.n	8011bf4 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8011b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d102      	bne.n	8011b46 <f_getfree+0x96>
 8011b40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011b42:	3301      	adds	r3, #1
 8011b44:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8011b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b48:	3301      	adds	r3, #1
 8011b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b4e:	69db      	ldr	r3, [r3, #28]
 8011b50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d3db      	bcc.n	8011b0e <f_getfree+0x5e>
 8011b56:	e04d      	b.n	8011bf4 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8011b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b5a:	69db      	ldr	r3, [r3, #28]
 8011b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b62:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8011b64:	2300      	movs	r3, #0
 8011b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b68:	2300      	movs	r3, #0
 8011b6a:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8011b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d113      	bne.n	8011b9a <f_getfree+0xea>
							res = move_window(fs, sect++);
 8011b72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b76:	1c5a      	adds	r2, r3, #1
 8011b78:	63ba      	str	r2, [r7, #56]	@ 0x38
 8011b7a:	4619      	mov	r1, r3
 8011b7c:	f7ff fb18 	bl	80111b0 <move_window>
 8011b80:	4603      	mov	r3, r0
 8011b82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8011b86:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d131      	bne.n	8011bf2 <f_getfree+0x142>
							p = fs->win;
 8011b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b90:	3338      	adds	r3, #56	@ 0x38
 8011b92:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8011b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b96:	899b      	ldrh	r3, [r3, #12]
 8011b98:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8011b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b9c:	781b      	ldrb	r3, [r3, #0]
 8011b9e:	2b02      	cmp	r3, #2
 8011ba0:	d10f      	bne.n	8011bc2 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8011ba2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ba4:	f7ff fa60 	bl	8011068 <ld_word>
 8011ba8:	4603      	mov	r3, r0
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d102      	bne.n	8011bb4 <f_getfree+0x104>
 8011bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011bb0:	3301      	adds	r3, #1
 8011bb2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8011bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb6:	3302      	adds	r3, #2
 8011bb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8011bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bbc:	3b02      	subs	r3, #2
 8011bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8011bc0:	e010      	b.n	8011be4 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8011bc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011bc4:	f7ff fa68 	bl	8011098 <ld_dword>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d102      	bne.n	8011bd8 <f_getfree+0x128>
 8011bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011bd4:	3301      	adds	r3, #1
 8011bd6:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8011bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bda:	3304      	adds	r3, #4
 8011bdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8011bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011be0:	3b04      	subs	r3, #4
 8011be2:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8011be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011be6:	3b01      	subs	r3, #1
 8011be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d1bd      	bne.n	8011b6c <f_getfree+0xbc>
 8011bf0:	e000      	b.n	8011bf4 <f_getfree+0x144>
							if (res != FR_OK) break;
 8011bf2:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8011bf4:	68bb      	ldr	r3, [r7, #8]
 8011bf6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011bf8:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8011bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bfc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011bfe:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8011c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c02:	791a      	ldrb	r2, [r3, #4]
 8011c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c06:	f042 0201 	orr.w	r2, r2, #1
 8011c0a:	b2d2      	uxtb	r2, r2
 8011c0c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8011c0e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8011c12:	4618      	mov	r0, r3
 8011c14:	3748      	adds	r7, #72	@ 0x48
 8011c16:	46bd      	mov	sp, r7
 8011c18:	bd80      	pop	{r7, pc}
	...

08011c1c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011c1c:	b480      	push	{r7}
 8011c1e:	b087      	sub	sp, #28
 8011c20:	af00      	add	r7, sp, #0
 8011c22:	60f8      	str	r0, [r7, #12]
 8011c24:	60b9      	str	r1, [r7, #8]
 8011c26:	4613      	mov	r3, r2
 8011c28:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011c2a:	2301      	movs	r3, #1
 8011c2c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011c2e:	2300      	movs	r3, #0
 8011c30:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011c32:	4b1f      	ldr	r3, [pc, #124]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c34:	7a5b      	ldrb	r3, [r3, #9]
 8011c36:	b2db      	uxtb	r3, r3
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d131      	bne.n	8011ca0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c3e:	7a5b      	ldrb	r3, [r3, #9]
 8011c40:	b2db      	uxtb	r3, r3
 8011c42:	461a      	mov	r2, r3
 8011c44:	4b1a      	ldr	r3, [pc, #104]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c46:	2100      	movs	r1, #0
 8011c48:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011c4a:	4b19      	ldr	r3, [pc, #100]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c4c:	7a5b      	ldrb	r3, [r3, #9]
 8011c4e:	b2db      	uxtb	r3, r3
 8011c50:	4a17      	ldr	r2, [pc, #92]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c52:	009b      	lsls	r3, r3, #2
 8011c54:	4413      	add	r3, r2
 8011c56:	68fa      	ldr	r2, [r7, #12]
 8011c58:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011c5a:	4b15      	ldr	r3, [pc, #84]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c5c:	7a5b      	ldrb	r3, [r3, #9]
 8011c5e:	b2db      	uxtb	r3, r3
 8011c60:	461a      	mov	r2, r3
 8011c62:	4b13      	ldr	r3, [pc, #76]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c64:	4413      	add	r3, r2
 8011c66:	79fa      	ldrb	r2, [r7, #7]
 8011c68:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011c6a:	4b11      	ldr	r3, [pc, #68]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c6c:	7a5b      	ldrb	r3, [r3, #9]
 8011c6e:	b2db      	uxtb	r3, r3
 8011c70:	1c5a      	adds	r2, r3, #1
 8011c72:	b2d1      	uxtb	r1, r2
 8011c74:	4a0e      	ldr	r2, [pc, #56]	@ (8011cb0 <FATFS_LinkDriverEx+0x94>)
 8011c76:	7251      	strb	r1, [r2, #9]
 8011c78:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011c7a:	7dbb      	ldrb	r3, [r7, #22]
 8011c7c:	3330      	adds	r3, #48	@ 0x30
 8011c7e:	b2da      	uxtb	r2, r3
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	3301      	adds	r3, #1
 8011c88:	223a      	movs	r2, #58	@ 0x3a
 8011c8a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	3302      	adds	r3, #2
 8011c90:	222f      	movs	r2, #47	@ 0x2f
 8011c92:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	3303      	adds	r3, #3
 8011c98:	2200      	movs	r2, #0
 8011c9a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011ca0:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	371c      	adds	r7, #28
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cac:	4770      	bx	lr
 8011cae:	bf00      	nop
 8011cb0:	24001a5c 	.word	0x24001a5c

08011cb4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011cb4:	b580      	push	{r7, lr}
 8011cb6:	b082      	sub	sp, #8
 8011cb8:	af00      	add	r7, sp, #0
 8011cba:	6078      	str	r0, [r7, #4]
 8011cbc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011cbe:	2200      	movs	r2, #0
 8011cc0:	6839      	ldr	r1, [r7, #0]
 8011cc2:	6878      	ldr	r0, [r7, #4]
 8011cc4:	f7ff ffaa 	bl	8011c1c <FATFS_LinkDriverEx>
 8011cc8:	4603      	mov	r3, r0
}
 8011cca:	4618      	mov	r0, r3
 8011ccc:	3708      	adds	r7, #8
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	bd80      	pop	{r7, pc}
	...

08011cd4 <siprintf>:
 8011cd4:	b40e      	push	{r1, r2, r3}
 8011cd6:	b500      	push	{lr}
 8011cd8:	b09c      	sub	sp, #112	@ 0x70
 8011cda:	ab1d      	add	r3, sp, #116	@ 0x74
 8011cdc:	9002      	str	r0, [sp, #8]
 8011cde:	9006      	str	r0, [sp, #24]
 8011ce0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011ce4:	4809      	ldr	r0, [pc, #36]	@ (8011d0c <siprintf+0x38>)
 8011ce6:	9107      	str	r1, [sp, #28]
 8011ce8:	9104      	str	r1, [sp, #16]
 8011cea:	4909      	ldr	r1, [pc, #36]	@ (8011d10 <siprintf+0x3c>)
 8011cec:	f853 2b04 	ldr.w	r2, [r3], #4
 8011cf0:	9105      	str	r1, [sp, #20]
 8011cf2:	6800      	ldr	r0, [r0, #0]
 8011cf4:	9301      	str	r3, [sp, #4]
 8011cf6:	a902      	add	r1, sp, #8
 8011cf8:	f000 f9a2 	bl	8012040 <_svfiprintf_r>
 8011cfc:	9b02      	ldr	r3, [sp, #8]
 8011cfe:	2200      	movs	r2, #0
 8011d00:	701a      	strb	r2, [r3, #0]
 8011d02:	b01c      	add	sp, #112	@ 0x70
 8011d04:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d08:	b003      	add	sp, #12
 8011d0a:	4770      	bx	lr
 8011d0c:	2400001c 	.word	0x2400001c
 8011d10:	ffff0208 	.word	0xffff0208

08011d14 <memset>:
 8011d14:	4402      	add	r2, r0
 8011d16:	4603      	mov	r3, r0
 8011d18:	4293      	cmp	r3, r2
 8011d1a:	d100      	bne.n	8011d1e <memset+0xa>
 8011d1c:	4770      	bx	lr
 8011d1e:	f803 1b01 	strb.w	r1, [r3], #1
 8011d22:	e7f9      	b.n	8011d18 <memset+0x4>

08011d24 <__errno>:
 8011d24:	4b01      	ldr	r3, [pc, #4]	@ (8011d2c <__errno+0x8>)
 8011d26:	6818      	ldr	r0, [r3, #0]
 8011d28:	4770      	bx	lr
 8011d2a:	bf00      	nop
 8011d2c:	2400001c 	.word	0x2400001c

08011d30 <__libc_init_array>:
 8011d30:	b570      	push	{r4, r5, r6, lr}
 8011d32:	4d0d      	ldr	r5, [pc, #52]	@ (8011d68 <__libc_init_array+0x38>)
 8011d34:	4c0d      	ldr	r4, [pc, #52]	@ (8011d6c <__libc_init_array+0x3c>)
 8011d36:	1b64      	subs	r4, r4, r5
 8011d38:	10a4      	asrs	r4, r4, #2
 8011d3a:	2600      	movs	r6, #0
 8011d3c:	42a6      	cmp	r6, r4
 8011d3e:	d109      	bne.n	8011d54 <__libc_init_array+0x24>
 8011d40:	4d0b      	ldr	r5, [pc, #44]	@ (8011d70 <__libc_init_array+0x40>)
 8011d42:	4c0c      	ldr	r4, [pc, #48]	@ (8011d74 <__libc_init_array+0x44>)
 8011d44:	f000 fc66 	bl	8012614 <_init>
 8011d48:	1b64      	subs	r4, r4, r5
 8011d4a:	10a4      	asrs	r4, r4, #2
 8011d4c:	2600      	movs	r6, #0
 8011d4e:	42a6      	cmp	r6, r4
 8011d50:	d105      	bne.n	8011d5e <__libc_init_array+0x2e>
 8011d52:	bd70      	pop	{r4, r5, r6, pc}
 8011d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8011d58:	4798      	blx	r3
 8011d5a:	3601      	adds	r6, #1
 8011d5c:	e7ee      	b.n	8011d3c <__libc_init_array+0xc>
 8011d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011d62:	4798      	blx	r3
 8011d64:	3601      	adds	r6, #1
 8011d66:	e7f2      	b.n	8011d4e <__libc_init_array+0x1e>
 8011d68:	08012aa0 	.word	0x08012aa0
 8011d6c:	08012aa0 	.word	0x08012aa0
 8011d70:	08012aa0 	.word	0x08012aa0
 8011d74:	08012aa4 	.word	0x08012aa4

08011d78 <__retarget_lock_acquire_recursive>:
 8011d78:	4770      	bx	lr

08011d7a <__retarget_lock_release_recursive>:
 8011d7a:	4770      	bx	lr

08011d7c <memcpy>:
 8011d7c:	440a      	add	r2, r1
 8011d7e:	4291      	cmp	r1, r2
 8011d80:	f100 33ff 	add.w	r3, r0, #4294967295
 8011d84:	d100      	bne.n	8011d88 <memcpy+0xc>
 8011d86:	4770      	bx	lr
 8011d88:	b510      	push	{r4, lr}
 8011d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d92:	4291      	cmp	r1, r2
 8011d94:	d1f9      	bne.n	8011d8a <memcpy+0xe>
 8011d96:	bd10      	pop	{r4, pc}

08011d98 <_free_r>:
 8011d98:	b538      	push	{r3, r4, r5, lr}
 8011d9a:	4605      	mov	r5, r0
 8011d9c:	2900      	cmp	r1, #0
 8011d9e:	d041      	beq.n	8011e24 <_free_r+0x8c>
 8011da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011da4:	1f0c      	subs	r4, r1, #4
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	bfb8      	it	lt
 8011daa:	18e4      	addlt	r4, r4, r3
 8011dac:	f000 f8e0 	bl	8011f70 <__malloc_lock>
 8011db0:	4a1d      	ldr	r2, [pc, #116]	@ (8011e28 <_free_r+0x90>)
 8011db2:	6813      	ldr	r3, [r2, #0]
 8011db4:	b933      	cbnz	r3, 8011dc4 <_free_r+0x2c>
 8011db6:	6063      	str	r3, [r4, #4]
 8011db8:	6014      	str	r4, [r2, #0]
 8011dba:	4628      	mov	r0, r5
 8011dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011dc0:	f000 b8dc 	b.w	8011f7c <__malloc_unlock>
 8011dc4:	42a3      	cmp	r3, r4
 8011dc6:	d908      	bls.n	8011dda <_free_r+0x42>
 8011dc8:	6820      	ldr	r0, [r4, #0]
 8011dca:	1821      	adds	r1, r4, r0
 8011dcc:	428b      	cmp	r3, r1
 8011dce:	bf01      	itttt	eq
 8011dd0:	6819      	ldreq	r1, [r3, #0]
 8011dd2:	685b      	ldreq	r3, [r3, #4]
 8011dd4:	1809      	addeq	r1, r1, r0
 8011dd6:	6021      	streq	r1, [r4, #0]
 8011dd8:	e7ed      	b.n	8011db6 <_free_r+0x1e>
 8011dda:	461a      	mov	r2, r3
 8011ddc:	685b      	ldr	r3, [r3, #4]
 8011dde:	b10b      	cbz	r3, 8011de4 <_free_r+0x4c>
 8011de0:	42a3      	cmp	r3, r4
 8011de2:	d9fa      	bls.n	8011dda <_free_r+0x42>
 8011de4:	6811      	ldr	r1, [r2, #0]
 8011de6:	1850      	adds	r0, r2, r1
 8011de8:	42a0      	cmp	r0, r4
 8011dea:	d10b      	bne.n	8011e04 <_free_r+0x6c>
 8011dec:	6820      	ldr	r0, [r4, #0]
 8011dee:	4401      	add	r1, r0
 8011df0:	1850      	adds	r0, r2, r1
 8011df2:	4283      	cmp	r3, r0
 8011df4:	6011      	str	r1, [r2, #0]
 8011df6:	d1e0      	bne.n	8011dba <_free_r+0x22>
 8011df8:	6818      	ldr	r0, [r3, #0]
 8011dfa:	685b      	ldr	r3, [r3, #4]
 8011dfc:	6053      	str	r3, [r2, #4]
 8011dfe:	4408      	add	r0, r1
 8011e00:	6010      	str	r0, [r2, #0]
 8011e02:	e7da      	b.n	8011dba <_free_r+0x22>
 8011e04:	d902      	bls.n	8011e0c <_free_r+0x74>
 8011e06:	230c      	movs	r3, #12
 8011e08:	602b      	str	r3, [r5, #0]
 8011e0a:	e7d6      	b.n	8011dba <_free_r+0x22>
 8011e0c:	6820      	ldr	r0, [r4, #0]
 8011e0e:	1821      	adds	r1, r4, r0
 8011e10:	428b      	cmp	r3, r1
 8011e12:	bf04      	itt	eq
 8011e14:	6819      	ldreq	r1, [r3, #0]
 8011e16:	685b      	ldreq	r3, [r3, #4]
 8011e18:	6063      	str	r3, [r4, #4]
 8011e1a:	bf04      	itt	eq
 8011e1c:	1809      	addeq	r1, r1, r0
 8011e1e:	6021      	streq	r1, [r4, #0]
 8011e20:	6054      	str	r4, [r2, #4]
 8011e22:	e7ca      	b.n	8011dba <_free_r+0x22>
 8011e24:	bd38      	pop	{r3, r4, r5, pc}
 8011e26:	bf00      	nop
 8011e28:	24001bac 	.word	0x24001bac

08011e2c <sbrk_aligned>:
 8011e2c:	b570      	push	{r4, r5, r6, lr}
 8011e2e:	4e0f      	ldr	r6, [pc, #60]	@ (8011e6c <sbrk_aligned+0x40>)
 8011e30:	460c      	mov	r4, r1
 8011e32:	6831      	ldr	r1, [r6, #0]
 8011e34:	4605      	mov	r5, r0
 8011e36:	b911      	cbnz	r1, 8011e3e <sbrk_aligned+0x12>
 8011e38:	f000 fba6 	bl	8012588 <_sbrk_r>
 8011e3c:	6030      	str	r0, [r6, #0]
 8011e3e:	4621      	mov	r1, r4
 8011e40:	4628      	mov	r0, r5
 8011e42:	f000 fba1 	bl	8012588 <_sbrk_r>
 8011e46:	1c43      	adds	r3, r0, #1
 8011e48:	d103      	bne.n	8011e52 <sbrk_aligned+0x26>
 8011e4a:	f04f 34ff 	mov.w	r4, #4294967295
 8011e4e:	4620      	mov	r0, r4
 8011e50:	bd70      	pop	{r4, r5, r6, pc}
 8011e52:	1cc4      	adds	r4, r0, #3
 8011e54:	f024 0403 	bic.w	r4, r4, #3
 8011e58:	42a0      	cmp	r0, r4
 8011e5a:	d0f8      	beq.n	8011e4e <sbrk_aligned+0x22>
 8011e5c:	1a21      	subs	r1, r4, r0
 8011e5e:	4628      	mov	r0, r5
 8011e60:	f000 fb92 	bl	8012588 <_sbrk_r>
 8011e64:	3001      	adds	r0, #1
 8011e66:	d1f2      	bne.n	8011e4e <sbrk_aligned+0x22>
 8011e68:	e7ef      	b.n	8011e4a <sbrk_aligned+0x1e>
 8011e6a:	bf00      	nop
 8011e6c:	24001ba8 	.word	0x24001ba8

08011e70 <_malloc_r>:
 8011e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e74:	1ccd      	adds	r5, r1, #3
 8011e76:	f025 0503 	bic.w	r5, r5, #3
 8011e7a:	3508      	adds	r5, #8
 8011e7c:	2d0c      	cmp	r5, #12
 8011e7e:	bf38      	it	cc
 8011e80:	250c      	movcc	r5, #12
 8011e82:	2d00      	cmp	r5, #0
 8011e84:	4606      	mov	r6, r0
 8011e86:	db01      	blt.n	8011e8c <_malloc_r+0x1c>
 8011e88:	42a9      	cmp	r1, r5
 8011e8a:	d904      	bls.n	8011e96 <_malloc_r+0x26>
 8011e8c:	230c      	movs	r3, #12
 8011e8e:	6033      	str	r3, [r6, #0]
 8011e90:	2000      	movs	r0, #0
 8011e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011f6c <_malloc_r+0xfc>
 8011e9a:	f000 f869 	bl	8011f70 <__malloc_lock>
 8011e9e:	f8d8 3000 	ldr.w	r3, [r8]
 8011ea2:	461c      	mov	r4, r3
 8011ea4:	bb44      	cbnz	r4, 8011ef8 <_malloc_r+0x88>
 8011ea6:	4629      	mov	r1, r5
 8011ea8:	4630      	mov	r0, r6
 8011eaa:	f7ff ffbf 	bl	8011e2c <sbrk_aligned>
 8011eae:	1c43      	adds	r3, r0, #1
 8011eb0:	4604      	mov	r4, r0
 8011eb2:	d158      	bne.n	8011f66 <_malloc_r+0xf6>
 8011eb4:	f8d8 4000 	ldr.w	r4, [r8]
 8011eb8:	4627      	mov	r7, r4
 8011eba:	2f00      	cmp	r7, #0
 8011ebc:	d143      	bne.n	8011f46 <_malloc_r+0xd6>
 8011ebe:	2c00      	cmp	r4, #0
 8011ec0:	d04b      	beq.n	8011f5a <_malloc_r+0xea>
 8011ec2:	6823      	ldr	r3, [r4, #0]
 8011ec4:	4639      	mov	r1, r7
 8011ec6:	4630      	mov	r0, r6
 8011ec8:	eb04 0903 	add.w	r9, r4, r3
 8011ecc:	f000 fb5c 	bl	8012588 <_sbrk_r>
 8011ed0:	4581      	cmp	r9, r0
 8011ed2:	d142      	bne.n	8011f5a <_malloc_r+0xea>
 8011ed4:	6821      	ldr	r1, [r4, #0]
 8011ed6:	1a6d      	subs	r5, r5, r1
 8011ed8:	4629      	mov	r1, r5
 8011eda:	4630      	mov	r0, r6
 8011edc:	f7ff ffa6 	bl	8011e2c <sbrk_aligned>
 8011ee0:	3001      	adds	r0, #1
 8011ee2:	d03a      	beq.n	8011f5a <_malloc_r+0xea>
 8011ee4:	6823      	ldr	r3, [r4, #0]
 8011ee6:	442b      	add	r3, r5
 8011ee8:	6023      	str	r3, [r4, #0]
 8011eea:	f8d8 3000 	ldr.w	r3, [r8]
 8011eee:	685a      	ldr	r2, [r3, #4]
 8011ef0:	bb62      	cbnz	r2, 8011f4c <_malloc_r+0xdc>
 8011ef2:	f8c8 7000 	str.w	r7, [r8]
 8011ef6:	e00f      	b.n	8011f18 <_malloc_r+0xa8>
 8011ef8:	6822      	ldr	r2, [r4, #0]
 8011efa:	1b52      	subs	r2, r2, r5
 8011efc:	d420      	bmi.n	8011f40 <_malloc_r+0xd0>
 8011efe:	2a0b      	cmp	r2, #11
 8011f00:	d917      	bls.n	8011f32 <_malloc_r+0xc2>
 8011f02:	1961      	adds	r1, r4, r5
 8011f04:	42a3      	cmp	r3, r4
 8011f06:	6025      	str	r5, [r4, #0]
 8011f08:	bf18      	it	ne
 8011f0a:	6059      	strne	r1, [r3, #4]
 8011f0c:	6863      	ldr	r3, [r4, #4]
 8011f0e:	bf08      	it	eq
 8011f10:	f8c8 1000 	streq.w	r1, [r8]
 8011f14:	5162      	str	r2, [r4, r5]
 8011f16:	604b      	str	r3, [r1, #4]
 8011f18:	4630      	mov	r0, r6
 8011f1a:	f000 f82f 	bl	8011f7c <__malloc_unlock>
 8011f1e:	f104 000b 	add.w	r0, r4, #11
 8011f22:	1d23      	adds	r3, r4, #4
 8011f24:	f020 0007 	bic.w	r0, r0, #7
 8011f28:	1ac2      	subs	r2, r0, r3
 8011f2a:	bf1c      	itt	ne
 8011f2c:	1a1b      	subne	r3, r3, r0
 8011f2e:	50a3      	strne	r3, [r4, r2]
 8011f30:	e7af      	b.n	8011e92 <_malloc_r+0x22>
 8011f32:	6862      	ldr	r2, [r4, #4]
 8011f34:	42a3      	cmp	r3, r4
 8011f36:	bf0c      	ite	eq
 8011f38:	f8c8 2000 	streq.w	r2, [r8]
 8011f3c:	605a      	strne	r2, [r3, #4]
 8011f3e:	e7eb      	b.n	8011f18 <_malloc_r+0xa8>
 8011f40:	4623      	mov	r3, r4
 8011f42:	6864      	ldr	r4, [r4, #4]
 8011f44:	e7ae      	b.n	8011ea4 <_malloc_r+0x34>
 8011f46:	463c      	mov	r4, r7
 8011f48:	687f      	ldr	r7, [r7, #4]
 8011f4a:	e7b6      	b.n	8011eba <_malloc_r+0x4a>
 8011f4c:	461a      	mov	r2, r3
 8011f4e:	685b      	ldr	r3, [r3, #4]
 8011f50:	42a3      	cmp	r3, r4
 8011f52:	d1fb      	bne.n	8011f4c <_malloc_r+0xdc>
 8011f54:	2300      	movs	r3, #0
 8011f56:	6053      	str	r3, [r2, #4]
 8011f58:	e7de      	b.n	8011f18 <_malloc_r+0xa8>
 8011f5a:	230c      	movs	r3, #12
 8011f5c:	6033      	str	r3, [r6, #0]
 8011f5e:	4630      	mov	r0, r6
 8011f60:	f000 f80c 	bl	8011f7c <__malloc_unlock>
 8011f64:	e794      	b.n	8011e90 <_malloc_r+0x20>
 8011f66:	6005      	str	r5, [r0, #0]
 8011f68:	e7d6      	b.n	8011f18 <_malloc_r+0xa8>
 8011f6a:	bf00      	nop
 8011f6c:	24001bac 	.word	0x24001bac

08011f70 <__malloc_lock>:
 8011f70:	4801      	ldr	r0, [pc, #4]	@ (8011f78 <__malloc_lock+0x8>)
 8011f72:	f7ff bf01 	b.w	8011d78 <__retarget_lock_acquire_recursive>
 8011f76:	bf00      	nop
 8011f78:	24001ba4 	.word	0x24001ba4

08011f7c <__malloc_unlock>:
 8011f7c:	4801      	ldr	r0, [pc, #4]	@ (8011f84 <__malloc_unlock+0x8>)
 8011f7e:	f7ff befc 	b.w	8011d7a <__retarget_lock_release_recursive>
 8011f82:	bf00      	nop
 8011f84:	24001ba4 	.word	0x24001ba4

08011f88 <__ssputs_r>:
 8011f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f8c:	688e      	ldr	r6, [r1, #8]
 8011f8e:	461f      	mov	r7, r3
 8011f90:	42be      	cmp	r6, r7
 8011f92:	680b      	ldr	r3, [r1, #0]
 8011f94:	4682      	mov	sl, r0
 8011f96:	460c      	mov	r4, r1
 8011f98:	4690      	mov	r8, r2
 8011f9a:	d82d      	bhi.n	8011ff8 <__ssputs_r+0x70>
 8011f9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011fa0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011fa4:	d026      	beq.n	8011ff4 <__ssputs_r+0x6c>
 8011fa6:	6965      	ldr	r5, [r4, #20]
 8011fa8:	6909      	ldr	r1, [r1, #16]
 8011faa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011fae:	eba3 0901 	sub.w	r9, r3, r1
 8011fb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011fb6:	1c7b      	adds	r3, r7, #1
 8011fb8:	444b      	add	r3, r9
 8011fba:	106d      	asrs	r5, r5, #1
 8011fbc:	429d      	cmp	r5, r3
 8011fbe:	bf38      	it	cc
 8011fc0:	461d      	movcc	r5, r3
 8011fc2:	0553      	lsls	r3, r2, #21
 8011fc4:	d527      	bpl.n	8012016 <__ssputs_r+0x8e>
 8011fc6:	4629      	mov	r1, r5
 8011fc8:	f7ff ff52 	bl	8011e70 <_malloc_r>
 8011fcc:	4606      	mov	r6, r0
 8011fce:	b360      	cbz	r0, 801202a <__ssputs_r+0xa2>
 8011fd0:	6921      	ldr	r1, [r4, #16]
 8011fd2:	464a      	mov	r2, r9
 8011fd4:	f7ff fed2 	bl	8011d7c <memcpy>
 8011fd8:	89a3      	ldrh	r3, [r4, #12]
 8011fda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fe2:	81a3      	strh	r3, [r4, #12]
 8011fe4:	6126      	str	r6, [r4, #16]
 8011fe6:	6165      	str	r5, [r4, #20]
 8011fe8:	444e      	add	r6, r9
 8011fea:	eba5 0509 	sub.w	r5, r5, r9
 8011fee:	6026      	str	r6, [r4, #0]
 8011ff0:	60a5      	str	r5, [r4, #8]
 8011ff2:	463e      	mov	r6, r7
 8011ff4:	42be      	cmp	r6, r7
 8011ff6:	d900      	bls.n	8011ffa <__ssputs_r+0x72>
 8011ff8:	463e      	mov	r6, r7
 8011ffa:	6820      	ldr	r0, [r4, #0]
 8011ffc:	4632      	mov	r2, r6
 8011ffe:	4641      	mov	r1, r8
 8012000:	f000 faa8 	bl	8012554 <memmove>
 8012004:	68a3      	ldr	r3, [r4, #8]
 8012006:	1b9b      	subs	r3, r3, r6
 8012008:	60a3      	str	r3, [r4, #8]
 801200a:	6823      	ldr	r3, [r4, #0]
 801200c:	4433      	add	r3, r6
 801200e:	6023      	str	r3, [r4, #0]
 8012010:	2000      	movs	r0, #0
 8012012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012016:	462a      	mov	r2, r5
 8012018:	f000 fac6 	bl	80125a8 <_realloc_r>
 801201c:	4606      	mov	r6, r0
 801201e:	2800      	cmp	r0, #0
 8012020:	d1e0      	bne.n	8011fe4 <__ssputs_r+0x5c>
 8012022:	6921      	ldr	r1, [r4, #16]
 8012024:	4650      	mov	r0, sl
 8012026:	f7ff feb7 	bl	8011d98 <_free_r>
 801202a:	230c      	movs	r3, #12
 801202c:	f8ca 3000 	str.w	r3, [sl]
 8012030:	89a3      	ldrh	r3, [r4, #12]
 8012032:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012036:	81a3      	strh	r3, [r4, #12]
 8012038:	f04f 30ff 	mov.w	r0, #4294967295
 801203c:	e7e9      	b.n	8012012 <__ssputs_r+0x8a>
	...

08012040 <_svfiprintf_r>:
 8012040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012044:	4698      	mov	r8, r3
 8012046:	898b      	ldrh	r3, [r1, #12]
 8012048:	061b      	lsls	r3, r3, #24
 801204a:	b09d      	sub	sp, #116	@ 0x74
 801204c:	4607      	mov	r7, r0
 801204e:	460d      	mov	r5, r1
 8012050:	4614      	mov	r4, r2
 8012052:	d510      	bpl.n	8012076 <_svfiprintf_r+0x36>
 8012054:	690b      	ldr	r3, [r1, #16]
 8012056:	b973      	cbnz	r3, 8012076 <_svfiprintf_r+0x36>
 8012058:	2140      	movs	r1, #64	@ 0x40
 801205a:	f7ff ff09 	bl	8011e70 <_malloc_r>
 801205e:	6028      	str	r0, [r5, #0]
 8012060:	6128      	str	r0, [r5, #16]
 8012062:	b930      	cbnz	r0, 8012072 <_svfiprintf_r+0x32>
 8012064:	230c      	movs	r3, #12
 8012066:	603b      	str	r3, [r7, #0]
 8012068:	f04f 30ff 	mov.w	r0, #4294967295
 801206c:	b01d      	add	sp, #116	@ 0x74
 801206e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012072:	2340      	movs	r3, #64	@ 0x40
 8012074:	616b      	str	r3, [r5, #20]
 8012076:	2300      	movs	r3, #0
 8012078:	9309      	str	r3, [sp, #36]	@ 0x24
 801207a:	2320      	movs	r3, #32
 801207c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012080:	f8cd 800c 	str.w	r8, [sp, #12]
 8012084:	2330      	movs	r3, #48	@ 0x30
 8012086:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012224 <_svfiprintf_r+0x1e4>
 801208a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801208e:	f04f 0901 	mov.w	r9, #1
 8012092:	4623      	mov	r3, r4
 8012094:	469a      	mov	sl, r3
 8012096:	f813 2b01 	ldrb.w	r2, [r3], #1
 801209a:	b10a      	cbz	r2, 80120a0 <_svfiprintf_r+0x60>
 801209c:	2a25      	cmp	r2, #37	@ 0x25
 801209e:	d1f9      	bne.n	8012094 <_svfiprintf_r+0x54>
 80120a0:	ebba 0b04 	subs.w	fp, sl, r4
 80120a4:	d00b      	beq.n	80120be <_svfiprintf_r+0x7e>
 80120a6:	465b      	mov	r3, fp
 80120a8:	4622      	mov	r2, r4
 80120aa:	4629      	mov	r1, r5
 80120ac:	4638      	mov	r0, r7
 80120ae:	f7ff ff6b 	bl	8011f88 <__ssputs_r>
 80120b2:	3001      	adds	r0, #1
 80120b4:	f000 80a7 	beq.w	8012206 <_svfiprintf_r+0x1c6>
 80120b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80120ba:	445a      	add	r2, fp
 80120bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80120be:	f89a 3000 	ldrb.w	r3, [sl]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	f000 809f 	beq.w	8012206 <_svfiprintf_r+0x1c6>
 80120c8:	2300      	movs	r3, #0
 80120ca:	f04f 32ff 	mov.w	r2, #4294967295
 80120ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120d2:	f10a 0a01 	add.w	sl, sl, #1
 80120d6:	9304      	str	r3, [sp, #16]
 80120d8:	9307      	str	r3, [sp, #28]
 80120da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80120de:	931a      	str	r3, [sp, #104]	@ 0x68
 80120e0:	4654      	mov	r4, sl
 80120e2:	2205      	movs	r2, #5
 80120e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120e8:	484e      	ldr	r0, [pc, #312]	@ (8012224 <_svfiprintf_r+0x1e4>)
 80120ea:	f7ee f919 	bl	8000320 <memchr>
 80120ee:	9a04      	ldr	r2, [sp, #16]
 80120f0:	b9d8      	cbnz	r0, 801212a <_svfiprintf_r+0xea>
 80120f2:	06d0      	lsls	r0, r2, #27
 80120f4:	bf44      	itt	mi
 80120f6:	2320      	movmi	r3, #32
 80120f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80120fc:	0711      	lsls	r1, r2, #28
 80120fe:	bf44      	itt	mi
 8012100:	232b      	movmi	r3, #43	@ 0x2b
 8012102:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012106:	f89a 3000 	ldrb.w	r3, [sl]
 801210a:	2b2a      	cmp	r3, #42	@ 0x2a
 801210c:	d015      	beq.n	801213a <_svfiprintf_r+0xfa>
 801210e:	9a07      	ldr	r2, [sp, #28]
 8012110:	4654      	mov	r4, sl
 8012112:	2000      	movs	r0, #0
 8012114:	f04f 0c0a 	mov.w	ip, #10
 8012118:	4621      	mov	r1, r4
 801211a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801211e:	3b30      	subs	r3, #48	@ 0x30
 8012120:	2b09      	cmp	r3, #9
 8012122:	d94b      	bls.n	80121bc <_svfiprintf_r+0x17c>
 8012124:	b1b0      	cbz	r0, 8012154 <_svfiprintf_r+0x114>
 8012126:	9207      	str	r2, [sp, #28]
 8012128:	e014      	b.n	8012154 <_svfiprintf_r+0x114>
 801212a:	eba0 0308 	sub.w	r3, r0, r8
 801212e:	fa09 f303 	lsl.w	r3, r9, r3
 8012132:	4313      	orrs	r3, r2
 8012134:	9304      	str	r3, [sp, #16]
 8012136:	46a2      	mov	sl, r4
 8012138:	e7d2      	b.n	80120e0 <_svfiprintf_r+0xa0>
 801213a:	9b03      	ldr	r3, [sp, #12]
 801213c:	1d19      	adds	r1, r3, #4
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	9103      	str	r1, [sp, #12]
 8012142:	2b00      	cmp	r3, #0
 8012144:	bfbb      	ittet	lt
 8012146:	425b      	neglt	r3, r3
 8012148:	f042 0202 	orrlt.w	r2, r2, #2
 801214c:	9307      	strge	r3, [sp, #28]
 801214e:	9307      	strlt	r3, [sp, #28]
 8012150:	bfb8      	it	lt
 8012152:	9204      	strlt	r2, [sp, #16]
 8012154:	7823      	ldrb	r3, [r4, #0]
 8012156:	2b2e      	cmp	r3, #46	@ 0x2e
 8012158:	d10a      	bne.n	8012170 <_svfiprintf_r+0x130>
 801215a:	7863      	ldrb	r3, [r4, #1]
 801215c:	2b2a      	cmp	r3, #42	@ 0x2a
 801215e:	d132      	bne.n	80121c6 <_svfiprintf_r+0x186>
 8012160:	9b03      	ldr	r3, [sp, #12]
 8012162:	1d1a      	adds	r2, r3, #4
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	9203      	str	r2, [sp, #12]
 8012168:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801216c:	3402      	adds	r4, #2
 801216e:	9305      	str	r3, [sp, #20]
 8012170:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012234 <_svfiprintf_r+0x1f4>
 8012174:	7821      	ldrb	r1, [r4, #0]
 8012176:	2203      	movs	r2, #3
 8012178:	4650      	mov	r0, sl
 801217a:	f7ee f8d1 	bl	8000320 <memchr>
 801217e:	b138      	cbz	r0, 8012190 <_svfiprintf_r+0x150>
 8012180:	9b04      	ldr	r3, [sp, #16]
 8012182:	eba0 000a 	sub.w	r0, r0, sl
 8012186:	2240      	movs	r2, #64	@ 0x40
 8012188:	4082      	lsls	r2, r0
 801218a:	4313      	orrs	r3, r2
 801218c:	3401      	adds	r4, #1
 801218e:	9304      	str	r3, [sp, #16]
 8012190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012194:	4824      	ldr	r0, [pc, #144]	@ (8012228 <_svfiprintf_r+0x1e8>)
 8012196:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801219a:	2206      	movs	r2, #6
 801219c:	f7ee f8c0 	bl	8000320 <memchr>
 80121a0:	2800      	cmp	r0, #0
 80121a2:	d036      	beq.n	8012212 <_svfiprintf_r+0x1d2>
 80121a4:	4b21      	ldr	r3, [pc, #132]	@ (801222c <_svfiprintf_r+0x1ec>)
 80121a6:	bb1b      	cbnz	r3, 80121f0 <_svfiprintf_r+0x1b0>
 80121a8:	9b03      	ldr	r3, [sp, #12]
 80121aa:	3307      	adds	r3, #7
 80121ac:	f023 0307 	bic.w	r3, r3, #7
 80121b0:	3308      	adds	r3, #8
 80121b2:	9303      	str	r3, [sp, #12]
 80121b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121b6:	4433      	add	r3, r6
 80121b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80121ba:	e76a      	b.n	8012092 <_svfiprintf_r+0x52>
 80121bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80121c0:	460c      	mov	r4, r1
 80121c2:	2001      	movs	r0, #1
 80121c4:	e7a8      	b.n	8012118 <_svfiprintf_r+0xd8>
 80121c6:	2300      	movs	r3, #0
 80121c8:	3401      	adds	r4, #1
 80121ca:	9305      	str	r3, [sp, #20]
 80121cc:	4619      	mov	r1, r3
 80121ce:	f04f 0c0a 	mov.w	ip, #10
 80121d2:	4620      	mov	r0, r4
 80121d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121d8:	3a30      	subs	r2, #48	@ 0x30
 80121da:	2a09      	cmp	r2, #9
 80121dc:	d903      	bls.n	80121e6 <_svfiprintf_r+0x1a6>
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d0c6      	beq.n	8012170 <_svfiprintf_r+0x130>
 80121e2:	9105      	str	r1, [sp, #20]
 80121e4:	e7c4      	b.n	8012170 <_svfiprintf_r+0x130>
 80121e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80121ea:	4604      	mov	r4, r0
 80121ec:	2301      	movs	r3, #1
 80121ee:	e7f0      	b.n	80121d2 <_svfiprintf_r+0x192>
 80121f0:	ab03      	add	r3, sp, #12
 80121f2:	9300      	str	r3, [sp, #0]
 80121f4:	462a      	mov	r2, r5
 80121f6:	4b0e      	ldr	r3, [pc, #56]	@ (8012230 <_svfiprintf_r+0x1f0>)
 80121f8:	a904      	add	r1, sp, #16
 80121fa:	4638      	mov	r0, r7
 80121fc:	f3af 8000 	nop.w
 8012200:	1c42      	adds	r2, r0, #1
 8012202:	4606      	mov	r6, r0
 8012204:	d1d6      	bne.n	80121b4 <_svfiprintf_r+0x174>
 8012206:	89ab      	ldrh	r3, [r5, #12]
 8012208:	065b      	lsls	r3, r3, #25
 801220a:	f53f af2d 	bmi.w	8012068 <_svfiprintf_r+0x28>
 801220e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012210:	e72c      	b.n	801206c <_svfiprintf_r+0x2c>
 8012212:	ab03      	add	r3, sp, #12
 8012214:	9300      	str	r3, [sp, #0]
 8012216:	462a      	mov	r2, r5
 8012218:	4b05      	ldr	r3, [pc, #20]	@ (8012230 <_svfiprintf_r+0x1f0>)
 801221a:	a904      	add	r1, sp, #16
 801221c:	4638      	mov	r0, r7
 801221e:	f000 f879 	bl	8012314 <_printf_i>
 8012222:	e7ed      	b.n	8012200 <_svfiprintf_r+0x1c0>
 8012224:	08012a64 	.word	0x08012a64
 8012228:	08012a6e 	.word	0x08012a6e
 801222c:	00000000 	.word	0x00000000
 8012230:	08011f89 	.word	0x08011f89
 8012234:	08012a6a 	.word	0x08012a6a

08012238 <_printf_common>:
 8012238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801223c:	4616      	mov	r6, r2
 801223e:	4698      	mov	r8, r3
 8012240:	688a      	ldr	r2, [r1, #8]
 8012242:	690b      	ldr	r3, [r1, #16]
 8012244:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012248:	4293      	cmp	r3, r2
 801224a:	bfb8      	it	lt
 801224c:	4613      	movlt	r3, r2
 801224e:	6033      	str	r3, [r6, #0]
 8012250:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012254:	4607      	mov	r7, r0
 8012256:	460c      	mov	r4, r1
 8012258:	b10a      	cbz	r2, 801225e <_printf_common+0x26>
 801225a:	3301      	adds	r3, #1
 801225c:	6033      	str	r3, [r6, #0]
 801225e:	6823      	ldr	r3, [r4, #0]
 8012260:	0699      	lsls	r1, r3, #26
 8012262:	bf42      	ittt	mi
 8012264:	6833      	ldrmi	r3, [r6, #0]
 8012266:	3302      	addmi	r3, #2
 8012268:	6033      	strmi	r3, [r6, #0]
 801226a:	6825      	ldr	r5, [r4, #0]
 801226c:	f015 0506 	ands.w	r5, r5, #6
 8012270:	d106      	bne.n	8012280 <_printf_common+0x48>
 8012272:	f104 0a19 	add.w	sl, r4, #25
 8012276:	68e3      	ldr	r3, [r4, #12]
 8012278:	6832      	ldr	r2, [r6, #0]
 801227a:	1a9b      	subs	r3, r3, r2
 801227c:	42ab      	cmp	r3, r5
 801227e:	dc26      	bgt.n	80122ce <_printf_common+0x96>
 8012280:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012284:	6822      	ldr	r2, [r4, #0]
 8012286:	3b00      	subs	r3, #0
 8012288:	bf18      	it	ne
 801228a:	2301      	movne	r3, #1
 801228c:	0692      	lsls	r2, r2, #26
 801228e:	d42b      	bmi.n	80122e8 <_printf_common+0xb0>
 8012290:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012294:	4641      	mov	r1, r8
 8012296:	4638      	mov	r0, r7
 8012298:	47c8      	blx	r9
 801229a:	3001      	adds	r0, #1
 801229c:	d01e      	beq.n	80122dc <_printf_common+0xa4>
 801229e:	6823      	ldr	r3, [r4, #0]
 80122a0:	6922      	ldr	r2, [r4, #16]
 80122a2:	f003 0306 	and.w	r3, r3, #6
 80122a6:	2b04      	cmp	r3, #4
 80122a8:	bf02      	ittt	eq
 80122aa:	68e5      	ldreq	r5, [r4, #12]
 80122ac:	6833      	ldreq	r3, [r6, #0]
 80122ae:	1aed      	subeq	r5, r5, r3
 80122b0:	68a3      	ldr	r3, [r4, #8]
 80122b2:	bf0c      	ite	eq
 80122b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80122b8:	2500      	movne	r5, #0
 80122ba:	4293      	cmp	r3, r2
 80122bc:	bfc4      	itt	gt
 80122be:	1a9b      	subgt	r3, r3, r2
 80122c0:	18ed      	addgt	r5, r5, r3
 80122c2:	2600      	movs	r6, #0
 80122c4:	341a      	adds	r4, #26
 80122c6:	42b5      	cmp	r5, r6
 80122c8:	d11a      	bne.n	8012300 <_printf_common+0xc8>
 80122ca:	2000      	movs	r0, #0
 80122cc:	e008      	b.n	80122e0 <_printf_common+0xa8>
 80122ce:	2301      	movs	r3, #1
 80122d0:	4652      	mov	r2, sl
 80122d2:	4641      	mov	r1, r8
 80122d4:	4638      	mov	r0, r7
 80122d6:	47c8      	blx	r9
 80122d8:	3001      	adds	r0, #1
 80122da:	d103      	bne.n	80122e4 <_printf_common+0xac>
 80122dc:	f04f 30ff 	mov.w	r0, #4294967295
 80122e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122e4:	3501      	adds	r5, #1
 80122e6:	e7c6      	b.n	8012276 <_printf_common+0x3e>
 80122e8:	18e1      	adds	r1, r4, r3
 80122ea:	1c5a      	adds	r2, r3, #1
 80122ec:	2030      	movs	r0, #48	@ 0x30
 80122ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80122f2:	4422      	add	r2, r4
 80122f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80122f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80122fc:	3302      	adds	r3, #2
 80122fe:	e7c7      	b.n	8012290 <_printf_common+0x58>
 8012300:	2301      	movs	r3, #1
 8012302:	4622      	mov	r2, r4
 8012304:	4641      	mov	r1, r8
 8012306:	4638      	mov	r0, r7
 8012308:	47c8      	blx	r9
 801230a:	3001      	adds	r0, #1
 801230c:	d0e6      	beq.n	80122dc <_printf_common+0xa4>
 801230e:	3601      	adds	r6, #1
 8012310:	e7d9      	b.n	80122c6 <_printf_common+0x8e>
	...

08012314 <_printf_i>:
 8012314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012318:	7e0f      	ldrb	r7, [r1, #24]
 801231a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801231c:	2f78      	cmp	r7, #120	@ 0x78
 801231e:	4691      	mov	r9, r2
 8012320:	4680      	mov	r8, r0
 8012322:	460c      	mov	r4, r1
 8012324:	469a      	mov	sl, r3
 8012326:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801232a:	d807      	bhi.n	801233c <_printf_i+0x28>
 801232c:	2f62      	cmp	r7, #98	@ 0x62
 801232e:	d80a      	bhi.n	8012346 <_printf_i+0x32>
 8012330:	2f00      	cmp	r7, #0
 8012332:	f000 80d2 	beq.w	80124da <_printf_i+0x1c6>
 8012336:	2f58      	cmp	r7, #88	@ 0x58
 8012338:	f000 80b9 	beq.w	80124ae <_printf_i+0x19a>
 801233c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012340:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012344:	e03a      	b.n	80123bc <_printf_i+0xa8>
 8012346:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801234a:	2b15      	cmp	r3, #21
 801234c:	d8f6      	bhi.n	801233c <_printf_i+0x28>
 801234e:	a101      	add	r1, pc, #4	@ (adr r1, 8012354 <_printf_i+0x40>)
 8012350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012354:	080123ad 	.word	0x080123ad
 8012358:	080123c1 	.word	0x080123c1
 801235c:	0801233d 	.word	0x0801233d
 8012360:	0801233d 	.word	0x0801233d
 8012364:	0801233d 	.word	0x0801233d
 8012368:	0801233d 	.word	0x0801233d
 801236c:	080123c1 	.word	0x080123c1
 8012370:	0801233d 	.word	0x0801233d
 8012374:	0801233d 	.word	0x0801233d
 8012378:	0801233d 	.word	0x0801233d
 801237c:	0801233d 	.word	0x0801233d
 8012380:	080124c1 	.word	0x080124c1
 8012384:	080123eb 	.word	0x080123eb
 8012388:	0801247b 	.word	0x0801247b
 801238c:	0801233d 	.word	0x0801233d
 8012390:	0801233d 	.word	0x0801233d
 8012394:	080124e3 	.word	0x080124e3
 8012398:	0801233d 	.word	0x0801233d
 801239c:	080123eb 	.word	0x080123eb
 80123a0:	0801233d 	.word	0x0801233d
 80123a4:	0801233d 	.word	0x0801233d
 80123a8:	08012483 	.word	0x08012483
 80123ac:	6833      	ldr	r3, [r6, #0]
 80123ae:	1d1a      	adds	r2, r3, #4
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	6032      	str	r2, [r6, #0]
 80123b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80123b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80123bc:	2301      	movs	r3, #1
 80123be:	e09d      	b.n	80124fc <_printf_i+0x1e8>
 80123c0:	6833      	ldr	r3, [r6, #0]
 80123c2:	6820      	ldr	r0, [r4, #0]
 80123c4:	1d19      	adds	r1, r3, #4
 80123c6:	6031      	str	r1, [r6, #0]
 80123c8:	0606      	lsls	r6, r0, #24
 80123ca:	d501      	bpl.n	80123d0 <_printf_i+0xbc>
 80123cc:	681d      	ldr	r5, [r3, #0]
 80123ce:	e003      	b.n	80123d8 <_printf_i+0xc4>
 80123d0:	0645      	lsls	r5, r0, #25
 80123d2:	d5fb      	bpl.n	80123cc <_printf_i+0xb8>
 80123d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80123d8:	2d00      	cmp	r5, #0
 80123da:	da03      	bge.n	80123e4 <_printf_i+0xd0>
 80123dc:	232d      	movs	r3, #45	@ 0x2d
 80123de:	426d      	negs	r5, r5
 80123e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80123e4:	4859      	ldr	r0, [pc, #356]	@ (801254c <_printf_i+0x238>)
 80123e6:	230a      	movs	r3, #10
 80123e8:	e011      	b.n	801240e <_printf_i+0xfa>
 80123ea:	6821      	ldr	r1, [r4, #0]
 80123ec:	6833      	ldr	r3, [r6, #0]
 80123ee:	0608      	lsls	r0, r1, #24
 80123f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80123f4:	d402      	bmi.n	80123fc <_printf_i+0xe8>
 80123f6:	0649      	lsls	r1, r1, #25
 80123f8:	bf48      	it	mi
 80123fa:	b2ad      	uxthmi	r5, r5
 80123fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80123fe:	4853      	ldr	r0, [pc, #332]	@ (801254c <_printf_i+0x238>)
 8012400:	6033      	str	r3, [r6, #0]
 8012402:	bf14      	ite	ne
 8012404:	230a      	movne	r3, #10
 8012406:	2308      	moveq	r3, #8
 8012408:	2100      	movs	r1, #0
 801240a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801240e:	6866      	ldr	r6, [r4, #4]
 8012410:	60a6      	str	r6, [r4, #8]
 8012412:	2e00      	cmp	r6, #0
 8012414:	bfa2      	ittt	ge
 8012416:	6821      	ldrge	r1, [r4, #0]
 8012418:	f021 0104 	bicge.w	r1, r1, #4
 801241c:	6021      	strge	r1, [r4, #0]
 801241e:	b90d      	cbnz	r5, 8012424 <_printf_i+0x110>
 8012420:	2e00      	cmp	r6, #0
 8012422:	d04b      	beq.n	80124bc <_printf_i+0x1a8>
 8012424:	4616      	mov	r6, r2
 8012426:	fbb5 f1f3 	udiv	r1, r5, r3
 801242a:	fb03 5711 	mls	r7, r3, r1, r5
 801242e:	5dc7      	ldrb	r7, [r0, r7]
 8012430:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012434:	462f      	mov	r7, r5
 8012436:	42bb      	cmp	r3, r7
 8012438:	460d      	mov	r5, r1
 801243a:	d9f4      	bls.n	8012426 <_printf_i+0x112>
 801243c:	2b08      	cmp	r3, #8
 801243e:	d10b      	bne.n	8012458 <_printf_i+0x144>
 8012440:	6823      	ldr	r3, [r4, #0]
 8012442:	07df      	lsls	r7, r3, #31
 8012444:	d508      	bpl.n	8012458 <_printf_i+0x144>
 8012446:	6923      	ldr	r3, [r4, #16]
 8012448:	6861      	ldr	r1, [r4, #4]
 801244a:	4299      	cmp	r1, r3
 801244c:	bfde      	ittt	le
 801244e:	2330      	movle	r3, #48	@ 0x30
 8012450:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012454:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012458:	1b92      	subs	r2, r2, r6
 801245a:	6122      	str	r2, [r4, #16]
 801245c:	f8cd a000 	str.w	sl, [sp]
 8012460:	464b      	mov	r3, r9
 8012462:	aa03      	add	r2, sp, #12
 8012464:	4621      	mov	r1, r4
 8012466:	4640      	mov	r0, r8
 8012468:	f7ff fee6 	bl	8012238 <_printf_common>
 801246c:	3001      	adds	r0, #1
 801246e:	d14a      	bne.n	8012506 <_printf_i+0x1f2>
 8012470:	f04f 30ff 	mov.w	r0, #4294967295
 8012474:	b004      	add	sp, #16
 8012476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801247a:	6823      	ldr	r3, [r4, #0]
 801247c:	f043 0320 	orr.w	r3, r3, #32
 8012480:	6023      	str	r3, [r4, #0]
 8012482:	4833      	ldr	r0, [pc, #204]	@ (8012550 <_printf_i+0x23c>)
 8012484:	2778      	movs	r7, #120	@ 0x78
 8012486:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801248a:	6823      	ldr	r3, [r4, #0]
 801248c:	6831      	ldr	r1, [r6, #0]
 801248e:	061f      	lsls	r7, r3, #24
 8012490:	f851 5b04 	ldr.w	r5, [r1], #4
 8012494:	d402      	bmi.n	801249c <_printf_i+0x188>
 8012496:	065f      	lsls	r7, r3, #25
 8012498:	bf48      	it	mi
 801249a:	b2ad      	uxthmi	r5, r5
 801249c:	6031      	str	r1, [r6, #0]
 801249e:	07d9      	lsls	r1, r3, #31
 80124a0:	bf44      	itt	mi
 80124a2:	f043 0320 	orrmi.w	r3, r3, #32
 80124a6:	6023      	strmi	r3, [r4, #0]
 80124a8:	b11d      	cbz	r5, 80124b2 <_printf_i+0x19e>
 80124aa:	2310      	movs	r3, #16
 80124ac:	e7ac      	b.n	8012408 <_printf_i+0xf4>
 80124ae:	4827      	ldr	r0, [pc, #156]	@ (801254c <_printf_i+0x238>)
 80124b0:	e7e9      	b.n	8012486 <_printf_i+0x172>
 80124b2:	6823      	ldr	r3, [r4, #0]
 80124b4:	f023 0320 	bic.w	r3, r3, #32
 80124b8:	6023      	str	r3, [r4, #0]
 80124ba:	e7f6      	b.n	80124aa <_printf_i+0x196>
 80124bc:	4616      	mov	r6, r2
 80124be:	e7bd      	b.n	801243c <_printf_i+0x128>
 80124c0:	6833      	ldr	r3, [r6, #0]
 80124c2:	6825      	ldr	r5, [r4, #0]
 80124c4:	6961      	ldr	r1, [r4, #20]
 80124c6:	1d18      	adds	r0, r3, #4
 80124c8:	6030      	str	r0, [r6, #0]
 80124ca:	062e      	lsls	r6, r5, #24
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	d501      	bpl.n	80124d4 <_printf_i+0x1c0>
 80124d0:	6019      	str	r1, [r3, #0]
 80124d2:	e002      	b.n	80124da <_printf_i+0x1c6>
 80124d4:	0668      	lsls	r0, r5, #25
 80124d6:	d5fb      	bpl.n	80124d0 <_printf_i+0x1bc>
 80124d8:	8019      	strh	r1, [r3, #0]
 80124da:	2300      	movs	r3, #0
 80124dc:	6123      	str	r3, [r4, #16]
 80124de:	4616      	mov	r6, r2
 80124e0:	e7bc      	b.n	801245c <_printf_i+0x148>
 80124e2:	6833      	ldr	r3, [r6, #0]
 80124e4:	1d1a      	adds	r2, r3, #4
 80124e6:	6032      	str	r2, [r6, #0]
 80124e8:	681e      	ldr	r6, [r3, #0]
 80124ea:	6862      	ldr	r2, [r4, #4]
 80124ec:	2100      	movs	r1, #0
 80124ee:	4630      	mov	r0, r6
 80124f0:	f7ed ff16 	bl	8000320 <memchr>
 80124f4:	b108      	cbz	r0, 80124fa <_printf_i+0x1e6>
 80124f6:	1b80      	subs	r0, r0, r6
 80124f8:	6060      	str	r0, [r4, #4]
 80124fa:	6863      	ldr	r3, [r4, #4]
 80124fc:	6123      	str	r3, [r4, #16]
 80124fe:	2300      	movs	r3, #0
 8012500:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012504:	e7aa      	b.n	801245c <_printf_i+0x148>
 8012506:	6923      	ldr	r3, [r4, #16]
 8012508:	4632      	mov	r2, r6
 801250a:	4649      	mov	r1, r9
 801250c:	4640      	mov	r0, r8
 801250e:	47d0      	blx	sl
 8012510:	3001      	adds	r0, #1
 8012512:	d0ad      	beq.n	8012470 <_printf_i+0x15c>
 8012514:	6823      	ldr	r3, [r4, #0]
 8012516:	079b      	lsls	r3, r3, #30
 8012518:	d413      	bmi.n	8012542 <_printf_i+0x22e>
 801251a:	68e0      	ldr	r0, [r4, #12]
 801251c:	9b03      	ldr	r3, [sp, #12]
 801251e:	4298      	cmp	r0, r3
 8012520:	bfb8      	it	lt
 8012522:	4618      	movlt	r0, r3
 8012524:	e7a6      	b.n	8012474 <_printf_i+0x160>
 8012526:	2301      	movs	r3, #1
 8012528:	4632      	mov	r2, r6
 801252a:	4649      	mov	r1, r9
 801252c:	4640      	mov	r0, r8
 801252e:	47d0      	blx	sl
 8012530:	3001      	adds	r0, #1
 8012532:	d09d      	beq.n	8012470 <_printf_i+0x15c>
 8012534:	3501      	adds	r5, #1
 8012536:	68e3      	ldr	r3, [r4, #12]
 8012538:	9903      	ldr	r1, [sp, #12]
 801253a:	1a5b      	subs	r3, r3, r1
 801253c:	42ab      	cmp	r3, r5
 801253e:	dcf2      	bgt.n	8012526 <_printf_i+0x212>
 8012540:	e7eb      	b.n	801251a <_printf_i+0x206>
 8012542:	2500      	movs	r5, #0
 8012544:	f104 0619 	add.w	r6, r4, #25
 8012548:	e7f5      	b.n	8012536 <_printf_i+0x222>
 801254a:	bf00      	nop
 801254c:	08012a75 	.word	0x08012a75
 8012550:	08012a86 	.word	0x08012a86

08012554 <memmove>:
 8012554:	4288      	cmp	r0, r1
 8012556:	b510      	push	{r4, lr}
 8012558:	eb01 0402 	add.w	r4, r1, r2
 801255c:	d902      	bls.n	8012564 <memmove+0x10>
 801255e:	4284      	cmp	r4, r0
 8012560:	4623      	mov	r3, r4
 8012562:	d807      	bhi.n	8012574 <memmove+0x20>
 8012564:	1e43      	subs	r3, r0, #1
 8012566:	42a1      	cmp	r1, r4
 8012568:	d008      	beq.n	801257c <memmove+0x28>
 801256a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801256e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012572:	e7f8      	b.n	8012566 <memmove+0x12>
 8012574:	4402      	add	r2, r0
 8012576:	4601      	mov	r1, r0
 8012578:	428a      	cmp	r2, r1
 801257a:	d100      	bne.n	801257e <memmove+0x2a>
 801257c:	bd10      	pop	{r4, pc}
 801257e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012582:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012586:	e7f7      	b.n	8012578 <memmove+0x24>

08012588 <_sbrk_r>:
 8012588:	b538      	push	{r3, r4, r5, lr}
 801258a:	4d06      	ldr	r5, [pc, #24]	@ (80125a4 <_sbrk_r+0x1c>)
 801258c:	2300      	movs	r3, #0
 801258e:	4604      	mov	r4, r0
 8012590:	4608      	mov	r0, r1
 8012592:	602b      	str	r3, [r5, #0]
 8012594:	f7f0 f882 	bl	800269c <_sbrk>
 8012598:	1c43      	adds	r3, r0, #1
 801259a:	d102      	bne.n	80125a2 <_sbrk_r+0x1a>
 801259c:	682b      	ldr	r3, [r5, #0]
 801259e:	b103      	cbz	r3, 80125a2 <_sbrk_r+0x1a>
 80125a0:	6023      	str	r3, [r4, #0]
 80125a2:	bd38      	pop	{r3, r4, r5, pc}
 80125a4:	24001ba0 	.word	0x24001ba0

080125a8 <_realloc_r>:
 80125a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125ac:	4680      	mov	r8, r0
 80125ae:	4615      	mov	r5, r2
 80125b0:	460c      	mov	r4, r1
 80125b2:	b921      	cbnz	r1, 80125be <_realloc_r+0x16>
 80125b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125b8:	4611      	mov	r1, r2
 80125ba:	f7ff bc59 	b.w	8011e70 <_malloc_r>
 80125be:	b92a      	cbnz	r2, 80125cc <_realloc_r+0x24>
 80125c0:	f7ff fbea 	bl	8011d98 <_free_r>
 80125c4:	2400      	movs	r4, #0
 80125c6:	4620      	mov	r0, r4
 80125c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125cc:	f000 f81a 	bl	8012604 <_malloc_usable_size_r>
 80125d0:	4285      	cmp	r5, r0
 80125d2:	4606      	mov	r6, r0
 80125d4:	d802      	bhi.n	80125dc <_realloc_r+0x34>
 80125d6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80125da:	d8f4      	bhi.n	80125c6 <_realloc_r+0x1e>
 80125dc:	4629      	mov	r1, r5
 80125de:	4640      	mov	r0, r8
 80125e0:	f7ff fc46 	bl	8011e70 <_malloc_r>
 80125e4:	4607      	mov	r7, r0
 80125e6:	2800      	cmp	r0, #0
 80125e8:	d0ec      	beq.n	80125c4 <_realloc_r+0x1c>
 80125ea:	42b5      	cmp	r5, r6
 80125ec:	462a      	mov	r2, r5
 80125ee:	4621      	mov	r1, r4
 80125f0:	bf28      	it	cs
 80125f2:	4632      	movcs	r2, r6
 80125f4:	f7ff fbc2 	bl	8011d7c <memcpy>
 80125f8:	4621      	mov	r1, r4
 80125fa:	4640      	mov	r0, r8
 80125fc:	f7ff fbcc 	bl	8011d98 <_free_r>
 8012600:	463c      	mov	r4, r7
 8012602:	e7e0      	b.n	80125c6 <_realloc_r+0x1e>

08012604 <_malloc_usable_size_r>:
 8012604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012608:	1f18      	subs	r0, r3, #4
 801260a:	2b00      	cmp	r3, #0
 801260c:	bfbc      	itt	lt
 801260e:	580b      	ldrlt	r3, [r1, r0]
 8012610:	18c0      	addlt	r0, r0, r3
 8012612:	4770      	bx	lr

08012614 <_init>:
 8012614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012616:	bf00      	nop
 8012618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801261a:	bc08      	pop	{r3}
 801261c:	469e      	mov	lr, r3
 801261e:	4770      	bx	lr

08012620 <_fini>:
 8012620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012622:	bf00      	nop
 8012624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012626:	bc08      	pop	{r3}
 8012628:	469e      	mov	lr, r3
 801262a:	4770      	bx	lr
