
# UART Module for FPGA Systems (dev_uart)

## Overview
This repository, part of the FPGASystemsLab organization, hosts the development of a UART module for FPGA systems. The UART module, named `soc_uart_box`, is designed to facilitate serial communication in FPGA-based projects.

## Module Description
The `soc_uart_box` module includes functionalities for both receiving and transmitting data. It operates with system clock and reset signals, and manages UART communication through Rx and Tx lines. The module is designed with a focus on simplicity and efficiency, suitable for various FPGA applications.

## Installation and Usage
To use this UART module in your project, clone this repository and include the `soc_uart_box` module in your FPGA design. Configure the module according to your system's requirements.

### Cloning the Repository
```
git clone https://github.com/FPGASystemsLab/dev_uart.git
```

## Authors
- Adam Łuczak - [adam.luczak@outlook.com](mailto:adam.luczak@outlook.com)
- Jakub S. - [jakusbsiast@gmail.com](mailto:jakusbsiast@gmail.com)

## Citation
If you use this UART module in your project or research, please cite it as follows:
```
Adam Łuczak, Jakub S., "UART Module for FPGA Systems," FPGASystemsLab, 2024.
```

## License
This project is open source and available under the MIT License. You are free to use, modify, and distribute the code both in private and commercial projects without the need to attribute the original authors. However, if modifications are made, the source of the original code does not need to be disclosed.

## Contributing
Contributions to this project are welcome. Please feel free to fork the repository, make your changes, and submit a pull request.

## Contact
For any inquiries or questions regarding this project, please contact the authors at their respective email addresses.
