vhdl xil_defaultlib  \
"../../../bd/mb_lab7/ip/mb_lab7_axi_uartlite_0_0/sim/mb_lab7_axi_uartlite_0_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_mdm_1_0/sim/mb_lab7_mdm_1_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_microblaze_0_0/sim/mb_lab7_microblaze_0_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_microblaze_0_axi_intc_0/sim/mb_lab7_microblaze_0_axi_intc_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_dlmb_bram_if_cntlr_0/sim/mb_lab7_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_dlmb_v10_0/sim/mb_lab7_dlmb_v10_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_ilmb_bram_if_cntlr_0/sim/mb_lab7_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_ilmb_v10_0/sim/mb_lab7_ilmb_v10_0.vhd" \
"../../../bd/mb_lab7/ip/mb_lab7_rst_clk_wiz_1_100M_0/sim/mb_lab7_rst_clk_wiz_1_100M_0.vhd" \

nosort
