<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sc_fifo_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element sc_fifo_0.csr
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="almost_empty"
   internal="sc_fifo_0.almost_empty"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="almost_full"
   internal="sc_fifo_0.almost_full"
   type="avalon_streaming"
   dir="start" />
 <interface name="avalon_mm_slv" internal="sc_fifo_0.csr" type="avalon" dir="end" />
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="in_data"
   internal="sc_fifo_0.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="out_data"
   internal="sc_fifo_0.out"
   type="avalon_streaming"
   dir="start" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="sc_fifo_0"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="4096" />
  <parameter name="SYMBOLS_PER_BEAT" value="4" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="1" />
  <parameter name="USE_ALMOST_FULL_IF" value="1" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_STORE_FORWARD" value="1" />
 </module>
 <connection kind="clock" version="18.1" start="clk_0.clk" end="sc_fifo_0.clk" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="sc_fifo_0.clk_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
