 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mac_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:39:19 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 4                   0.00       0.10 r
  mult_10_U56/ZN (INV_X1)                  0.01      0.03       0.13 f
  mult_10_n64 (net)              3                   0.00       0.13 f
  mult_10_U91/ZN (NOR2_X1)                 0.03      0.05       0.18 r
  mult_10_ab_1__4_ (net)         2                   0.00       0.18 r
  mult_10_U43/Z (XOR2_X1)                  0.03      0.08       0.26 r
  mult_10_n31 (net)              1                   0.00       0.26 r
  mult_10_S2_2_3/S (FA_X1)                 0.02      0.12       0.38 f    mo 
  mult_10_SUMB_2__3_ (net)       1                   0.00       0.38 f
  mult_10_S2_3_2/CO (FA_X1)                0.02      0.09       0.47 f    mo 
  mult_10_CARRYB_3__2_ (net)     1                   0.00       0.47 f
  mult_10_S2_4_2/CO (FA_X1)                0.02      0.11       0.58 f    mo 
  mult_10_CARRYB_4__2_ (net)     1                   0.00       0.58 f
  mult_10_S2_5_2/CO (FA_X1)                0.02      0.11       0.68 f    mo 
  mult_10_CARRYB_5__2_ (net)     1                   0.00       0.68 f
  mult_10_S2_6_2/CO (FA_X1)                0.02      0.11       0.79 f    mo 
  mult_10_CARRYB_6__2_ (net)     1                   0.00       0.79 f
  mult_10_S4_2/S (FA_X1)                   0.01      0.14       0.93 r    mo 
  mult_10_SUMB_7__2_ (net)       1                   0.00       0.93 r
  mult_10_S14_9/S (FA_X1)                  0.02      0.12       1.05 f    mo 
  mult_10_A1_7_ (net)            3                   0.00       1.05 f
  mult_10_FS_1_U63/ZN (NAND2_X1)           0.02      0.05       1.10 r
  mult_10_FS_1_n39 (net)         5                   0.00       1.10 r
  mult_10_FS_1_U3/Z (CLKBUF_X1)            0.01      0.05       1.15 r
  mult_10_FS_1_n10 (net)         2                   0.00       1.15 r
  mult_10_FS_1_U26/ZN (NAND2_X1)           0.01      0.03       1.18 f
  mult_10_FS_1_n65 (net)         1                   0.00       1.18 f
  mult_10_FS_1_U84/ZN (NAND3_X1)           0.01      0.03       1.21 r
  mult_10_FS_1_n63 (net)         1                   0.00       1.21 r
  mult_10_FS_1_U83/ZN (NAND3_X1)           0.01      0.04       1.24 f
  mult_10_FS_1_n61 (net)         1                   0.00       1.24 f
  mult_10_FS_1_U82/ZN (XNOR2_X1)           0.01      0.06       1.31 f
  product_14_ (net)              3                   0.00       1.31 f
  add_19_U65/ZN (NOR2_X1)                  0.03      0.06       1.37 r
  add_19_n26 (net)               3                   0.00       1.37 r
  add_19_U131/ZN (NOR2_X1)                 0.01      0.03       1.39 f
  add_19_n74 (net)               1                   0.00       1.39 f
  add_19_U102/ZN (NOR2_X1)                 0.02      0.04       1.43 r
  add_19_n73 (net)               1                   0.00       1.43 r
  add_19_U130/ZN (NAND3_X1)                0.01      0.04       1.47 f
  add_19_n69 (net)               1                   0.00       1.47 f
  add_19_U129/ZN (XNOR2_X1)                0.01      0.05       1.52 f
  N18 (net)                      1                   0.00       1.52 f
  U21/ZN (AND2_X1)                         0.01      0.04       1.56 f
  N34 (net)                      1                   0.00       1.56 f
  acc_reg_15_/D (DFF_X1)                   0.01      0.01       1.57 f
  data arrival time                                             1.57

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_15_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.57
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.51


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.02      0.09       0.09 r
  b_reg[6] (net)                 3                   0.00       0.09 r
  mult_10_U55/ZN (INV_X1)                  0.01      0.04       0.13 f
  mult_10_n69 (net)              5                   0.00       0.13 f
  mult_10_U47/ZN (NOR2_X1)                 0.02      0.05       0.18 r
  mult_10_n34 (net)              1                   0.00       0.18 r
  mult_10_U41/ZN (AND2_X2)                 0.01      0.05       0.23 r
  mult_10_n51 (net)              3                   0.00       0.23 r
  mult_10_U51/ZN (XNOR2_X1)                0.02      0.06       0.29 r
  mult_10_n36 (net)              1                   0.00       0.29 r
  mult_10_U50/ZN (XNOR2_X1)                0.03      0.06       0.35 r
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.35 r
  mult_10_S2_3_4/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 f
  mult_10_S2_4_3/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.60 r
  mult_10_S2_5_2/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 f
  mult_10_S2_6_1/CO (FA_X1)                0.02      0.09       0.81 f    mo 
  mult_10_CARRYB_6__1_ (net)     1                   0.00       0.81 f
  mult_10_S4_1/CO (FA_X1)                  0.02      0.11       0.91 f    mo 
  mult_10_CARRYB_7__1_ (net)     1                   0.00       0.91 f
  mult_10_S14_9/S (FA_X1)                  0.02      0.15       1.06 r    mo 
  mult_10_A1_7_ (net)            3                   0.00       1.06 r
  mult_10_FS_1_U63/ZN (NAND2_X1)           0.02      0.04       1.11 f
  mult_10_FS_1_n39 (net)         5                   0.00       1.11 f
  mult_10_FS_1_U15/ZN (OR2_X1)             0.01      0.06       1.17 f
  mult_10_FS_1_n32 (net)         1                   0.00       1.17 f
  mult_10_FS_1_U73/ZN (OAI21_X1)           0.02      0.03       1.20 r
  mult_10_FS_1_n30 (net)         1                   0.00       1.20 r
  mult_10_FS_1_U70/ZN (NOR2_X1)            0.01      0.02       1.22 f
  mult_10_FS_1_n26 (net)         1                   0.00       1.22 f
  mult_10_FS_1_U69/ZN (XNOR2_X1)           0.02      0.06       1.28 f
  product_11_ (net)              3                   0.00       1.28 f
  add_19_U107/ZN (NAND2_X1)                0.02      0.04       1.32 r
  add_19_n86 (net)               3                   0.00       1.32 r
  add_19_U145/ZN (INV_X1)                  0.01      0.03       1.35 f
  add_19_n113 (net)              1                   0.00       1.35 f
  add_19_U144/ZN (AOI21_X1)                0.02      0.05       1.40 r
  add_19_n106 (net)              2                   0.00       1.40 r
  add_19_U22/ZN (AND2_X1)                  0.01      0.05       1.44 r
  add_19_n16 (net)               1                   0.00       1.44 r
  add_19_U108/ZN (OAI21_X1)                0.01      0.03       1.47 f
  add_19_n101 (net)              1                   0.00       1.47 f
  add_19_U140/ZN (XNOR2_X1)                0.01      0.05       1.52 f
  N16 (net)                      1                   0.00       1.52 f
  U23/ZN (AND2_X1)                         0.01      0.04       1.56 f
  N32 (net)                      1                   0.00       1.56 f
  acc_reg_13_/D (DFF_X1)                   0.01      0.01       1.57 f
  data arrival time                                             1.57

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_13_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.57
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.51


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.02      0.09       0.09 r
  b_reg[6] (net)                 3                   0.00       0.09 r
  mult_10_U55/ZN (INV_X1)                  0.01      0.04       0.13 f
  mult_10_n69 (net)              5                   0.00       0.13 f
  mult_10_U47/ZN (NOR2_X1)                 0.02      0.05       0.18 r
  mult_10_n34 (net)              1                   0.00       0.18 r
  mult_10_U41/ZN (AND2_X2)                 0.01      0.05       0.23 r
  mult_10_n51 (net)              3                   0.00       0.23 r
  mult_10_U51/ZN (XNOR2_X1)                0.02      0.06       0.29 r
  mult_10_n36 (net)              1                   0.00       0.29 r
  mult_10_U50/ZN (XNOR2_X1)                0.03      0.06       0.35 r
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.35 r
  mult_10_S2_3_4/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 f
  mult_10_S2_4_3/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.60 r
  mult_10_S2_5_2/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 f
  mult_10_S2_6_1/CO (FA_X1)                0.02      0.09       0.81 f    mo 
  mult_10_CARRYB_6__1_ (net)     1                   0.00       0.81 f
  mult_10_S4_1/CO (FA_X1)                  0.02      0.11       0.91 f    mo 
  mult_10_CARRYB_7__1_ (net)     1                   0.00       0.91 f
  mult_10_S14_9/S (FA_X1)                  0.02      0.15       1.06 r    mo 
  mult_10_A1_7_ (net)            3                   0.00       1.06 r
  mult_10_FS_1_U63/ZN (NAND2_X1)           0.02      0.04       1.11 f
  mult_10_FS_1_n39 (net)         5                   0.00       1.11 f
  mult_10_FS_1_U15/ZN (OR2_X1)             0.01      0.06       1.17 f
  mult_10_FS_1_n32 (net)         1                   0.00       1.17 f
  mult_10_FS_1_U73/ZN (OAI21_X1)           0.02      0.03       1.20 r
  mult_10_FS_1_n30 (net)         1                   0.00       1.20 r
  mult_10_FS_1_U70/ZN (NOR2_X1)            0.01      0.02       1.22 f
  mult_10_FS_1_n26 (net)         1                   0.00       1.22 f
  mult_10_FS_1_U69/ZN (XNOR2_X1)           0.02      0.06       1.28 f
  product_11_ (net)              3                   0.00       1.28 f
  add_19_U107/ZN (NAND2_X1)                0.02      0.04       1.32 r
  add_19_n86 (net)               3                   0.00       1.32 r
  add_19_U145/ZN (INV_X1)                  0.01      0.03       1.35 f
  add_19_n113 (net)              1                   0.00       1.35 f
  add_19_U144/ZN (AOI21_X1)                0.02      0.05       1.40 r
  add_19_n106 (net)              2                   0.00       1.40 r
  add_19_U20/Z (CLKBUF_X1)                 0.01      0.04       1.44 r
  add_19_n14 (net)               1                   0.00       1.44 r
  add_19_U115/ZN (NAND2_X1)                0.01      0.03       1.47 f
  add_19_n104 (net)              1                   0.00       1.47 f
  add_19_U110/ZN (XNOR2_X1)                0.01      0.05       1.52 f
  N15 (net)                      1                   0.00       1.52 f
  U24/ZN (AND2_X1)                         0.01      0.04       1.55 f
  N31 (net)                      1                   0.00       1.55 f
  acc_reg_12_/D (DFF_X1)                   0.01      0.01       1.56 f
  data arrival time                                             1.56

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_12_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.56
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.50


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.02      0.09       0.09 r
  b_reg[6] (net)                 3                   0.00       0.09 r
  mult_10_U55/ZN (INV_X1)                  0.01      0.04       0.13 f
  mult_10_n69 (net)              5                   0.00       0.13 f
  mult_10_U47/ZN (NOR2_X1)                 0.02      0.05       0.18 r
  mult_10_n34 (net)              1                   0.00       0.18 r
  mult_10_U41/ZN (AND2_X2)                 0.01      0.05       0.23 r
  mult_10_n51 (net)              3                   0.00       0.23 r
  mult_10_U51/ZN (XNOR2_X1)                0.02      0.06       0.29 r
  mult_10_n36 (net)              1                   0.00       0.29 r
  mult_10_U50/ZN (XNOR2_X1)                0.03      0.06       0.35 r
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.35 r
  mult_10_S2_3_4/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 f
  mult_10_S2_4_3/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.60 r
  mult_10_S2_5_2/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 f
  mult_10_S2_6_1/CO (FA_X1)                0.02      0.09       0.81 f    mo 
  mult_10_CARRYB_6__1_ (net)     1                   0.00       0.81 f
  mult_10_S4_1/CO (FA_X1)                  0.02      0.11       0.91 f    mo 
  mult_10_CARRYB_7__1_ (net)     1                   0.00       0.91 f
  mult_10_S14_9/S (FA_X1)                  0.02      0.15       1.06 r    mo 
  mult_10_A1_7_ (net)            3                   0.00       1.06 r
  mult_10_FS_1_U63/ZN (NAND2_X1)           0.02      0.04       1.11 f
  mult_10_FS_1_n39 (net)         5                   0.00       1.11 f
  mult_10_FS_1_U3/Z (CLKBUF_X1)            0.01      0.05       1.16 f
  mult_10_FS_1_n10 (net)         2                   0.00       1.16 f
  mult_10_FS_1_U2/ZN (OAI211_X1)           0.02      0.04       1.19 r
  mult_10_FS_1_n72 (net)         1                   0.00       1.19 r
  mult_10_FS_1_U62/ZN (AOI21_X1)           0.01      0.03       1.22 f
  mult_10_FS_1_n70 (net)         1                   0.00       1.22 f
  mult_10_FS_1_U66/ZN (XNOR2_X1)           0.02      0.07       1.29 f
  product_13_ (net)              5                   0.00       1.29 f
  add_19_U19/Z (CLKBUF_X1)                 0.01      0.05       1.34 f
  add_19_n12 (net)               1                   0.00       1.34 f
  add_19_U99/ZN (NAND2_X1)                 0.01      0.03       1.37 r
  add_19_n96 (net)               2                   0.00       1.37 r
  add_19_U138/ZN (OAI21_X1)                0.01      0.03       1.40 f
  add_19_n95 (net)               1                   0.00       1.40 f
  add_19_U106/ZN (AOI21_X1)                0.03      0.06       1.46 r
  add_19_n90 (net)               1                   0.00       1.46 r
  add_19_U98/ZN (XNOR2_X1)                 0.02      0.06       1.52 r
  N17 (net)                      1                   0.00       1.52 r
  U22/ZN (AND2_X1)                         0.01      0.04       1.56 r
  N33 (net)                      1                   0.00       1.56 r
  acc_reg_14_/D (DFF_X1)                   0.01      0.01       1.56 r
  data arrival time                                             1.56

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_14_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.56
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.50


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.02      0.09       0.09 r
  b_reg[6] (net)                 3                   0.00       0.09 r
  mult_10_U55/ZN (INV_X1)                  0.01      0.04       0.13 f
  mult_10_n69 (net)              5                   0.00       0.13 f
  mult_10_U47/ZN (NOR2_X1)                 0.02      0.05       0.18 r
  mult_10_n34 (net)              1                   0.00       0.18 r
  mult_10_U41/ZN (AND2_X2)                 0.01      0.05       0.23 r
  mult_10_n51 (net)              3                   0.00       0.23 r
  mult_10_U51/ZN (XNOR2_X1)                0.02      0.06       0.29 r
  mult_10_n36 (net)              1                   0.00       0.29 r
  mult_10_U50/ZN (XNOR2_X1)                0.03      0.06       0.35 r
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.35 r
  mult_10_S2_3_4/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 f
  mult_10_S2_4_3/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.60 r
  mult_10_S2_5_2/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 f
  mult_10_S2_6_1/S (FA_X1)                 0.01      0.13       0.85 r    mo 
  mult_10_SUMB_6__1_ (net)       1                   0.00       0.85 r
  mult_10_S4_0/S (FA_X1)                   0.02      0.12       0.97 f    mo 
  mult_10_SUMB_7__0_ (net)       3                   0.00       0.97 f
  mult_10_U12/ZN (NAND2_X1)                0.01      0.03       1.01 r
  mult_10_n8 (net)               1                   0.00       1.01 r
  mult_10_U14/ZN (NAND3_X1)                0.01      0.04       1.04 f
  mult_10_A2_6_ (net)            2                   0.00       1.04 f
  mult_10_FS_1_U4/Z (BUF_X1)               0.01      0.04       1.09 f
  mult_10_FS_1_n25 (net)         3                   0.00       1.09 f
  mult_10_FS_1_U76/ZN (NAND2_X1)           0.01      0.03       1.12 r
  mult_10_FS_1_n40 (net)         2                   0.00       1.12 r
  mult_10_FS_1_U75/ZN (OAI21_X1)           0.01      0.03       1.15 f
  mult_10_FS_1_n41 (net)         1                   0.00       1.15 f
  mult_10_FS_1_U37/ZN (INV_X1)             0.01      0.03       1.18 r
  product_8_ (net)               2                   0.00       1.18 r
  add_19_U3/ZN (OR2_X2)                    0.01      0.04       1.23 r
  add_19_n36 (net)               3                   0.00       1.23 r
  add_19_U90/ZN (NAND2_X1)                 0.02      0.03       1.26 f
  add_19_n84 (net)               1                   0.00       1.26 f
  add_19_U91/ZN (NAND2_X1)                 0.02      0.04       1.29 r
  add_19_n30 (net)               2                   0.00       1.29 r
  add_19_U116/ZN (NAND2_X1)                0.01      0.03       1.32 f
  add_19_n122 (net)              2                   0.00       1.32 f
  add_19_U11/ZN (AND2_X1)                  0.01      0.04       1.36 f
  add_19_n4 (net)                1                   0.00       1.36 f
  add_19_U147/ZN (OAI21_X1)                0.02      0.04       1.40 r
  add_19_n117 (net)              1                   0.00       1.40 r
  add_19_U146/ZN (XNOR2_X1)                0.02      0.06       1.46 r
  N14 (net)                      1                   0.00       1.46 r
  U25/ZN (AND2_X1)                         0.01      0.04       1.50 r
  N30 (net)                      1                   0.00       1.50 r
  acc_reg_11_/D (DFF_X1)                   0.01      0.01       1.51 r
  data arrival time                                             1.51

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_11_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.51
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.44


  Startpoint: a_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_0_/Q (DFF_X1)                  0.01      0.08       0.08 f
  a_reg[0] (net)                 2                   0.00       0.08 f
  mult_10_U49/ZN (INV_X1)                  0.01      0.03       0.11 r
  mult_10_n35 (net)              2                   0.00       0.11 r
  mult_10_U48/ZN (AND2_X1)                 0.02      0.06       0.17 r
  mult_10_ab_0__7_ (net)         2                   0.00       0.17 r
  mult_10_U4/ZN (XNOR2_X2)                 0.02      0.08       0.25 r
  mult_10_n3 (net)               1                   0.00       0.25 r
  mult_10_U5/ZN (INV_X2)                   0.01      0.03       0.28 f
  mult_10_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_10_U50/ZN (XNOR2_X1)                0.01      0.06       0.34 f
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.34 f
  mult_10_S2_3_4/S (FA_X1)                 0.01      0.13       0.47 r    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 r
  mult_10_S2_4_3/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.59 f
  mult_10_S2_5_2/S (FA_X1)                 0.01      0.13       0.72 r    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 r
  mult_10_S2_6_1/S (FA_X1)                 0.02      0.11       0.83 f    mo 
  mult_10_SUMB_6__1_ (net)       1                   0.00       0.83 f
  mult_10_S4_0/S (FA_X1)                   0.02      0.14       0.98 r    mo 
  mult_10_SUMB_7__0_ (net)       3                   0.00       0.98 r
  mult_10_U12/ZN (NAND2_X1)                0.01      0.03       1.01 f
  mult_10_n8 (net)               1                   0.00       1.01 f
  mult_10_U14/ZN (NAND3_X1)                0.02      0.03       1.04 r
  mult_10_A2_6_ (net)            2                   0.00       1.04 r
  mult_10_FS_1_U4/Z (BUF_X1)               0.02      0.04       1.09 r
  mult_10_FS_1_n25 (net)         3                   0.00       1.09 r
  mult_10_FS_1_U76/ZN (NAND2_X1)           0.01      0.03       1.12 f
  mult_10_FS_1_n40 (net)         2                   0.00       1.12 f
  mult_10_FS_1_U75/ZN (OAI21_X1)           0.02      0.03       1.15 r
  mult_10_FS_1_n41 (net)         1                   0.00       1.15 r
  mult_10_FS_1_U37/ZN (INV_X1)             0.01      0.03       1.18 f
  product_8_ (net)               2                   0.00       1.18 f
  add_19_U3/ZN (OR2_X2)                    0.01      0.06       1.24 f
  add_19_n36 (net)               3                   0.00       1.24 f
  add_19_U90/ZN (NAND2_X1)                 0.01      0.03       1.27 r
  add_19_n84 (net)               1                   0.00       1.27 r
  add_19_U91/ZN (NAND2_X1)                 0.01      0.03       1.30 f
  add_19_n30 (net)               2                   0.00       1.30 f
  add_19_U116/ZN (NAND2_X1)                0.01      0.03       1.33 r
  add_19_n122 (net)              2                   0.00       1.33 r
  add_19_U35/ZN (NAND2_X1)                 0.01      0.03       1.36 f
  add_19_n120 (net)              1                   0.00       1.36 f
  add_19_U39/ZN (XNOR2_X1)                 0.01      0.05       1.41 f
  N13 (net)                      1                   0.00       1.41 f
  U26/ZN (AND2_X1)                         0.01      0.04       1.45 f
  N29 (net)                      1                   0.00       1.45 f
  acc_reg_10_/D (DFF_X1)                   0.01      0.01       1.46 f
  data arrival time                                             1.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_10_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.40


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.02      0.09       0.09 r
  b_reg[6] (net)                 3                   0.00       0.09 r
  mult_10_U55/ZN (INV_X1)                  0.01      0.04       0.13 f
  mult_10_n69 (net)              5                   0.00       0.13 f
  mult_10_U47/ZN (NOR2_X1)                 0.02      0.05       0.18 r
  mult_10_n34 (net)              1                   0.00       0.18 r
  mult_10_U41/ZN (AND2_X2)                 0.01      0.05       0.23 r
  mult_10_n51 (net)              3                   0.00       0.23 r
  mult_10_U51/ZN (XNOR2_X1)                0.02      0.06       0.29 r
  mult_10_n36 (net)              1                   0.00       0.29 r
  mult_10_U50/ZN (XNOR2_X1)                0.03      0.06       0.35 r
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.35 r
  mult_10_S2_3_4/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 f
  mult_10_S2_4_3/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.60 r
  mult_10_S2_5_2/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 f
  mult_10_S2_6_1/S (FA_X1)                 0.01      0.13       0.85 r    mo 
  mult_10_SUMB_6__1_ (net)       1                   0.00       0.85 r
  mult_10_S4_0/S (FA_X1)                   0.02      0.12       0.97 f    mo 
  mult_10_SUMB_7__0_ (net)       3                   0.00       0.97 f
  mult_10_U12/ZN (NAND2_X1)                0.01      0.03       1.01 r
  mult_10_n8 (net)               1                   0.00       1.01 r
  mult_10_U14/ZN (NAND3_X1)                0.01      0.04       1.04 f
  mult_10_A2_6_ (net)            2                   0.00       1.04 f
  mult_10_FS_1_U4/Z (BUF_X1)               0.01      0.04       1.09 f
  mult_10_FS_1_n25 (net)         3                   0.00       1.09 f
  mult_10_FS_1_U76/ZN (NAND2_X1)           0.01      0.03       1.12 r
  mult_10_FS_1_n40 (net)         2                   0.00       1.12 r
  mult_10_FS_1_U9/Z (BUF_X1)               0.01      0.04       1.16 r
  mult_10_FS_1_n4 (net)          1                   0.00       1.16 r
  mult_10_FS_1_U35/ZN (XNOR2_X1)           0.03      0.06       1.22 r
  product_9_ (net)               2                   0.00       1.22 r
  add_19_U9/Z (BUF_X1)                     0.01      0.04       1.26 r
  add_19_n28 (net)               2                   0.00       1.26 r
  add_19_U117/ZN (NAND2_X1)                0.01      0.03       1.29 f
  add_19_n33 (net)               3                   0.00       1.29 f
  add_19_U114/ZN (NAND2_X1)                0.01      0.03       1.33 r
  add_19_n31 (net)               1                   0.00       1.33 r
  add_19_U43/ZN (XNOR2_X1)                 0.02      0.05       1.38 r
  N12 (net)                      1                   0.00       1.38 r
  U27/ZN (AND2_X1)                         0.01      0.04       1.42 r
  N28 (net)                      1                   0.00       1.42 r
  acc_reg_9_/D (DFF_X1)                    0.01      0.01       1.43 r
  data arrival time                                             1.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_9_/CK (DFF_X1)                             0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.36


  Startpoint: a_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_0_/Q (DFF_X1)                  0.01      0.08       0.08 f
  a_reg[0] (net)                 2                   0.00       0.08 f
  mult_10_U49/ZN (INV_X1)                  0.01      0.03       0.11 r
  mult_10_n35 (net)              2                   0.00       0.11 r
  mult_10_U48/ZN (AND2_X1)                 0.02      0.06       0.17 r
  mult_10_ab_0__7_ (net)         2                   0.00       0.17 r
  mult_10_U4/ZN (XNOR2_X2)                 0.02      0.08       0.25 r
  mult_10_n3 (net)               1                   0.00       0.25 r
  mult_10_U5/ZN (INV_X2)                   0.01      0.03       0.28 f
  mult_10_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_10_U50/ZN (XNOR2_X1)                0.01      0.06       0.34 f
  mult_10_SUMB_2__5_ (net)       1                   0.00       0.34 f
  mult_10_S2_3_4/S (FA_X1)                 0.01      0.13       0.47 r    mo 
  mult_10_SUMB_3__4_ (net)       1                   0.00       0.47 r
  mult_10_S2_4_3/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_10_SUMB_4__3_ (net)       1                   0.00       0.59 f
  mult_10_S2_5_2/S (FA_X1)                 0.01      0.13       0.72 r    mo 
  mult_10_SUMB_5__2_ (net)       1                   0.00       0.72 r
  mult_10_S2_6_1/S (FA_X1)                 0.02      0.11       0.83 f    mo 
  mult_10_SUMB_6__1_ (net)       1                   0.00       0.83 f
  mult_10_S4_0/S (FA_X1)                   0.02      0.14       0.98 r    mo 
  mult_10_SUMB_7__0_ (net)       3                   0.00       0.98 r
  mult_10_U12/ZN (NAND2_X1)                0.01      0.03       1.01 f
  mult_10_n8 (net)               1                   0.00       1.01 f
  mult_10_U14/ZN (NAND3_X1)                0.02      0.03       1.04 r
  mult_10_A2_6_ (net)            2                   0.00       1.04 r
  mult_10_FS_1_U4/Z (BUF_X1)               0.02      0.04       1.09 r
  mult_10_FS_1_n25 (net)         3                   0.00       1.09 r
  mult_10_FS_1_U76/ZN (NAND2_X1)           0.01      0.03       1.12 f
  mult_10_FS_1_n40 (net)         2                   0.00       1.12 f
  mult_10_FS_1_U75/ZN (OAI21_X1)           0.02      0.03       1.15 r
  mult_10_FS_1_n41 (net)         1                   0.00       1.15 r
  mult_10_FS_1_U37/ZN (INV_X1)             0.01      0.03       1.18 f
  product_8_ (net)               2                   0.00       1.18 f
  add_19_U3/ZN (OR2_X2)                    0.01      0.06       1.24 f
  add_19_n36 (net)               3                   0.00       1.24 f
  add_19_U45/ZN (AND2_X1)                  0.01      0.04       1.28 f
  add_19_n23 (net)               1                   0.00       1.28 f
  add_19_U44/Z (XOR2_X1)                   0.01      0.06       1.34 f
  N11 (net)                      1                   0.00       1.34 f
  U28/ZN (AND2_X1)                         0.01      0.04       1.38 f
  N27 (net)                      1                   0.00       1.38 f
  acc_reg_8_/D (DFF_X1)                    0.01      0.01       1.39 f
  data arrival time                                             1.39

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_8_/CK (DFF_X1)                             0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.39
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.33


  Startpoint: b_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_4_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_4_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[4] (net)                 2                   0.00       0.08 f
  mult_10_U90/ZN (INV_X1)                  0.04      0.06       0.14 r
  mult_10_n71 (net)              7                   0.00       0.14 r
  mult_10_U91/ZN (NOR2_X1)                 0.01      0.04       0.18 f
  mult_10_ab_1__4_ (net)         2                   0.00       0.18 f
  mult_10_U43/Z (XOR2_X1)                  0.01      0.08       0.26 f
  mult_10_n31 (net)              1                   0.00       0.26 f
  mult_10_S2_2_3/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_10_SUMB_2__3_ (net)       1                   0.00       0.39 r
  mult_10_S2_3_2/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_10_SUMB_3__2_ (net)       1                   0.00       0.50 f
  mult_10_S2_4_1/CO (FA_X1)                0.02      0.09       0.59 f    mo 
  mult_10_CARRYB_4__1_ (net)     1                   0.00       0.59 f
  mult_10_S2_5_1/S (FA_X1)                 0.01      0.15       0.74 r    mo 
  mult_10_SUMB_5__1_ (net)       1                   0.00       0.74 r
  mult_10_S1_6_0/S (FA_X1)                 0.01      0.11       0.85 f    mo 
  mult_10_A1_4_ (net)            1                   0.00       0.85 f
  mult_10_FS_1_U42/Z (BUF_X1)              0.01      0.04       0.89 f
  product_6_ (net)               2                   0.00       0.89 f
  add_19_U73/ZN (OR2_X2)                   0.01      0.06       0.95 f
  add_19_n41 (net)               6                   0.00       0.95 f
  add_19_U121/ZN (INV_X1)                  0.01      0.03       0.98 r
  add_19_n39 (net)               1                   0.00       0.98 r
  add_19_U120/ZN (OAI21_X1)                0.01      0.03       1.01 f
  add_19_n37 (net)               1                   0.00       1.01 f
  add_19_U79/Z (XOR2_X1)                   0.01      0.07       1.08 f
  add_19_n27 (net)               1                   0.00       1.08 f
  add_19_U78/Z (XOR2_X1)                   0.01      0.07       1.15 f
  N10 (net)                      1                   0.00       1.15 f
  U29/ZN (AND2_X1)                         0.01      0.04       1.19 f
  N26 (net)                      1                   0.00       1.19 f
  acc_reg_7_/D (DFF_X1)                    0.01      0.01       1.20 f
  data arrival time                                             1.20

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_7_/CK (DFF_X1)                             0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.14


  Startpoint: b_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_4_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_4_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[4] (net)                 2                   0.00       0.08 f
  mult_10_U90/ZN (INV_X1)                  0.04      0.06       0.14 r
  mult_10_n71 (net)              7                   0.00       0.14 r
  mult_10_U91/ZN (NOR2_X1)                 0.01      0.04       0.18 f
  mult_10_ab_1__4_ (net)         2                   0.00       0.18 f
  mult_10_U43/Z (XOR2_X1)                  0.01      0.08       0.26 f
  mult_10_n31 (net)              1                   0.00       0.26 f
  mult_10_S2_2_3/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_10_SUMB_2__3_ (net)       1                   0.00       0.39 r
  mult_10_S2_3_2/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_10_SUMB_3__2_ (net)       1                   0.00       0.50 f
  mult_10_S2_4_1/CO (FA_X1)                0.02      0.09       0.59 f    mo 
  mult_10_CARRYB_4__1_ (net)     1                   0.00       0.59 f
  mult_10_S2_5_1/S (FA_X1)                 0.01      0.15       0.74 r    mo 
  mult_10_SUMB_5__1_ (net)       1                   0.00       0.74 r
  mult_10_S1_6_0/S (FA_X1)                 0.01      0.11       0.85 f    mo 
  mult_10_A1_4_ (net)            1                   0.00       0.85 f
  mult_10_FS_1_U42/Z (BUF_X1)              0.01      0.04       0.89 f
  product_6_ (net)               2                   0.00       0.89 f
  add_19_U73/ZN (OR2_X2)                   0.01      0.06       0.95 f
  add_19_n41 (net)               6                   0.00       0.95 f
  add_19_U26/ZN (AND2_X1)                  0.01      0.04       1.00 f
  add_19_n18 (net)               1                   0.00       1.00 f
  add_19_U25/Z (XOR2_X1)                   0.01      0.07       1.07 f
  N9 (net)                       1                   0.00       1.07 f
  U30/ZN (AND2_X1)                         0.01      0.04       1.10 f
  N25 (net)                      1                   0.00       1.10 f
  acc_reg_6_/D (DFF_X1)                    0.01      0.01       1.11 f
  data arrival time                                             1.11

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_6_/CK (DFF_X1)                             0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.11
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.05


  Startpoint: z_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_9_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_9_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[9] (net)                     1                   0.00       0.08 r
  z[9] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_8_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_8_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[8] (net)                     1                   0.00       0.08 r
  z[8] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
